
CMSIS_tm_preemptive_scheduling_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061ec  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  0800639c  0800639c  0001639c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065e4  080065e4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080065e4  080065e4  000165e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080065ec  080065ec  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065ec  080065ec  000165ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065f0  080065f0  000165f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080065f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00007228  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000729c  2000729c  00020074  2**0
                  ALLOC
 12 ._threadx_heap 00010000  00000000  00000000  00010000  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 14 .debug_info   000185dd  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004ac0  00000000  00000000  00038681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ea8  00000000  00000000  0003d148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000b78  00000000  00000000  0003dff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000281d6  00000000  00000000  0003eb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000187bc  00000000  00000000  00066d3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dc465  00000000  00000000  0007f4fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0015b95f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003820  00000000  00000000  0015b9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006384 	.word	0x08006384

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08006384 	.word	0x08006384

080001f0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80001f0:	b672      	cpsid	i
@
@    /* Set base of available memory to end of non-initialised RAM area.  */
@
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 80001f2:	481d      	ldr	r0, [pc, #116]	; (8000268 <__tx_DBGHandler+0x6>)
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 80001f4:	491d      	ldr	r1, [pc, #116]	; (800026c <__tx_DBGHandler+0xa>)
    ADD     r1, r1, #4                              @
 80001f6:	f101 0104 	add.w	r1, r1, #4
    STR     r1, [r0]                                @ Setup first unused memory pointer
 80001fa:	6001      	str	r1, [r0, #0]
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001fc:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000200:	491b      	ldr	r1, [pc, #108]	; (8000270 <__tx_DBGHandler+0xe>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000202:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000206:	481b      	ldr	r0, [pc, #108]	; (8000274 <__tx_DBGHandler+0x12>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000208:	4919      	ldr	r1, [pc, #100]	; (8000270 <__tx_DBGHandler+0xe>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 800020a:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 800020c:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 800020e:	481a      	ldr	r0, [pc, #104]	; (8000278 <__tx_DBGHandler+0x16>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000210:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000212:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 8000216:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000218:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800021c:	4917      	ldr	r1, [pc, #92]	; (800027c <__tx_DBGHandler+0x1a>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 800021e:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000220:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 8000224:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 8000226:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 800022a:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 800022e:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000232:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000236:	4912      	ldr	r1, [pc, #72]	; (8000280 <__tx_DBGHandler+0x1e>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000238:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 800023c:	4770      	bx	lr

0800023e <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800023e:	f7ff bffe 	b.w	800023e <__tx_BadHandler>

08000242 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000242:	f7ff bffe 	b.w	8000242 <__tx_HardfaultHandler>

08000246 <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 8000246:	f7ff bffe 	b.w	8000246 <__tx_SVCallHandler>

0800024a <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 800024a:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800024c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000250:	4770      	bx	lr

08000252 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000252:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 8000254:	f000 f8a4 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000258:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 800025c:	4770      	bx	lr

0800025e <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 800025e:	f7ff bffe 	b.w	800025e <__tx_NMIHandler>

08000262 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000262:	f7ff bffe 	b.w	8000262 <__tx_DBGHandler>
 8000266:	0000      	.short	0x0000
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 8000268:	20006bec 	.word	0x20006bec
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 800026c:	00000000 	.word	0x00000000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000270:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000274:	20006bf0 	.word	0x20006bf0
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000278:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 800027c:	0003d08f 	.word	0x0003d08f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000280:	40ff0000 	.word	0x40ff0000
	...

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2e      	ldr	r2, [pc, #184]	; (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4825      	ldr	r0, [pc, #148]	; (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a26      	ldr	r2, [pc, #152]	; (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1f      	ldr	r4, [pc, #124]	; (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c18      	ldr	r4, [pc, #96]	; (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b949      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 800032a:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_enter                      // Possibly enter low power mode
 800032c:	f004 fda8 	bl	8004e80 <tx_low_power_enter>
    POP     {r0-r3}
 8000330:	bc0f      	pop	{r0, r1, r2, r3}
    WFI                                             // Wait for interrupt
    ISB                                             // Ensure pipeline is flushed
#endif

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 8000332:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_exit                       // Exit low power mode
 8000334:	f004 fdc0 	bl	8004eb8 <tx_low_power_exit>
    POP     {r0-r3}
 8000338:	bc0f      	pop	{r0, r1, r2, r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f1      	b.n	8000322 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7d4      	b.n	80002f8 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20006d14 	.word	0x20006d14
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20006bf4 	.word	0x20006bf4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20006bf8 	.word	0x20006bf8
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20007284 	.word	0x20007284

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	; (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	; (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	; (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	; (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	; (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	; (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f004 f88d 	bl	8004518 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f003 fffa 	bl	80043fc <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	; (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	; (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	; (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	; (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20006d20 	.word	0x20006d20
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20007284 	.word	0x20007284
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20006d24 	.word	0x20006d24
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20006db0 	.word	0x20006db0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20006db4 	.word	0x20006db4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20006dac 	.word	0x20006dac
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20006da8 	.word	0x20006da8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20006d14 	.word	0x20006d14
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20006bf4 	.word	0x20006bf4
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20006bf8 	.word	0x20006bf8
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04
	...

08000460 <memchr>:
 8000460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000464:	2a10      	cmp	r2, #16
 8000466:	db2b      	blt.n	80004c0 <memchr+0x60>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	d008      	beq.n	8000480 <memchr+0x20>
 800046e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000472:	3a01      	subs	r2, #1
 8000474:	428b      	cmp	r3, r1
 8000476:	d02d      	beq.n	80004d4 <memchr+0x74>
 8000478:	f010 0f07 	tst.w	r0, #7
 800047c:	b342      	cbz	r2, 80004d0 <memchr+0x70>
 800047e:	d1f6      	bne.n	800046e <memchr+0xe>
 8000480:	b4f0      	push	{r4, r5, r6, r7}
 8000482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800048a:	f022 0407 	bic.w	r4, r2, #7
 800048e:	f07f 0700 	mvns.w	r7, #0
 8000492:	2300      	movs	r3, #0
 8000494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000498:	3c08      	subs	r4, #8
 800049a:	ea85 0501 	eor.w	r5, r5, r1
 800049e:	ea86 0601 	eor.w	r6, r6, r1
 80004a2:	fa85 f547 	uadd8	r5, r5, r7
 80004a6:	faa3 f587 	sel	r5, r3, r7
 80004aa:	fa86 f647 	uadd8	r6, r6, r7
 80004ae:	faa5 f687 	sel	r6, r5, r7
 80004b2:	b98e      	cbnz	r6, 80004d8 <memchr+0x78>
 80004b4:	d1ee      	bne.n	8000494 <memchr+0x34>
 80004b6:	bcf0      	pop	{r4, r5, r6, r7}
 80004b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004bc:	f002 0207 	and.w	r2, r2, #7
 80004c0:	b132      	cbz	r2, 80004d0 <memchr+0x70>
 80004c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c6:	3a01      	subs	r2, #1
 80004c8:	ea83 0301 	eor.w	r3, r3, r1
 80004cc:	b113      	cbz	r3, 80004d4 <memchr+0x74>
 80004ce:	d1f8      	bne.n	80004c2 <memchr+0x62>
 80004d0:	2000      	movs	r0, #0
 80004d2:	4770      	bx	lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr
 80004d8:	2d00      	cmp	r5, #0
 80004da:	bf06      	itte	eq
 80004dc:	4635      	moveq	r5, r6
 80004de:	3803      	subeq	r0, #3
 80004e0:	3807      	subne	r0, #7
 80004e2:	f015 0f01 	tst.w	r5, #1
 80004e6:	d107      	bne.n	80004f8 <memchr+0x98>
 80004e8:	3001      	adds	r0, #1
 80004ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004ee:	bf02      	ittt	eq
 80004f0:	3001      	addeq	r0, #1
 80004f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004f6:	3001      	addeq	r0, #1
 80004f8:	bcf0      	pop	{r4, r5, r6, r7}
 80004fa:	3801      	subs	r0, #1
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__aeabi_uldivmod>:
 8000500:	b953      	cbnz	r3, 8000518 <__aeabi_uldivmod+0x18>
 8000502:	b94a      	cbnz	r2, 8000518 <__aeabi_uldivmod+0x18>
 8000504:	2900      	cmp	r1, #0
 8000506:	bf08      	it	eq
 8000508:	2800      	cmpeq	r0, #0
 800050a:	bf1c      	itt	ne
 800050c:	f04f 31ff 	movne.w	r1, #4294967295
 8000510:	f04f 30ff 	movne.w	r0, #4294967295
 8000514:	f000 b974 	b.w	8000800 <__aeabi_idiv0>
 8000518:	f1ad 0c08 	sub.w	ip, sp, #8
 800051c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000520:	f000 f806 	bl	8000530 <__udivmoddi4>
 8000524:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800052c:	b004      	add	sp, #16
 800052e:	4770      	bx	lr

08000530 <__udivmoddi4>:
 8000530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000534:	9d08      	ldr	r5, [sp, #32]
 8000536:	4604      	mov	r4, r0
 8000538:	468e      	mov	lr, r1
 800053a:	2b00      	cmp	r3, #0
 800053c:	d14d      	bne.n	80005da <__udivmoddi4+0xaa>
 800053e:	428a      	cmp	r2, r1
 8000540:	4694      	mov	ip, r2
 8000542:	d969      	bls.n	8000618 <__udivmoddi4+0xe8>
 8000544:	fab2 f282 	clz	r2, r2
 8000548:	b152      	cbz	r2, 8000560 <__udivmoddi4+0x30>
 800054a:	fa01 f302 	lsl.w	r3, r1, r2
 800054e:	f1c2 0120 	rsb	r1, r2, #32
 8000552:	fa20 f101 	lsr.w	r1, r0, r1
 8000556:	fa0c fc02 	lsl.w	ip, ip, r2
 800055a:	ea41 0e03 	orr.w	lr, r1, r3
 800055e:	4094      	lsls	r4, r2
 8000560:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000564:	0c21      	lsrs	r1, r4, #16
 8000566:	fbbe f6f8 	udiv	r6, lr, r8
 800056a:	fa1f f78c 	uxth.w	r7, ip
 800056e:	fb08 e316 	mls	r3, r8, r6, lr
 8000572:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000576:	fb06 f107 	mul.w	r1, r6, r7
 800057a:	4299      	cmp	r1, r3
 800057c:	d90a      	bls.n	8000594 <__udivmoddi4+0x64>
 800057e:	eb1c 0303 	adds.w	r3, ip, r3
 8000582:	f106 30ff 	add.w	r0, r6, #4294967295
 8000586:	f080 811f 	bcs.w	80007c8 <__udivmoddi4+0x298>
 800058a:	4299      	cmp	r1, r3
 800058c:	f240 811c 	bls.w	80007c8 <__udivmoddi4+0x298>
 8000590:	3e02      	subs	r6, #2
 8000592:	4463      	add	r3, ip
 8000594:	1a5b      	subs	r3, r3, r1
 8000596:	b2a4      	uxth	r4, r4
 8000598:	fbb3 f0f8 	udiv	r0, r3, r8
 800059c:	fb08 3310 	mls	r3, r8, r0, r3
 80005a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005a4:	fb00 f707 	mul.w	r7, r0, r7
 80005a8:	42a7      	cmp	r7, r4
 80005aa:	d90a      	bls.n	80005c2 <__udivmoddi4+0x92>
 80005ac:	eb1c 0404 	adds.w	r4, ip, r4
 80005b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b4:	f080 810a 	bcs.w	80007cc <__udivmoddi4+0x29c>
 80005b8:	42a7      	cmp	r7, r4
 80005ba:	f240 8107 	bls.w	80007cc <__udivmoddi4+0x29c>
 80005be:	4464      	add	r4, ip
 80005c0:	3802      	subs	r0, #2
 80005c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005c6:	1be4      	subs	r4, r4, r7
 80005c8:	2600      	movs	r6, #0
 80005ca:	b11d      	cbz	r5, 80005d4 <__udivmoddi4+0xa4>
 80005cc:	40d4      	lsrs	r4, r2
 80005ce:	2300      	movs	r3, #0
 80005d0:	e9c5 4300 	strd	r4, r3, [r5]
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	428b      	cmp	r3, r1
 80005dc:	d909      	bls.n	80005f2 <__udivmoddi4+0xc2>
 80005de:	2d00      	cmp	r5, #0
 80005e0:	f000 80ef 	beq.w	80007c2 <__udivmoddi4+0x292>
 80005e4:	2600      	movs	r6, #0
 80005e6:	e9c5 0100 	strd	r0, r1, [r5]
 80005ea:	4630      	mov	r0, r6
 80005ec:	4631      	mov	r1, r6
 80005ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f2:	fab3 f683 	clz	r6, r3
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d14a      	bne.n	8000690 <__udivmoddi4+0x160>
 80005fa:	428b      	cmp	r3, r1
 80005fc:	d302      	bcc.n	8000604 <__udivmoddi4+0xd4>
 80005fe:	4282      	cmp	r2, r0
 8000600:	f200 80f9 	bhi.w	80007f6 <__udivmoddi4+0x2c6>
 8000604:	1a84      	subs	r4, r0, r2
 8000606:	eb61 0303 	sbc.w	r3, r1, r3
 800060a:	2001      	movs	r0, #1
 800060c:	469e      	mov	lr, r3
 800060e:	2d00      	cmp	r5, #0
 8000610:	d0e0      	beq.n	80005d4 <__udivmoddi4+0xa4>
 8000612:	e9c5 4e00 	strd	r4, lr, [r5]
 8000616:	e7dd      	b.n	80005d4 <__udivmoddi4+0xa4>
 8000618:	b902      	cbnz	r2, 800061c <__udivmoddi4+0xec>
 800061a:	deff      	udf	#255	; 0xff
 800061c:	fab2 f282 	clz	r2, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	f040 8092 	bne.w	800074a <__udivmoddi4+0x21a>
 8000626:	eba1 010c 	sub.w	r1, r1, ip
 800062a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800062e:	fa1f fe8c 	uxth.w	lr, ip
 8000632:	2601      	movs	r6, #1
 8000634:	0c20      	lsrs	r0, r4, #16
 8000636:	fbb1 f3f7 	udiv	r3, r1, r7
 800063a:	fb07 1113 	mls	r1, r7, r3, r1
 800063e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000642:	fb0e f003 	mul.w	r0, lr, r3
 8000646:	4288      	cmp	r0, r1
 8000648:	d908      	bls.n	800065c <__udivmoddi4+0x12c>
 800064a:	eb1c 0101 	adds.w	r1, ip, r1
 800064e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000652:	d202      	bcs.n	800065a <__udivmoddi4+0x12a>
 8000654:	4288      	cmp	r0, r1
 8000656:	f200 80cb 	bhi.w	80007f0 <__udivmoddi4+0x2c0>
 800065a:	4643      	mov	r3, r8
 800065c:	1a09      	subs	r1, r1, r0
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb1 f0f7 	udiv	r0, r1, r7
 8000664:	fb07 1110 	mls	r1, r7, r0, r1
 8000668:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800066c:	fb0e fe00 	mul.w	lr, lr, r0
 8000670:	45a6      	cmp	lr, r4
 8000672:	d908      	bls.n	8000686 <__udivmoddi4+0x156>
 8000674:	eb1c 0404 	adds.w	r4, ip, r4
 8000678:	f100 31ff 	add.w	r1, r0, #4294967295
 800067c:	d202      	bcs.n	8000684 <__udivmoddi4+0x154>
 800067e:	45a6      	cmp	lr, r4
 8000680:	f200 80bb 	bhi.w	80007fa <__udivmoddi4+0x2ca>
 8000684:	4608      	mov	r0, r1
 8000686:	eba4 040e 	sub.w	r4, r4, lr
 800068a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800068e:	e79c      	b.n	80005ca <__udivmoddi4+0x9a>
 8000690:	f1c6 0720 	rsb	r7, r6, #32
 8000694:	40b3      	lsls	r3, r6
 8000696:	fa22 fc07 	lsr.w	ip, r2, r7
 800069a:	ea4c 0c03 	orr.w	ip, ip, r3
 800069e:	fa20 f407 	lsr.w	r4, r0, r7
 80006a2:	fa01 f306 	lsl.w	r3, r1, r6
 80006a6:	431c      	orrs	r4, r3
 80006a8:	40f9      	lsrs	r1, r7
 80006aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006ae:	fa00 f306 	lsl.w	r3, r0, r6
 80006b2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006b6:	0c20      	lsrs	r0, r4, #16
 80006b8:	fa1f fe8c 	uxth.w	lr, ip
 80006bc:	fb09 1118 	mls	r1, r9, r8, r1
 80006c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80006c4:	fb08 f00e 	mul.w	r0, r8, lr
 80006c8:	4288      	cmp	r0, r1
 80006ca:	fa02 f206 	lsl.w	r2, r2, r6
 80006ce:	d90b      	bls.n	80006e8 <__udivmoddi4+0x1b8>
 80006d0:	eb1c 0101 	adds.w	r1, ip, r1
 80006d4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006d8:	f080 8088 	bcs.w	80007ec <__udivmoddi4+0x2bc>
 80006dc:	4288      	cmp	r0, r1
 80006de:	f240 8085 	bls.w	80007ec <__udivmoddi4+0x2bc>
 80006e2:	f1a8 0802 	sub.w	r8, r8, #2
 80006e6:	4461      	add	r1, ip
 80006e8:	1a09      	subs	r1, r1, r0
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb1 f0f9 	udiv	r0, r1, r9
 80006f0:	fb09 1110 	mls	r1, r9, r0, r1
 80006f4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80006f8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006fc:	458e      	cmp	lr, r1
 80006fe:	d908      	bls.n	8000712 <__udivmoddi4+0x1e2>
 8000700:	eb1c 0101 	adds.w	r1, ip, r1
 8000704:	f100 34ff 	add.w	r4, r0, #4294967295
 8000708:	d26c      	bcs.n	80007e4 <__udivmoddi4+0x2b4>
 800070a:	458e      	cmp	lr, r1
 800070c:	d96a      	bls.n	80007e4 <__udivmoddi4+0x2b4>
 800070e:	3802      	subs	r0, #2
 8000710:	4461      	add	r1, ip
 8000712:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000716:	fba0 9402 	umull	r9, r4, r0, r2
 800071a:	eba1 010e 	sub.w	r1, r1, lr
 800071e:	42a1      	cmp	r1, r4
 8000720:	46c8      	mov	r8, r9
 8000722:	46a6      	mov	lr, r4
 8000724:	d356      	bcc.n	80007d4 <__udivmoddi4+0x2a4>
 8000726:	d053      	beq.n	80007d0 <__udivmoddi4+0x2a0>
 8000728:	b15d      	cbz	r5, 8000742 <__udivmoddi4+0x212>
 800072a:	ebb3 0208 	subs.w	r2, r3, r8
 800072e:	eb61 010e 	sbc.w	r1, r1, lr
 8000732:	fa01 f707 	lsl.w	r7, r1, r7
 8000736:	fa22 f306 	lsr.w	r3, r2, r6
 800073a:	40f1      	lsrs	r1, r6
 800073c:	431f      	orrs	r7, r3
 800073e:	e9c5 7100 	strd	r7, r1, [r5]
 8000742:	2600      	movs	r6, #0
 8000744:	4631      	mov	r1, r6
 8000746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074a:	f1c2 0320 	rsb	r3, r2, #32
 800074e:	40d8      	lsrs	r0, r3
 8000750:	fa0c fc02 	lsl.w	ip, ip, r2
 8000754:	fa21 f303 	lsr.w	r3, r1, r3
 8000758:	4091      	lsls	r1, r2
 800075a:	4301      	orrs	r1, r0
 800075c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000760:	fa1f fe8c 	uxth.w	lr, ip
 8000764:	fbb3 f0f7 	udiv	r0, r3, r7
 8000768:	fb07 3610 	mls	r6, r7, r0, r3
 800076c:	0c0b      	lsrs	r3, r1, #16
 800076e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000772:	fb00 f60e 	mul.w	r6, r0, lr
 8000776:	429e      	cmp	r6, r3
 8000778:	fa04 f402 	lsl.w	r4, r4, r2
 800077c:	d908      	bls.n	8000790 <__udivmoddi4+0x260>
 800077e:	eb1c 0303 	adds.w	r3, ip, r3
 8000782:	f100 38ff 	add.w	r8, r0, #4294967295
 8000786:	d22f      	bcs.n	80007e8 <__udivmoddi4+0x2b8>
 8000788:	429e      	cmp	r6, r3
 800078a:	d92d      	bls.n	80007e8 <__udivmoddi4+0x2b8>
 800078c:	3802      	subs	r0, #2
 800078e:	4463      	add	r3, ip
 8000790:	1b9b      	subs	r3, r3, r6
 8000792:	b289      	uxth	r1, r1
 8000794:	fbb3 f6f7 	udiv	r6, r3, r7
 8000798:	fb07 3316 	mls	r3, r7, r6, r3
 800079c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007a0:	fb06 f30e 	mul.w	r3, r6, lr
 80007a4:	428b      	cmp	r3, r1
 80007a6:	d908      	bls.n	80007ba <__udivmoddi4+0x28a>
 80007a8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ac:	f106 38ff 	add.w	r8, r6, #4294967295
 80007b0:	d216      	bcs.n	80007e0 <__udivmoddi4+0x2b0>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d914      	bls.n	80007e0 <__udivmoddi4+0x2b0>
 80007b6:	3e02      	subs	r6, #2
 80007b8:	4461      	add	r1, ip
 80007ba:	1ac9      	subs	r1, r1, r3
 80007bc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80007c0:	e738      	b.n	8000634 <__udivmoddi4+0x104>
 80007c2:	462e      	mov	r6, r5
 80007c4:	4628      	mov	r0, r5
 80007c6:	e705      	b.n	80005d4 <__udivmoddi4+0xa4>
 80007c8:	4606      	mov	r6, r0
 80007ca:	e6e3      	b.n	8000594 <__udivmoddi4+0x64>
 80007cc:	4618      	mov	r0, r3
 80007ce:	e6f8      	b.n	80005c2 <__udivmoddi4+0x92>
 80007d0:	454b      	cmp	r3, r9
 80007d2:	d2a9      	bcs.n	8000728 <__udivmoddi4+0x1f8>
 80007d4:	ebb9 0802 	subs.w	r8, r9, r2
 80007d8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80007dc:	3801      	subs	r0, #1
 80007de:	e7a3      	b.n	8000728 <__udivmoddi4+0x1f8>
 80007e0:	4646      	mov	r6, r8
 80007e2:	e7ea      	b.n	80007ba <__udivmoddi4+0x28a>
 80007e4:	4620      	mov	r0, r4
 80007e6:	e794      	b.n	8000712 <__udivmoddi4+0x1e2>
 80007e8:	4640      	mov	r0, r8
 80007ea:	e7d1      	b.n	8000790 <__udivmoddi4+0x260>
 80007ec:	46d0      	mov	r8, sl
 80007ee:	e77b      	b.n	80006e8 <__udivmoddi4+0x1b8>
 80007f0:	3b02      	subs	r3, #2
 80007f2:	4461      	add	r1, ip
 80007f4:	e732      	b.n	800065c <__udivmoddi4+0x12c>
 80007f6:	4630      	mov	r0, r6
 80007f8:	e709      	b.n	800060e <__udivmoddi4+0xde>
 80007fa:	4464      	add	r4, ip
 80007fc:	3802      	subs	r0, #2
 80007fe:	e742      	b.n	8000686 <__udivmoddi4+0x156>

08000800 <__aeabi_idiv0>:
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop

08000804 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af02      	add	r7, sp, #8
 800080a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800080c:	2334      	movs	r3, #52	; 0x34
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000814:	4a08      	ldr	r2, [pc, #32]	; (8000838 <tx_application_define+0x34>)
 8000816:	4909      	ldr	r1, [pc, #36]	; (800083c <tx_application_define+0x38>)
 8000818:	4809      	ldr	r0, [pc, #36]	; (8000840 <tx_application_define+0x3c>)
 800081a:	f004 f927 	bl	8004a6c <_txe_byte_pool_create>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d104      	bne.n	800082e <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <tx_application_define+0x3c>)
 8000826:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f000 f80b 	bl	8000844 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000090 	.word	0x20000090
 800083c:	0800639c 	.word	0x0800639c
 8000840:	20000490 	.word	0x20000490

08000844 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000854:	68fb      	ldr	r3, [r7, #12]
}
 8000856:	4618      	mov	r0, r3
 8000858:	3714      	adds	r7, #20
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr

08000862 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */


  /* USER CODE END  Before_Kernel_Start */

	osKernelStart();
 8000866:	f002 fa39 	bl	8002cdc <osKernelStart>


  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <_write>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	b29a      	uxth	r2, r3
 8000880:	f04f 33ff 	mov.w	r3, #4294967295
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	4804      	ldr	r0, [pc, #16]	; (8000898 <_write+0x28>)
 8000888:	f001 fdeb 	bl	8002462 <HAL_UART_Transmit>
  return len;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200004c4 	.word	0x200004c4

0800089c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a0:	f000 fdf0 	bl	8001484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a4:	f000 f80e 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a8:	f000 f8a2 	bl	80009f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80008ac:	f000 f876 	bl	800099c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  osKernelInitialize();
 80008b0:	f002 f9e8 	bl	8002c84 <osKernelInitialize>
   tm_main();
 80008b4:	f000 fcac 	bl	8001210 <tm_main>
   osKernelStart();
 80008b8:	f002 fa10 	bl	8002cdc <osKernelStart>

  MX_ThreadX_Init();
 80008bc:	f7ff ffd1 	bl	8000862 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <main+0x24>
	...

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	; 0x50
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	2230      	movs	r2, #48	; 0x30
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f004 fbf2 	bl	80050bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	4b29      	ldr	r3, [pc, #164]	; (8000994 <SystemClock_Config+0xd0>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	4a28      	ldr	r2, [pc, #160]	; (8000994 <SystemClock_Config+0xd0>)
 80008f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f6:	6413      	str	r3, [r2, #64]	; 0x40
 80008f8:	4b26      	ldr	r3, [pc, #152]	; (8000994 <SystemClock_Config+0xd0>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	4b23      	ldr	r3, [pc, #140]	; (8000998 <SystemClock_Config+0xd4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000910:	4a21      	ldr	r2, [pc, #132]	; (8000998 <SystemClock_Config+0xd4>)
 8000912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000916:	6013      	str	r3, [r2, #0]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <SystemClock_Config+0xd4>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000924:	2302      	movs	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000928:	2301      	movs	r3, #1
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800092c:	2310      	movs	r3, #16
 800092e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000930:	2302      	movs	r3, #2
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000934:	2300      	movs	r3, #0
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000938:	2308      	movs	r3, #8
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800093c:	2332      	movs	r3, #50	; 0x32
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000940:	2304      	movs	r3, #4
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000944:	2307      	movs	r3, #7
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4618      	mov	r0, r3
 800094e:	f001 f8a3 	bl	8001a98 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000958:	f000 faa4 	bl	8000ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095c:	230f      	movs	r3, #15
 800095e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000960:	2302      	movs	r3, #2
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000968:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f001 fb04 	bl	8001f88 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000986:	f000 fa8d 	bl	8000ea4 <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a2:	4a12      	ldr	r2, [pc, #72]	; (80009ec <MX_USART1_UART_Init+0x50>)
 80009a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009d4:	f001 fcf8 	bl	80023c8 <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009de:	f000 fa61 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200004c4 	.word	0x200004c4
 80009ec:	40011000 	.word	0x40011000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08e      	sub	sp, #56	; 0x38
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
 8000a0a:	4bb2      	ldr	r3, [pc, #712]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4ab1      	ldr	r2, [pc, #708]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4baf      	ldr	r3, [pc, #700]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	623b      	str	r3, [r7, #32]
 8000a20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
 8000a26:	4bab      	ldr	r3, [pc, #684]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4aaa      	ldr	r2, [pc, #680]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4ba8      	ldr	r3, [pc, #672]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0320 	and.w	r3, r3, #32
 8000a3a:	61fb      	str	r3, [r7, #28]
 8000a3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
 8000a42:	4ba4      	ldr	r3, [pc, #656]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4aa3      	ldr	r2, [pc, #652]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4ba1      	ldr	r3, [pc, #644]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a56:	61bb      	str	r3, [r7, #24]
 8000a58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	4b9d      	ldr	r3, [pc, #628]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a9c      	ldr	r2, [pc, #624]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b9a      	ldr	r3, [pc, #616]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	4b96      	ldr	r3, [pc, #600]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a95      	ldr	r2, [pc, #596]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b93      	ldr	r3, [pc, #588]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	4b8f      	ldr	r3, [pc, #572]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a8e      	ldr	r2, [pc, #568]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b8c      	ldr	r3, [pc, #560]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	4b88      	ldr	r3, [pc, #544]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a87      	ldr	r2, [pc, #540]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab8:	f043 0310 	orr.w	r3, r3, #16
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b85      	ldr	r3, [pc, #532]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0310 	and.w	r3, r3, #16
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b81      	ldr	r3, [pc, #516]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	4a80      	ldr	r2, [pc, #512]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ada:	4b7e      	ldr	r3, [pc, #504]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	f003 0308 	and.w	r3, r3, #8
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2116      	movs	r1, #22
 8000aea:	487b      	ldr	r0, [pc, #492]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000aec:	f000 ffba 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	4879      	ldr	r0, [pc, #484]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000af6:	f000 ffb5 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000b00:	4877      	ldr	r0, [pc, #476]	; (8000ce0 <MX_GPIO_Init+0x2f0>)
 8000b02:	f000 ffaf 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000b0c:	4875      	ldr	r0, [pc, #468]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000b0e:	f000 ffa9 	bl	8001a64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000b12:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b24:	230c      	movs	r3, #12
 8000b26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	486e      	ldr	r0, [pc, #440]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b30:	f000 fdec 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000b34:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b42:	2300      	movs	r3, #0
 8000b44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000b46:	2305      	movs	r3, #5
 8000b48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4865      	ldr	r0, [pc, #404]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b52:	f000 fddb 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b68:	230e      	movs	r3, #14
 8000b6a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b70:	4619      	mov	r1, r3
 8000b72:	485d      	ldr	r0, [pc, #372]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b74:	f000 fdca 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b84:	2303      	movs	r3, #3
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b88:	230c      	movs	r3, #12
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	4851      	ldr	r0, [pc, #324]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000b94:	f000 fdba 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000b98:	2316      	movs	r3, #22
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bac:	4619      	mov	r1, r3
 8000bae:	484a      	ldr	r0, [pc, #296]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000bb0:	f000 fdac 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000bb4:	f248 0307 	movw	r3, #32775	; 0x8007
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000bba:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4844      	ldr	r0, [pc, #272]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bcc:	f000 fd9e 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000bd0:	f641 0358 	movw	r3, #6232	; 0x1858
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000be2:	230e      	movs	r3, #14
 8000be4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	483b      	ldr	r0, [pc, #236]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bee:	f000 fd8d 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000bf2:	2380      	movs	r3, #128	; 0x80
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4834      	ldr	r0, [pc, #208]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000c0a:	f000 fd7f 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000c0e:	2320      	movs	r3, #32
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c12:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	482d      	ldr	r0, [pc, #180]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000c24:	f000 fd72 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c38:	2309      	movs	r3, #9
 8000c3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	482a      	ldr	r0, [pc, #168]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c44:	f000 fd62 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4824      	ldr	r0, [pc, #144]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c5c:	f000 fd56 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000c60:	f248 1333 	movw	r3, #33075	; 0x8133
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c72:	230c      	movs	r3, #12
 8000c74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4819      	ldr	r0, [pc, #100]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000c7e:	f000 fd45 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000c82:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c94:	230c      	movs	r3, #12
 8000c96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4814      	ldr	r0, [pc, #80]	; (8000cf0 <MX_GPIO_Init+0x300>)
 8000ca0:	f000 fd34 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000ca4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000cb6:	230e      	movs	r3, #14
 8000cb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480a      	ldr	r0, [pc, #40]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000cc2:	f000 fd23 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000cc6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cd0:	e010      	b.n	8000cf4 <MX_GPIO_Init+0x304>
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020800 	.word	0x40020800
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40020c00 	.word	0x40020c00
 8000ce4:	40021800 	.word	0x40021800
 8000ce8:	40021400 	.word	0x40021400
 8000cec:	40020400 	.word	0x40020400
 8000cf0:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4862      	ldr	r0, [pc, #392]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d08:	f000 fd00 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1e:	4619      	mov	r1, r3
 8000d20:	485b      	ldr	r0, [pc, #364]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d22:	f000 fcf3 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000d26:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d38:	230c      	movs	r3, #12
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4854      	ldr	r0, [pc, #336]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d44:	f000 fce2 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	484d      	ldr	r0, [pc, #308]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d5e:	f000 fcd5 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d62:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4846      	ldr	r0, [pc, #280]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d7c:	f000 fcc6 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000d80:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d92:	230e      	movs	r3, #14
 8000d94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	483e      	ldr	r0, [pc, #248]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000d9e:	f000 fcb5 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000da2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000db4:	230e      	movs	r3, #14
 8000db6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4837      	ldr	r0, [pc, #220]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000dc0:	f000 fca4 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000dc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dca:	2312      	movs	r3, #18
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dde:	4619      	mov	r1, r3
 8000de0:	482e      	ldr	r0, [pc, #184]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000de2:	f000 fc93 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000de6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dec:	2312      	movs	r3, #18
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	2300      	movs	r3, #0
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000df8:	2304      	movs	r3, #4
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	4827      	ldr	r0, [pc, #156]	; (8000ea0 <MX_GPIO_Init+0x4b0>)
 8000e04:	f000 fc82 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000e08:	2348      	movs	r3, #72	; 0x48
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e18:	230e      	movs	r3, #14
 8000e1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	481c      	ldr	r0, [pc, #112]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000e24:	f000 fc72 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000e28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000e3a:	2309      	movs	r3, #9
 8000e3c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	4814      	ldr	r0, [pc, #80]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e46:	f000 fc61 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000e4a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	480d      	ldr	r0, [pc, #52]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e64:	f000 fc52 	bl	800170c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000e68:	2360      	movs	r3, #96	; 0x60
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e78:	230c      	movs	r3, #12
 8000e7a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000e84:	f000 fc42 	bl	800170c <HAL_GPIO_Init>

}
 8000e88:	bf00      	nop
 8000e8a:	3738      	adds	r7, #56	; 0x38
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40020400 	.word	0x40020400
 8000e94:	40020c00 	.word	0x40020c00
 8000e98:	40021800 	.word	0x40021800
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	e7fe      	b.n	8000eac <Error_Handler+0x8>
	...

08000eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	4b09      	ldr	r3, [pc, #36]	; (8000efc <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	4a08      	ldr	r2, [pc, #32]	; (8000efc <HAL_MspInit+0x4c>)
 8000edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_MspInit+0x4c>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000eee:	2007      	movs	r0, #7
 8000ef0:	f000 fbd8 	bl	80016a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40023800 	.word	0x40023800

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a19      	ldr	r2, [pc, #100]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d12c      	bne.n	8000f7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f2c:	f043 0310 	orr.w	r3, r3, #16
 8000f30:	6453      	str	r3, [r2, #68]	; 0x44
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	4a10      	ldr	r2, [pc, #64]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <HAL_UART_MspInit+0x8c>)
 8000f78:	f000 fbc8 	bl	800170c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3728      	adds	r7, #40	; 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40011000 	.word	0x40011000
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40020000 	.word	0x40020000

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e00a      	b.n	8000fe4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fce:	f3af 8000 	nop.w
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	60ba      	str	r2, [r7, #8]
 8000fda:	b2ca      	uxtb	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf0      	blt.n	8000fce <_read+0x12>
  }

  return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101e:	605a      	str	r2, [r3, #4]
  return 0;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <_isatty>:

int _isatty(int file)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001068:	4a14      	ldr	r2, [pc, #80]	; (80010bc <_sbrk+0x5c>)
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <_sbrk+0x60>)
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <_sbrk+0x64>)
 800107e:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <_sbrk+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	429a      	cmp	r2, r3
 800108e:	d207      	bcs.n	80010a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001090:	f003 ffdc 	bl	800504c <__errno>
 8001094:	4603      	mov	r3, r0
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	e009      	b.n	80010b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a6:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <_sbrk+0x64>)
 80010b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20030000 	.word	0x20030000
 80010c0:	00000400 	.word	0x00000400
 80010c4:	20000508 	.word	0x20000508
 80010c8:	200072a0 	.word	0x200072a0

080010cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <SystemInit+0x20>)
 80010d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010d6:	4a05      	ldr	r2, [pc, #20]	; (80010ec <SystemInit+0x20>)
 80010d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <tm_initialize>:


/* This function called from main performs basic RTOS initialization,
   calls the test initialization function, and then starts the RTOS function. */
void tm_initialize(void (*test_initialization_function)(void))
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    /* Save the test initialization function. */
    tm_initialization_function = test_initialization_function;
 80010f8:	4a04      	ldr	r2, [pc, #16]	; (800110c <tm_initialize+0x1c>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6013      	str	r3, [r2, #0]

    /* Call the previously defined initialization function. */
    (tm_initialization_function)();
 80010fe:	4b03      	ldr	r3, [pc, #12]	; (800110c <tm_initialize+0x1c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4798      	blx	r3
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000534 	.word	0x20000534

08001110 <tm_thread_create>:
/* This function takes a thread ID and priority and attempts to create the
   file in the underlying RTOS. Valid priorities range from 1 through 255,
   where 1 is the highest priority and 255 is the lowest. If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned. */
int tm_thread_create(int thread_id, int priority, void (*entry_function)(void))
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b0a6      	sub	sp, #152	; 0x98
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
	// Remember the actual thread entry.
	   // tm_thread_entry_functions[thread_id] = entry_function;
	    char str[100];
	    sprintf(str, "%d",thread_id);
 800111c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001120:	68fa      	ldr	r2, [r7, #12]
 8001122:	4919      	ldr	r1, [pc, #100]	; (8001188 <tm_thread_create+0x78>)
 8001124:	4618      	mov	r0, r3
 8001126:	f003 ffe9 	bl	80050fc <siprintf>

	    // Create the thread under CMSIS-RTOS.
	    osThreadAttr_t thread_attr = {
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	2224      	movs	r2, #36	; 0x24
 8001130:	2100      	movs	r1, #0
 8001132:	4618      	mov	r0, r3
 8001134:	f003 ffc2 	bl	80050bc <memset>
 8001138:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	62bb      	str	r3, [r7, #40]	; 0x28
	        .name = str,
	        //.stack_mem = tm_thread_stack_area[thread_id],
	        .stack_size = 3*1024,
	        .priority = priority
	    };
	    tm_thread_array[thread_id] = osThreadNew((osThreadFunc_t)entry_function, NULL, &thread_attr);
 8001148:	f107 0310 	add.w	r3, r7, #16
 800114c:	461a      	mov	r2, r3
 800114e:	2100      	movs	r1, #0
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f001 fe02 	bl	8002d5a <osThreadNew>
 8001156:	4602      	mov	r2, r0
 8001158:	490c      	ldr	r1, [pc, #48]	; (800118c <tm_thread_create+0x7c>)
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    // Determine if the thread create was successful.
	    if (tm_thread_array[thread_id] != NULL)
 8001160:	4a0a      	ldr	r2, [pc, #40]	; (800118c <tm_thread_create+0x7c>)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d008      	beq.n	800117e <tm_thread_create+0x6e>
	    {
	    	osThreadSuspend(tm_thread_array[thread_id]);
 800116c:	4a07      	ldr	r2, [pc, #28]	; (800118c <tm_thread_create+0x7c>)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fee3 	bl	8002f40 <osThreadSuspend>

	    	return TM_SUCCESS;
 800117a:	2300      	movs	r3, #0
 800117c:	e000      	b.n	8001180 <tm_thread_create+0x70>
	    }

	    else
	    {

	    	 return TM_ERROR;
 800117e:	2301      	movs	r3, #1
	    }
}
 8001180:	4618      	mov	r0, r3
 8001182:	3798      	adds	r7, #152	; 0x98
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	080063b0 	.word	0x080063b0
 800118c:	2000050c 	.word	0x2000050c

08001190 <tm_thread_resume>:


/* This function resumes the specified thread.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int tm_thread_resume(int thread_id)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    /* Resume the thread with the specified ID. */
    if (osThreadResume(tm_thread_array[thread_id]) == osOK) {
 8001198:	4a08      	ldr	r2, [pc, #32]	; (80011bc <tm_thread_resume+0x2c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f001 fefd 	bl	8002fa0 <osThreadResume>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <tm_thread_resume+0x20>
        /* Thread resume successful. */
        return TM_SUCCESS;
 80011ac:	2300      	movs	r3, #0
 80011ae:	e000      	b.n	80011b2 <tm_thread_resume+0x22>

    }

    /* Thread resume failed. */
    return TM_ERROR;
 80011b0:	2301      	movs	r3, #1
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	2000050c 	.word	0x2000050c

080011c0 <tm_thread_suspend>:


/* This function suspends the specified thread.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_thread_suspend(int thread_id)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

	    if (osThreadSuspend(tm_thread_array[thread_id]) == osOK)
 80011c8:	4a08      	ldr	r2, [pc, #32]	; (80011ec <tm_thread_suspend+0x2c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f001 feb5 	bl	8002f40 <osThreadSuspend>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d101      	bne.n	80011e0 <tm_thread_suspend+0x20>
	    {
	        return TM_SUCCESS;
 80011dc:	2300      	movs	r3, #0
 80011de:	e000      	b.n	80011e2 <tm_thread_suspend+0x22>
	    }
	    else
	    {
	        return TM_ERROR;
 80011e0:	2301      	movs	r3, #1
	    }
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	2000050c 	.word	0x2000050c

080011f0 <tm_thread_sleep>:

/* This function suspends the specified thread for the specified number
   of seconds.  If successful, the function should return TM_SUCCESS.
   Otherwise, TM_ERROR should be returned.  */
void tm_thread_sleep(int seconds)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	 osDelay(seconds * 100);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2264      	movs	r2, #100	; 0x64
 80011fc:	fb02 f303 	mul.w	r3, r2, r3
 8001200:	4618      	mov	r0, r3
 8001202:	f001 fd8f 	bl	8002d24 <osDelay>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <tm_main>:


/* Define main entry point.  */

void tm_main()
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0

    /* Initialize the test.  */
	printf("****This test is running on the STM32F429I Discovery with CMSIS_RTOS_v2 on top of ThreadX **** \n\r");
 8001214:	4803      	ldr	r0, [pc, #12]	; (8001224 <tm_main+0x14>)
 8001216:	f003 ff59 	bl	80050cc <iprintf>
    tm_initialize(tm_preemptive_scheduling_initialize);
 800121a:	4803      	ldr	r0, [pc, #12]	; (8001228 <tm_main+0x18>)
 800121c:	f7ff ff68 	bl	80010f0 <tm_initialize>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	080063b4 	.word	0x080063b4
 8001228:	0800122d 	.word	0x0800122d

0800122c <tm_preemptive_scheduling_initialize>:


/* Define the preemptive scheduling test initialization.  */

void  tm_preemptive_scheduling_initialize(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0

    /* Create thread 0 at priority 6.  */
    tm_thread_create(0, 6, tm_preemptive_thread_0_entry);
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <tm_preemptive_scheduling_initialize+0x50>)
 8001232:	2106      	movs	r1, #6
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff ff6b 	bl	8001110 <tm_thread_create>

    /* Create thread 1 at priority 7.  */
    tm_thread_create(1, 7, tm_preemptive_thread_1_entry);
 800123a:	4a11      	ldr	r2, [pc, #68]	; (8001280 <tm_preemptive_scheduling_initialize+0x54>)
 800123c:	2107      	movs	r1, #7
 800123e:	2001      	movs	r0, #1
 8001240:	f7ff ff66 	bl	8001110 <tm_thread_create>

    /* Create thread 2 at priority 8.  */
    tm_thread_create(2, 8, tm_preemptive_thread_2_entry);
 8001244:	4a0f      	ldr	r2, [pc, #60]	; (8001284 <tm_preemptive_scheduling_initialize+0x58>)
 8001246:	2108      	movs	r1, #8
 8001248:	2002      	movs	r0, #2
 800124a:	f7ff ff61 	bl	8001110 <tm_thread_create>

    /* Create thread 3 at priority 9.  */
    tm_thread_create(3, 9, tm_preemptive_thread_3_entry);
 800124e:	4a0e      	ldr	r2, [pc, #56]	; (8001288 <tm_preemptive_scheduling_initialize+0x5c>)
 8001250:	2109      	movs	r1, #9
 8001252:	2003      	movs	r0, #3
 8001254:	f7ff ff5c 	bl	8001110 <tm_thread_create>

    /* Create thread 4 at priority 10.  */
    tm_thread_create(4, 10, tm_preemptive_thread_4_entry);
 8001258:	4a0c      	ldr	r2, [pc, #48]	; (800128c <tm_preemptive_scheduling_initialize+0x60>)
 800125a:	210a      	movs	r1, #10
 800125c:	2004      	movs	r0, #4
 800125e:	f7ff ff57 	bl	8001110 <tm_thread_create>

    /* Resume just thread 0.  */
    tm_thread_resume(0);
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff ff94 	bl	8001190 <tm_thread_resume>

    /* Create the reporting thread. It will preempt the other 
       threads and print out the test results.  */
    tm_thread_create(5, 12, tm_preemptive_thread_report);
 8001268:	4a09      	ldr	r2, [pc, #36]	; (8001290 <tm_preemptive_scheduling_initialize+0x64>)
 800126a:	210c      	movs	r1, #12
 800126c:	2005      	movs	r0, #5
 800126e:	f7ff ff4f 	bl	8001110 <tm_thread_create>
    tm_thread_resume(5);
 8001272:	2005      	movs	r0, #5
 8001274:	f7ff ff8c 	bl	8001190 <tm_thread_resume>
}
 8001278:	bf00      	nop
 800127a:	bd80      	pop	{r7, pc}
 800127c:	08001295 	.word	0x08001295
 8001280:	080012b1 	.word	0x080012b1
 8001284:	080012d1 	.word	0x080012d1
 8001288:	080012f1 	.word	0x080012f1
 800128c:	08001311 	.word	0x08001311
 8001290:	0800132d 	.word	0x0800132d

08001294 <tm_preemptive_thread_0_entry>:


/* Define the first preemptive thread.  */
void  tm_preemptive_thread_0_entry(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Resume thread 1.  */
        tm_thread_resume(1);
 8001298:	2001      	movs	r0, #1
 800129a:	f7ff ff79 	bl	8001190 <tm_thread_resume>

        /* We won't get back here until threads 1, 2, 3, and 4 all execute and
           self-suspend.  */

        /* Increment this thread's counter.  */
        tm_preemptive_thread_0_counter++;
 800129e:	4b03      	ldr	r3, [pc, #12]	; (80012ac <tm_preemptive_thread_0_entry+0x18>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	3301      	adds	r3, #1
 80012a4:	4a01      	ldr	r2, [pc, #4]	; (80012ac <tm_preemptive_thread_0_entry+0x18>)
 80012a6:	6013      	str	r3, [r2, #0]
        tm_thread_resume(1);
 80012a8:	e7f6      	b.n	8001298 <tm_preemptive_thread_0_entry+0x4>
 80012aa:	bf00      	nop
 80012ac:	20000538 	.word	0x20000538

080012b0 <tm_preemptive_thread_1_entry>:
    }
}

/* Define the second preemptive thread.  */
void  tm_preemptive_thread_1_entry(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Resume thread 2.  */
        tm_thread_resume(2);
 80012b4:	2002      	movs	r0, #2
 80012b6:	f7ff ff6b 	bl	8001190 <tm_thread_resume>

        /* We won't get back here until threads 2, 3, and 4 all execute and
           self-suspend.  */

        /* Increment this thread's counter.  */
        tm_preemptive_thread_1_counter++;
 80012ba:	4b04      	ldr	r3, [pc, #16]	; (80012cc <tm_preemptive_thread_1_entry+0x1c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	3301      	adds	r3, #1
 80012c0:	4a02      	ldr	r2, [pc, #8]	; (80012cc <tm_preemptive_thread_1_entry+0x1c>)
 80012c2:	6013      	str	r3, [r2, #0]

        /* Suspend self!  */
        tm_thread_suspend(1);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff ff7b 	bl	80011c0 <tm_thread_suspend>
        tm_thread_resume(2);
 80012ca:	e7f3      	b.n	80012b4 <tm_preemptive_thread_1_entry+0x4>
 80012cc:	2000053c 	.word	0x2000053c

080012d0 <tm_preemptive_thread_2_entry>:
    }
}

/* Define the third preemptive thread.  */
void  tm_preemptive_thread_2_entry(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Resume thread 3.  */
        tm_thread_resume(3);
 80012d4:	2003      	movs	r0, #3
 80012d6:	f7ff ff5b 	bl	8001190 <tm_thread_resume>

        /* We won't get back here until threads 3 and 4 execute and
           self-suspend.  */

        /* Increment this thread's counter.  */
        tm_preemptive_thread_2_counter++;
 80012da:	4b04      	ldr	r3, [pc, #16]	; (80012ec <tm_preemptive_thread_2_entry+0x1c>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	3301      	adds	r3, #1
 80012e0:	4a02      	ldr	r2, [pc, #8]	; (80012ec <tm_preemptive_thread_2_entry+0x1c>)
 80012e2:	6013      	str	r3, [r2, #0]

        /* Suspend self!  */
        tm_thread_suspend(2);
 80012e4:	2002      	movs	r0, #2
 80012e6:	f7ff ff6b 	bl	80011c0 <tm_thread_suspend>
        tm_thread_resume(3);
 80012ea:	e7f3      	b.n	80012d4 <tm_preemptive_thread_2_entry+0x4>
 80012ec:	20000540 	.word	0x20000540

080012f0 <tm_preemptive_thread_3_entry>:
}


/* Define the fourth preemptive thread.  */
void  tm_preemptive_thread_3_entry(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Resume thread 4.  */
        tm_thread_resume(4);
 80012f4:	2004      	movs	r0, #4
 80012f6:	f7ff ff4b 	bl	8001190 <tm_thread_resume>

        /* We won't get back here until thread 4 executes and
           self-suspends.  */

        /* Increment this thread's counter.  */
        tm_preemptive_thread_3_counter++;
 80012fa:	4b04      	ldr	r3, [pc, #16]	; (800130c <tm_preemptive_thread_3_entry+0x1c>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	3301      	adds	r3, #1
 8001300:	4a02      	ldr	r2, [pc, #8]	; (800130c <tm_preemptive_thread_3_entry+0x1c>)
 8001302:	6013      	str	r3, [r2, #0]

        /* Suspend self!  */
        tm_thread_suspend(3);
 8001304:	2003      	movs	r0, #3
 8001306:	f7ff ff5b 	bl	80011c0 <tm_thread_suspend>
        tm_thread_resume(4);
 800130a:	e7f3      	b.n	80012f4 <tm_preemptive_thread_3_entry+0x4>
 800130c:	20000544 	.word	0x20000544

08001310 <tm_preemptive_thread_4_entry>:
}


/* Define the fifth preemptive thread.  */
void  tm_preemptive_thread_4_entry(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0

    while(1)
    {

        /* Increment this thread's counter.  */
        tm_preemptive_thread_4_counter++;
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <tm_preemptive_thread_4_entry+0x18>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	3301      	adds	r3, #1
 800131a:	4a03      	ldr	r2, [pc, #12]	; (8001328 <tm_preemptive_thread_4_entry+0x18>)
 800131c:	6013      	str	r3, [r2, #0]

        /* Self suspend thread 4.  */
        tm_thread_suspend(4);
 800131e:	2004      	movs	r0, #4
 8001320:	f7ff ff4e 	bl	80011c0 <tm_thread_suspend>
        tm_preemptive_thread_4_counter++;
 8001324:	e7f6      	b.n	8001314 <tm_preemptive_thread_4_entry+0x4>
 8001326:	bf00      	nop
 8001328:	20000548 	.word	0x20000548

0800132c <tm_preemptive_thread_report>:
}


/* Define the preemptive test reporting thread.  */
void  tm_preemptive_thread_report(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
unsigned long   last_total;
unsigned long   average;


    /* Initialize the last total.  */
    last_total =  0;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]

    /* Initialize the relative time.  */
    relative_time =  0;
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]

    while(1)
    {

        /* Sleep to allow the test to run.  */
        tm_thread_sleep(TM_TEST_DURATION);
 800133a:	201e      	movs	r0, #30
 800133c:	f7ff ff58 	bl	80011f0 <tm_thread_sleep>

        /* Increment the relative time.  */
        relative_time =  relative_time + TM_TEST_DURATION;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	331e      	adds	r3, #30
 8001344:	60fb      	str	r3, [r7, #12]

        /* Print results to the stdio window.  */
        printf("**** Thread-Metric Preemptive Scheduling Test **** Relative Time: %lu\n\r", relative_time);
 8001346:	68f9      	ldr	r1, [r7, #12]
 8001348:	4830      	ldr	r0, [pc, #192]	; (800140c <tm_preemptive_thread_report+0xe0>)
 800134a:	f003 febf 	bl	80050cc <iprintf>

        /* Calculate the total of all the counters.  */
        total =  tm_preemptive_thread_0_counter + tm_preemptive_thread_1_counter + tm_preemptive_thread_2_counter
 800134e:	4b30      	ldr	r3, [pc, #192]	; (8001410 <tm_preemptive_thread_report+0xe4>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4b30      	ldr	r3, [pc, #192]	; (8001414 <tm_preemptive_thread_report+0xe8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	441a      	add	r2, r3
 8001358:	4b2f      	ldr	r3, [pc, #188]	; (8001418 <tm_preemptive_thread_report+0xec>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	441a      	add	r2, r3
                    + tm_preemptive_thread_3_counter + tm_preemptive_thread_4_counter;
 800135e:	4b2f      	ldr	r3, [pc, #188]	; (800141c <tm_preemptive_thread_report+0xf0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	441a      	add	r2, r3
 8001364:	4b2e      	ldr	r3, [pc, #184]	; (8001420 <tm_preemptive_thread_report+0xf4>)
 8001366:	681b      	ldr	r3, [r3, #0]
        total =  tm_preemptive_thread_0_counter + tm_preemptive_thread_1_counter + tm_preemptive_thread_2_counter
 8001368:	4413      	add	r3, r2
 800136a:	607b      	str	r3, [r7, #4]

        /* Calculate the average of all the counters.  */
        average =  total/5;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	4a2d      	ldr	r2, [pc, #180]	; (8001424 <tm_preemptive_thread_report+0xf8>)
 8001370:	fba2 2303 	umull	r2, r3, r2, r3
 8001374:	089b      	lsrs	r3, r3, #2
 8001376:	603b      	str	r3, [r7, #0]

        /* See if there are any errors.  */
        if ((tm_preemptive_thread_0_counter < (average - 1)) || 
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	1e5a      	subs	r2, r3, #1
 800137c:	4b24      	ldr	r3, [pc, #144]	; (8001410 <tm_preemptive_thread_report+0xe4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	429a      	cmp	r2, r3
 8001382:	d835      	bhi.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_0_counter > (average + 1)) ||
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	1c5a      	adds	r2, r3, #1
 8001388:	4b21      	ldr	r3, [pc, #132]	; (8001410 <tm_preemptive_thread_report+0xe4>)
 800138a:	681b      	ldr	r3, [r3, #0]
        if ((tm_preemptive_thread_0_counter < (average - 1)) || 
 800138c:	429a      	cmp	r2, r3
 800138e:	d32f      	bcc.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_1_counter < (average - 1)) || 
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	1e5a      	subs	r2, r3, #1
 8001394:	4b1f      	ldr	r3, [pc, #124]	; (8001414 <tm_preemptive_thread_report+0xe8>)
 8001396:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_0_counter > (average + 1)) ||
 8001398:	429a      	cmp	r2, r3
 800139a:	d829      	bhi.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_1_counter > (average + 1)) ||
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	4b1c      	ldr	r3, [pc, #112]	; (8001414 <tm_preemptive_thread_report+0xe8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_1_counter < (average - 1)) || 
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d323      	bcc.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_2_counter < (average - 1)) || 
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	1e5a      	subs	r2, r3, #1
 80013ac:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <tm_preemptive_thread_report+0xec>)
 80013ae:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_1_counter > (average + 1)) ||
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d81d      	bhi.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_2_counter > (average + 1)) ||
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <tm_preemptive_thread_report+0xec>)
 80013ba:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_2_counter < (average - 1)) || 
 80013bc:	429a      	cmp	r2, r3
 80013be:	d317      	bcc.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_3_counter < (average - 1)) || 
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	1e5a      	subs	r2, r3, #1
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <tm_preemptive_thread_report+0xf0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_2_counter > (average + 1)) ||
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d811      	bhi.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_3_counter > (average + 1)) ||
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	4b12      	ldr	r3, [pc, #72]	; (800141c <tm_preemptive_thread_report+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_3_counter < (average - 1)) || 
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d30b      	bcc.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_4_counter < (average - 1)) || 
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	1e5a      	subs	r2, r3, #1
 80013dc:	4b10      	ldr	r3, [pc, #64]	; (8001420 <tm_preemptive_thread_report+0xf4>)
 80013de:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_3_counter > (average + 1)) ||
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d805      	bhi.n	80013f0 <tm_preemptive_thread_report+0xc4>
            (tm_preemptive_thread_4_counter > (average + 1)))
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	1c5a      	adds	r2, r3, #1
 80013e8:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <tm_preemptive_thread_report+0xf4>)
 80013ea:	681b      	ldr	r3, [r3, #0]
            (tm_preemptive_thread_4_counter < (average - 1)) || 
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d202      	bcs.n	80013f6 <tm_preemptive_thread_report+0xca>
        {

            printf("ERROR: Invalid counter value(s). Preemptive counters should not be more that 1 different than the average!\n\r");
 80013f0:	480d      	ldr	r0, [pc, #52]	; (8001428 <tm_preemptive_thread_report+0xfc>)
 80013f2:	f003 fe6b 	bl	80050cc <iprintf>
        }

        /* Show the time period total.  */
        printf("Time Period Total:  %lu\n\n\r", total - last_total);
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	4619      	mov	r1, r3
 80013fe:	480b      	ldr	r0, [pc, #44]	; (800142c <tm_preemptive_thread_report+0x100>)
 8001400:	f003 fe64 	bl	80050cc <iprintf>

        /* Save the last total.  */
        last_total =  total;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	60bb      	str	r3, [r7, #8]
        tm_thread_sleep(TM_TEST_DURATION);
 8001408:	e797      	b.n	800133a <tm_preemptive_thread_report+0xe>
 800140a:	bf00      	nop
 800140c:	08006418 	.word	0x08006418
 8001410:	20000538 	.word	0x20000538
 8001414:	2000053c 	.word	0x2000053c
 8001418:	20000540 	.word	0x20000540
 800141c:	20000544 	.word	0x20000544
 8001420:	20000548 	.word	0x20000548
 8001424:	cccccccd 	.word	0xcccccccd
 8001428:	08006460 	.word	0x08006460
 800142c:	080064d0 	.word	0x080064d0

08001430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001468 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001436:	490e      	ldr	r1, [pc, #56]	; (8001470 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001438:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800143c:	e002      	b.n	8001444 <LoopCopyDataInit>

0800143e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001442:	3304      	adds	r3, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001448:	d3f9      	bcc.n	800143e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800144c:	4c0b      	ldr	r4, [pc, #44]	; (800147c <LoopFillZerobss+0x26>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001450:	e001      	b.n	8001456 <LoopFillZerobss>

08001452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001454:	3204      	adds	r2, #4

08001456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001458:	d3fb      	bcc.n	8001452 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800145a:	f7ff fe37 	bl	80010cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800145e:	f003 fdfb 	bl	8005058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001462:	f7ff fa1b 	bl	800089c <main>
  bx  lr    
 8001466:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001468:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800146c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001470:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001474:	080065f4 	.word	0x080065f4
  ldr r2, =_sbss
 8001478:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800147c:	2000729c 	.word	0x2000729c

08001480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC_IRQHandler>
	...

08001484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001488:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_Init+0x40>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <HAL_Init+0x40>)
 800148e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <HAL_Init+0x40>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a0a      	ldr	r2, [pc, #40]	; (80014c4 <HAL_Init+0x40>)
 800149a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800149e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <HAL_Init+0x40>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a07      	ldr	r2, [pc, #28]	; (80014c4 <HAL_Init+0x40>)
 80014a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ac:	2003      	movs	r0, #3
 80014ae:	f000 f8f9 	bl	80016a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 f808 	bl	80014c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b8:	f7ff fcfa 	bl	8000eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023c00 	.word	0x40023c00

080014c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014d0:	4b12      	ldr	r3, [pc, #72]	; (800151c <HAL_InitTick+0x54>)
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <HAL_InitTick+0x58>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014de:	fbb3 f3f1 	udiv	r3, r3, r1
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f903 	bl	80016f2 <HAL_SYSTICK_Config>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e00e      	b.n	8001514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2b0f      	cmp	r3, #15
 80014fa:	d80a      	bhi.n	8001512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014fc:	2200      	movs	r2, #0
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	f04f 30ff 	mov.w	r0, #4294967295
 8001504:	f000 f8d9 	bl	80016ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001508:	4a06      	ldr	r2, [pc, #24]	; (8001524 <HAL_InitTick+0x5c>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	e000      	b.n	8001514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
}
 8001514:	4618      	mov	r0, r3
 8001516:	3708      	adds	r7, #8
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000000 	.word	0x20000000
 8001520:	20000008 	.word	0x20000008
 8001524:	20000004 	.word	0x20000004

08001528 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return uwTick;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <HAL_GetTick+0x14>)
 800152e:	681b      	ldr	r3, [r3, #0]
}
 8001530:	4618      	mov	r0, r3
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	2000054c 	.word	0x2000054c

08001540 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <__NVIC_SetPriorityGrouping+0x44>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800155c:	4013      	ands	r3, r2
 800155e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001568:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800156c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001572:	4a04      	ldr	r2, [pc, #16]	; (8001584 <__NVIC_SetPriorityGrouping+0x44>)
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	60d3      	str	r3, [r2, #12]
}
 8001578:	bf00      	nop
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	e000ed00 	.word	0xe000ed00

08001588 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800158c:	4b04      	ldr	r3, [pc, #16]	; (80015a0 <__NVIC_GetPriorityGrouping+0x18>)
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	0a1b      	lsrs	r3, r3, #8
 8001592:	f003 0307 	and.w	r3, r3, #7
}
 8001596:	4618      	mov	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	6039      	str	r1, [r7, #0]
 80015ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	db0a      	blt.n	80015ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	490c      	ldr	r1, [pc, #48]	; (80015f0 <__NVIC_SetPriority+0x4c>)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	0112      	lsls	r2, r2, #4
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	440b      	add	r3, r1
 80015c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015cc:	e00a      	b.n	80015e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	4908      	ldr	r1, [pc, #32]	; (80015f4 <__NVIC_SetPriority+0x50>)
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	3b04      	subs	r3, #4
 80015dc:	0112      	lsls	r2, r2, #4
 80015de:	b2d2      	uxtb	r2, r2
 80015e0:	440b      	add	r3, r1
 80015e2:	761a      	strb	r2, [r3, #24]
}
 80015e4:	bf00      	nop
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	e000e100 	.word	0xe000e100
 80015f4:	e000ed00 	.word	0xe000ed00

080015f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b089      	sub	sp, #36	; 0x24
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	f1c3 0307 	rsb	r3, r3, #7
 8001612:	2b04      	cmp	r3, #4
 8001614:	bf28      	it	cs
 8001616:	2304      	movcs	r3, #4
 8001618:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3304      	adds	r3, #4
 800161e:	2b06      	cmp	r3, #6
 8001620:	d902      	bls.n	8001628 <NVIC_EncodePriority+0x30>
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3b03      	subs	r3, #3
 8001626:	e000      	b.n	800162a <NVIC_EncodePriority+0x32>
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800162c:	f04f 32ff 	mov.w	r2, #4294967295
 8001630:	69bb      	ldr	r3, [r7, #24]
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43da      	mvns	r2, r3
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	401a      	ands	r2, r3
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001640:	f04f 31ff 	mov.w	r1, #4294967295
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	fa01 f303 	lsl.w	r3, r1, r3
 800164a:	43d9      	mvns	r1, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001650:	4313      	orrs	r3, r2
         );
}
 8001652:	4618      	mov	r0, r3
 8001654:	3724      	adds	r7, #36	; 0x24
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
	...

08001660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	3b01      	subs	r3, #1
 800166c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001670:	d301      	bcc.n	8001676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001672:	2301      	movs	r3, #1
 8001674:	e00f      	b.n	8001696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001676:	4a0a      	ldr	r2, [pc, #40]	; (80016a0 <SysTick_Config+0x40>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3b01      	subs	r3, #1
 800167c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800167e:	210f      	movs	r1, #15
 8001680:	f04f 30ff 	mov.w	r0, #4294967295
 8001684:	f7ff ff8e 	bl	80015a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <SysTick_Config+0x40>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <SysTick_Config+0x40>)
 8001690:	2207      	movs	r2, #7
 8001692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	e000e010 	.word	0xe000e010

080016a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff ff47 	bl	8001540 <__NVIC_SetPriorityGrouping>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}

080016ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ba:	b580      	push	{r7, lr}
 80016bc:	b086      	sub	sp, #24
 80016be:	af00      	add	r7, sp, #0
 80016c0:	4603      	mov	r3, r0
 80016c2:	60b9      	str	r1, [r7, #8]
 80016c4:	607a      	str	r2, [r7, #4]
 80016c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016cc:	f7ff ff5c 	bl	8001588 <__NVIC_GetPriorityGrouping>
 80016d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016d2:	687a      	ldr	r2, [r7, #4]
 80016d4:	68b9      	ldr	r1, [r7, #8]
 80016d6:	6978      	ldr	r0, [r7, #20]
 80016d8:	f7ff ff8e 	bl	80015f8 <NVIC_EncodePriority>
 80016dc:	4602      	mov	r2, r0
 80016de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e2:	4611      	mov	r1, r2
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff5d 	bl	80015a4 <__NVIC_SetPriority>
}
 80016ea:	bf00      	nop
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b082      	sub	sp, #8
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ffb0 	bl	8001660 <SysTick_Config>
 8001700:	4603      	mov	r3, r0
}
 8001702:	4618      	mov	r0, r3
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800170c:	b480      	push	{r7}
 800170e:	b089      	sub	sp, #36	; 0x24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
 8001726:	e177      	b.n	8001a18 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001728:	2201      	movs	r2, #1
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	4013      	ands	r3, r2
 800173a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	429a      	cmp	r2, r3
 8001742:	f040 8166 	bne.w	8001a12 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 0303 	and.w	r3, r3, #3
 800174e:	2b01      	cmp	r3, #1
 8001750:	d005      	beq.n	800175e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800175a:	2b02      	cmp	r3, #2
 800175c:	d130      	bne.n	80017c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	2203      	movs	r2, #3
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43db      	mvns	r3, r3
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4013      	ands	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	68da      	ldr	r2, [r3, #12]
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	4313      	orrs	r3, r2
 8001786:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001794:	2201      	movs	r2, #1
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43db      	mvns	r3, r3
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4013      	ands	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	091b      	lsrs	r3, r3, #4
 80017aa:	f003 0201 	and.w	r2, r3, #1
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	2b03      	cmp	r3, #3
 80017ca:	d017      	beq.n	80017fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	2203      	movs	r2, #3
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	689a      	ldr	r2, [r3, #8]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d123      	bne.n	8001850 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	08da      	lsrs	r2, r3, #3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3208      	adds	r2, #8
 8001810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001814:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	f003 0307 	and.w	r3, r3, #7
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	220f      	movs	r2, #15
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	691a      	ldr	r2, [r3, #16]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	08da      	lsrs	r2, r3, #3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	3208      	adds	r2, #8
 800184a:	69b9      	ldr	r1, [r7, #24]
 800184c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	2203      	movs	r2, #3
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	43db      	mvns	r3, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f003 0203 	and.w	r2, r3, #3
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800188c:	2b00      	cmp	r3, #0
 800188e:	f000 80c0 	beq.w	8001a12 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	4b66      	ldr	r3, [pc, #408]	; (8001a30 <HAL_GPIO_Init+0x324>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189a:	4a65      	ldr	r2, [pc, #404]	; (8001a30 <HAL_GPIO_Init+0x324>)
 800189c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a0:	6453      	str	r3, [r2, #68]	; 0x44
 80018a2:	4b63      	ldr	r3, [pc, #396]	; (8001a30 <HAL_GPIO_Init+0x324>)
 80018a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018ae:	4a61      	ldr	r2, [pc, #388]	; (8001a34 <HAL_GPIO_Init+0x328>)
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	089b      	lsrs	r3, r3, #2
 80018b4:	3302      	adds	r3, #2
 80018b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	220f      	movs	r2, #15
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a58      	ldr	r2, [pc, #352]	; (8001a38 <HAL_GPIO_Init+0x32c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d037      	beq.n	800194a <HAL_GPIO_Init+0x23e>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a57      	ldr	r2, [pc, #348]	; (8001a3c <HAL_GPIO_Init+0x330>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d031      	beq.n	8001946 <HAL_GPIO_Init+0x23a>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a56      	ldr	r2, [pc, #344]	; (8001a40 <HAL_GPIO_Init+0x334>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d02b      	beq.n	8001942 <HAL_GPIO_Init+0x236>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a55      	ldr	r2, [pc, #340]	; (8001a44 <HAL_GPIO_Init+0x338>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d025      	beq.n	800193e <HAL_GPIO_Init+0x232>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a54      	ldr	r2, [pc, #336]	; (8001a48 <HAL_GPIO_Init+0x33c>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d01f      	beq.n	800193a <HAL_GPIO_Init+0x22e>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a53      	ldr	r2, [pc, #332]	; (8001a4c <HAL_GPIO_Init+0x340>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d019      	beq.n	8001936 <HAL_GPIO_Init+0x22a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a52      	ldr	r2, [pc, #328]	; (8001a50 <HAL_GPIO_Init+0x344>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d013      	beq.n	8001932 <HAL_GPIO_Init+0x226>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a51      	ldr	r2, [pc, #324]	; (8001a54 <HAL_GPIO_Init+0x348>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d00d      	beq.n	800192e <HAL_GPIO_Init+0x222>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a50      	ldr	r2, [pc, #320]	; (8001a58 <HAL_GPIO_Init+0x34c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d007      	beq.n	800192a <HAL_GPIO_Init+0x21e>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a4f      	ldr	r2, [pc, #316]	; (8001a5c <HAL_GPIO_Init+0x350>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d101      	bne.n	8001926 <HAL_GPIO_Init+0x21a>
 8001922:	2309      	movs	r3, #9
 8001924:	e012      	b.n	800194c <HAL_GPIO_Init+0x240>
 8001926:	230a      	movs	r3, #10
 8001928:	e010      	b.n	800194c <HAL_GPIO_Init+0x240>
 800192a:	2308      	movs	r3, #8
 800192c:	e00e      	b.n	800194c <HAL_GPIO_Init+0x240>
 800192e:	2307      	movs	r3, #7
 8001930:	e00c      	b.n	800194c <HAL_GPIO_Init+0x240>
 8001932:	2306      	movs	r3, #6
 8001934:	e00a      	b.n	800194c <HAL_GPIO_Init+0x240>
 8001936:	2305      	movs	r3, #5
 8001938:	e008      	b.n	800194c <HAL_GPIO_Init+0x240>
 800193a:	2304      	movs	r3, #4
 800193c:	e006      	b.n	800194c <HAL_GPIO_Init+0x240>
 800193e:	2303      	movs	r3, #3
 8001940:	e004      	b.n	800194c <HAL_GPIO_Init+0x240>
 8001942:	2302      	movs	r3, #2
 8001944:	e002      	b.n	800194c <HAL_GPIO_Init+0x240>
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_GPIO_Init+0x240>
 800194a:	2300      	movs	r3, #0
 800194c:	69fa      	ldr	r2, [r7, #28]
 800194e:	f002 0203 	and.w	r2, r2, #3
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	4093      	lsls	r3, r2
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4313      	orrs	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800195c:	4935      	ldr	r1, [pc, #212]	; (8001a34 <HAL_GPIO_Init+0x328>)
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	089b      	lsrs	r3, r3, #2
 8001962:	3302      	adds	r3, #2
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800196a:	4b3d      	ldr	r3, [pc, #244]	; (8001a60 <HAL_GPIO_Init+0x354>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	43db      	mvns	r3, r3
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d003      	beq.n	800198e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800198e:	4a34      	ldr	r2, [pc, #208]	; (8001a60 <HAL_GPIO_Init+0x354>)
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001994:	4b32      	ldr	r3, [pc, #200]	; (8001a60 <HAL_GPIO_Init+0x354>)
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019b8:	4a29      	ldr	r2, [pc, #164]	; (8001a60 <HAL_GPIO_Init+0x354>)
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019be:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <HAL_GPIO_Init+0x354>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4013      	ands	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019e2:	4a1f      	ldr	r2, [pc, #124]	; (8001a60 <HAL_GPIO_Init+0x354>)
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019e8:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <HAL_GPIO_Init+0x354>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d003      	beq.n	8001a0c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <HAL_GPIO_Init+0x354>)
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3301      	adds	r3, #1
 8001a16:	61fb      	str	r3, [r7, #28]
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	2b0f      	cmp	r3, #15
 8001a1c:	f67f ae84 	bls.w	8001728 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3724      	adds	r7, #36	; 0x24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40013800 	.word	0x40013800
 8001a38:	40020000 	.word	0x40020000
 8001a3c:	40020400 	.word	0x40020400
 8001a40:	40020800 	.word	0x40020800
 8001a44:	40020c00 	.word	0x40020c00
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40021400 	.word	0x40021400
 8001a50:	40021800 	.word	0x40021800
 8001a54:	40021c00 	.word	0x40021c00
 8001a58:	40022000 	.word	0x40022000
 8001a5c:	40022400 	.word	0x40022400
 8001a60:	40013c00 	.word	0x40013c00

08001a64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	807b      	strh	r3, [r7, #2]
 8001a70:	4613      	mov	r3, r2
 8001a72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a74:	787b      	ldrb	r3, [r7, #1]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a7a:	887a      	ldrh	r2, [r7, #2]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a80:	e003      	b.n	8001a8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	041a      	lsls	r2, r3, #16
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	619a      	str	r2, [r3, #24]
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
	...

08001a98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e267      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d075      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ab6:	4b88      	ldr	r3, [pc, #544]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 030c 	and.w	r3, r3, #12
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	d00c      	beq.n	8001adc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ac2:	4b85      	ldr	r3, [pc, #532]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001aca:	2b08      	cmp	r3, #8
 8001acc:	d112      	bne.n	8001af4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ace:	4b82      	ldr	r3, [pc, #520]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ad6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ada:	d10b      	bne.n	8001af4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001adc:	4b7e      	ldr	r3, [pc, #504]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d05b      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x108>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d157      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e242      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x74>
 8001afe:	4b76      	ldr	r3, [pc, #472]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a75      	ldr	r2, [pc, #468]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	e01d      	b.n	8001b48 <HAL_RCC_OscConfig+0xb0>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b14:	d10c      	bne.n	8001b30 <HAL_RCC_OscConfig+0x98>
 8001b16:	4b70      	ldr	r3, [pc, #448]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a6f      	ldr	r2, [pc, #444]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	4b6d      	ldr	r3, [pc, #436]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a6c      	ldr	r2, [pc, #432]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	e00b      	b.n	8001b48 <HAL_RCC_OscConfig+0xb0>
 8001b30:	4b69      	ldr	r3, [pc, #420]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a68      	ldr	r2, [pc, #416]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b3a:	6013      	str	r3, [r2, #0]
 8001b3c:	4b66      	ldr	r3, [pc, #408]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a65      	ldr	r2, [pc, #404]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d013      	beq.n	8001b78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff fcea 	bl	8001528 <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b58:	f7ff fce6 	bl	8001528 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	; 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e207      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b5b      	ldr	r3, [pc, #364]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCC_OscConfig+0xc0>
 8001b76:	e014      	b.n	8001ba2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b78:	f7ff fcd6 	bl	8001528 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fcd2 	bl	8001528 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	; 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e1f3      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b92:	4b51      	ldr	r3, [pc, #324]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d1f0      	bne.n	8001b80 <HAL_RCC_OscConfig+0xe8>
 8001b9e:	e000      	b.n	8001ba2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d063      	beq.n	8001c76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bae:	4b4a      	ldr	r3, [pc, #296]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bba:	4b47      	ldr	r3, [pc, #284]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d11c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bc6:	4b44      	ldr	r3, [pc, #272]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d116      	bne.n	8001c00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd2:	4b41      	ldr	r3, [pc, #260]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d005      	beq.n	8001bea <HAL_RCC_OscConfig+0x152>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d001      	beq.n	8001bea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e1c7      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bea:	4b3b      	ldr	r3, [pc, #236]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	4937      	ldr	r1, [pc, #220]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bfe:	e03a      	b.n	8001c76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d020      	beq.n	8001c4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c08:	4b34      	ldr	r3, [pc, #208]	; (8001cdc <HAL_RCC_OscConfig+0x244>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0e:	f7ff fc8b 	bl	8001528 <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c16:	f7ff fc87 	bl	8001528 <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e1a8      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c28:	4b2b      	ldr	r3, [pc, #172]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0f0      	beq.n	8001c16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c34:	4b28      	ldr	r3, [pc, #160]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4925      	ldr	r1, [pc, #148]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	600b      	str	r3, [r1, #0]
 8001c48:	e015      	b.n	8001c76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c4a:	4b24      	ldr	r3, [pc, #144]	; (8001cdc <HAL_RCC_OscConfig+0x244>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c50:	f7ff fc6a 	bl	8001528 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c58:	f7ff fc66 	bl	8001528 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e187      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c6a:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d1f0      	bne.n	8001c58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d036      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d016      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c8a:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <HAL_RCC_OscConfig+0x248>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c90:	f7ff fc4a 	bl	8001528 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff fc46 	bl	8001528 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e167      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001caa:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <HAL_RCC_OscConfig+0x240>)
 8001cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cae:	f003 0302 	and.w	r3, r3, #2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCC_OscConfig+0x200>
 8001cb6:	e01b      	b.n	8001cf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <HAL_RCC_OscConfig+0x248>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cbe:	f7ff fc33 	bl	8001528 <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc4:	e00e      	b.n	8001ce4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cc6:	f7ff fc2f 	bl	8001528 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d907      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e150      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	42470000 	.word	0x42470000
 8001ce0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ce4:	4b88      	ldr	r3, [pc, #544]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1ea      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	f000 8097 	beq.w	8001e2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d02:	4b81      	ldr	r3, [pc, #516]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d10f      	bne.n	8001d2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
 8001d12:	4b7d      	ldr	r3, [pc, #500]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	4a7c      	ldr	r2, [pc, #496]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d1e:	4b7a      	ldr	r3, [pc, #488]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	60bb      	str	r3, [r7, #8]
 8001d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d2e:	4b77      	ldr	r3, [pc, #476]	; (8001f0c <HAL_RCC_OscConfig+0x474>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d118      	bne.n	8001d6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d3a:	4b74      	ldr	r3, [pc, #464]	; (8001f0c <HAL_RCC_OscConfig+0x474>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a73      	ldr	r2, [pc, #460]	; (8001f0c <HAL_RCC_OscConfig+0x474>)
 8001d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d46:	f7ff fbef 	bl	8001528 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d4e:	f7ff fbeb 	bl	8001528 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e10c      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d60:	4b6a      	ldr	r3, [pc, #424]	; (8001f0c <HAL_RCC_OscConfig+0x474>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d106      	bne.n	8001d82 <HAL_RCC_OscConfig+0x2ea>
 8001d74:	4b64      	ldr	r3, [pc, #400]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d78:	4a63      	ldr	r2, [pc, #396]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6713      	str	r3, [r2, #112]	; 0x70
 8001d80:	e01c      	b.n	8001dbc <HAL_RCC_OscConfig+0x324>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	2b05      	cmp	r3, #5
 8001d88:	d10c      	bne.n	8001da4 <HAL_RCC_OscConfig+0x30c>
 8001d8a:	4b5f      	ldr	r3, [pc, #380]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d8e:	4a5e      	ldr	r2, [pc, #376]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6713      	str	r3, [r2, #112]	; 0x70
 8001d96:	4b5c      	ldr	r3, [pc, #368]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d9a:	4a5b      	ldr	r2, [pc, #364]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6713      	str	r3, [r2, #112]	; 0x70
 8001da2:	e00b      	b.n	8001dbc <HAL_RCC_OscConfig+0x324>
 8001da4:	4b58      	ldr	r3, [pc, #352]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001da8:	4a57      	ldr	r2, [pc, #348]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001daa:	f023 0301 	bic.w	r3, r3, #1
 8001dae:	6713      	str	r3, [r2, #112]	; 0x70
 8001db0:	4b55      	ldr	r3, [pc, #340]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001db4:	4a54      	ldr	r2, [pc, #336]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001db6:	f023 0304 	bic.w	r3, r3, #4
 8001dba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d015      	beq.n	8001df0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dc4:	f7ff fbb0 	bl	8001528 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dca:	e00a      	b.n	8001de2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dcc:	f7ff fbac 	bl	8001528 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e0cb      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de2:	4b49      	ldr	r3, [pc, #292]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0ee      	beq.n	8001dcc <HAL_RCC_OscConfig+0x334>
 8001dee:	e014      	b.n	8001e1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df0:	f7ff fb9a 	bl	8001528 <HAL_GetTick>
 8001df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001df6:	e00a      	b.n	8001e0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001df8:	f7ff fb96 	bl	8001528 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e0b5      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e0e:	4b3e      	ldr	r3, [pc, #248]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1ee      	bne.n	8001df8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e1a:	7dfb      	ldrb	r3, [r7, #23]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d105      	bne.n	8001e2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e20:	4b39      	ldr	r3, [pc, #228]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	4a38      	ldr	r2, [pc, #224]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	f000 80a1 	beq.w	8001f78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e36:	4b34      	ldr	r3, [pc, #208]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 030c 	and.w	r3, r3, #12
 8001e3e:	2b08      	cmp	r3, #8
 8001e40:	d05c      	beq.n	8001efc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d141      	bne.n	8001ece <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4a:	4b31      	ldr	r3, [pc, #196]	; (8001f10 <HAL_RCC_OscConfig+0x478>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7ff fb6a 	bl	8001528 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e58:	f7ff fb66 	bl	8001528 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e087      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e6a:	4b27      	ldr	r3, [pc, #156]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	69da      	ldr	r2, [r3, #28]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	431a      	orrs	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e84:	019b      	lsls	r3, r3, #6
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e8c:	085b      	lsrs	r3, r3, #1
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	041b      	lsls	r3, r3, #16
 8001e92:	431a      	orrs	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e98:	061b      	lsls	r3, r3, #24
 8001e9a:	491b      	ldr	r1, [pc, #108]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <HAL_RCC_OscConfig+0x478>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7ff fb3f 	bl	8001528 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001eae:	f7ff fb3b 	bl	8001528 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e05c      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ec0:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0f0      	beq.n	8001eae <HAL_RCC_OscConfig+0x416>
 8001ecc:	e054      	b.n	8001f78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <HAL_RCC_OscConfig+0x478>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7ff fb28 	bl	8001528 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001edc:	f7ff fb24 	bl	8001528 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e045      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <HAL_RCC_OscConfig+0x470>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x444>
 8001efa:	e03d      	b.n	8001f78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d107      	bne.n	8001f14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e038      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
 8001f08:	40023800 	.word	0x40023800
 8001f0c:	40007000 	.word	0x40007000
 8001f10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001f14:	4b1b      	ldr	r3, [pc, #108]	; (8001f84 <HAL_RCC_OscConfig+0x4ec>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d028      	beq.n	8001f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d121      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d11a      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f3e:	68fa      	ldr	r2, [r7, #12]
 8001f40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001f44:	4013      	ands	r3, r2
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d111      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5a:	085b      	lsrs	r3, r3, #1
 8001f5c:	3b01      	subs	r3, #1
 8001f5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d107      	bne.n	8001f74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d001      	beq.n	8001f78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023800 	.word	0x40023800

08001f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0cc      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f9c:	4b68      	ldr	r3, [pc, #416]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 030f 	and.w	r3, r3, #15
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d90c      	bls.n	8001fc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001faa:	4b65      	ldr	r3, [pc, #404]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fb2:	4b63      	ldr	r3, [pc, #396]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d001      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e0b8      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d020      	beq.n	8002012 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fdc:	4b59      	ldr	r3, [pc, #356]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8001fde:	689b      	ldr	r3, [r3, #8]
 8001fe0:	4a58      	ldr	r2, [pc, #352]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8001fe2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fe6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0308 	and.w	r3, r3, #8
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d005      	beq.n	8002000 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ff4:	4b53      	ldr	r3, [pc, #332]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	4a52      	ldr	r2, [pc, #328]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ffe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002000:	4b50      	ldr	r3, [pc, #320]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	494d      	ldr	r1, [pc, #308]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 800200e:	4313      	orrs	r3, r2
 8002010:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0301 	and.w	r3, r3, #1
 800201a:	2b00      	cmp	r3, #0
 800201c:	d044      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d107      	bne.n	8002036 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002026:	4b47      	ldr	r3, [pc, #284]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d119      	bne.n	8002066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e07f      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d003      	beq.n	8002046 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002042:	2b03      	cmp	r3, #3
 8002044:	d107      	bne.n	8002056 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002046:	4b3f      	ldr	r3, [pc, #252]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d109      	bne.n	8002066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e06f      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002056:	4b3b      	ldr	r3, [pc, #236]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e067      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002066:	4b37      	ldr	r3, [pc, #220]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f023 0203 	bic.w	r2, r3, #3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	4934      	ldr	r1, [pc, #208]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002074:	4313      	orrs	r3, r2
 8002076:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002078:	f7ff fa56 	bl	8001528 <HAL_GetTick>
 800207c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207e:	e00a      	b.n	8002096 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002080:	f7ff fa52 	bl	8001528 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	f241 3288 	movw	r2, #5000	; 0x1388
 800208e:	4293      	cmp	r3, r2
 8002090:	d901      	bls.n	8002096 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	e04f      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002096:	4b2b      	ldr	r3, [pc, #172]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 020c 	and.w	r2, r3, #12
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d1eb      	bne.n	8002080 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020a8:	4b25      	ldr	r3, [pc, #148]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 030f 	and.w	r3, r3, #15
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d20c      	bcs.n	80020d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b6:	4b22      	ldr	r3, [pc, #136]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 80020b8:	683a      	ldr	r2, [r7, #0]
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020be:	4b20      	ldr	r3, [pc, #128]	; (8002140 <HAL_RCC_ClockConfig+0x1b8>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 030f 	and.w	r3, r3, #15
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d001      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e032      	b.n	8002136 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d008      	beq.n	80020ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020dc:	4b19      	ldr	r3, [pc, #100]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	4916      	ldr	r1, [pc, #88]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d009      	beq.n	800210e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020fa:	4b12      	ldr	r3, [pc, #72]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	691b      	ldr	r3, [r3, #16]
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	490e      	ldr	r1, [pc, #56]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 800210a:	4313      	orrs	r3, r2
 800210c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800210e:	f000 f821 	bl	8002154 <HAL_RCC_GetSysClockFreq>
 8002112:	4602      	mov	r2, r0
 8002114:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <HAL_RCC_ClockConfig+0x1bc>)
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	091b      	lsrs	r3, r3, #4
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	490a      	ldr	r1, [pc, #40]	; (8002148 <HAL_RCC_ClockConfig+0x1c0>)
 8002120:	5ccb      	ldrb	r3, [r1, r3]
 8002122:	fa22 f303 	lsr.w	r3, r2, r3
 8002126:	4a09      	ldr	r2, [pc, #36]	; (800214c <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <HAL_RCC_ClockConfig+0x1c8>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff f9ca 	bl	80014c8 <HAL_InitTick>

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40023c00 	.word	0x40023c00
 8002144:	40023800 	.word	0x40023800
 8002148:	08006534 	.word	0x08006534
 800214c:	20000000 	.word	0x20000000
 8002150:	20000004 	.word	0x20000004

08002154 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002154:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002158:	b094      	sub	sp, #80	; 0x50
 800215a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800215c:	2300      	movs	r3, #0
 800215e:	647b      	str	r3, [r7, #68]	; 0x44
 8002160:	2300      	movs	r3, #0
 8002162:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002164:	2300      	movs	r3, #0
 8002166:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002168:	2300      	movs	r3, #0
 800216a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800216c:	4b79      	ldr	r3, [pc, #484]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f003 030c 	and.w	r3, r3, #12
 8002174:	2b08      	cmp	r3, #8
 8002176:	d00d      	beq.n	8002194 <HAL_RCC_GetSysClockFreq+0x40>
 8002178:	2b08      	cmp	r3, #8
 800217a:	f200 80e1 	bhi.w	8002340 <HAL_RCC_GetSysClockFreq+0x1ec>
 800217e:	2b00      	cmp	r3, #0
 8002180:	d002      	beq.n	8002188 <HAL_RCC_GetSysClockFreq+0x34>
 8002182:	2b04      	cmp	r3, #4
 8002184:	d003      	beq.n	800218e <HAL_RCC_GetSysClockFreq+0x3a>
 8002186:	e0db      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002188:	4b73      	ldr	r3, [pc, #460]	; (8002358 <HAL_RCC_GetSysClockFreq+0x204>)
 800218a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800218c:	e0db      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800218e:	4b73      	ldr	r3, [pc, #460]	; (800235c <HAL_RCC_GetSysClockFreq+0x208>)
 8002190:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002192:	e0d8      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002194:	4b6f      	ldr	r3, [pc, #444]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800219c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800219e:	4b6d      	ldr	r3, [pc, #436]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d063      	beq.n	8002272 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021aa:	4b6a      	ldr	r3, [pc, #424]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	099b      	lsrs	r3, r3, #6
 80021b0:	2200      	movs	r2, #0
 80021b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80021b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80021b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021bc:	633b      	str	r3, [r7, #48]	; 0x30
 80021be:	2300      	movs	r3, #0
 80021c0:	637b      	str	r3, [r7, #52]	; 0x34
 80021c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80021c6:	4622      	mov	r2, r4
 80021c8:	462b      	mov	r3, r5
 80021ca:	f04f 0000 	mov.w	r0, #0
 80021ce:	f04f 0100 	mov.w	r1, #0
 80021d2:	0159      	lsls	r1, r3, #5
 80021d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80021d8:	0150      	lsls	r0, r2, #5
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4621      	mov	r1, r4
 80021e0:	1a51      	subs	r1, r2, r1
 80021e2:	6139      	str	r1, [r7, #16]
 80021e4:	4629      	mov	r1, r5
 80021e6:	eb63 0301 	sbc.w	r3, r3, r1
 80021ea:	617b      	str	r3, [r7, #20]
 80021ec:	f04f 0200 	mov.w	r2, #0
 80021f0:	f04f 0300 	mov.w	r3, #0
 80021f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021f8:	4659      	mov	r1, fp
 80021fa:	018b      	lsls	r3, r1, #6
 80021fc:	4651      	mov	r1, sl
 80021fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002202:	4651      	mov	r1, sl
 8002204:	018a      	lsls	r2, r1, #6
 8002206:	4651      	mov	r1, sl
 8002208:	ebb2 0801 	subs.w	r8, r2, r1
 800220c:	4659      	mov	r1, fp
 800220e:	eb63 0901 	sbc.w	r9, r3, r1
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800221e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002222:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002226:	4690      	mov	r8, r2
 8002228:	4699      	mov	r9, r3
 800222a:	4623      	mov	r3, r4
 800222c:	eb18 0303 	adds.w	r3, r8, r3
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	462b      	mov	r3, r5
 8002234:	eb49 0303 	adc.w	r3, r9, r3
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	f04f 0200 	mov.w	r2, #0
 800223e:	f04f 0300 	mov.w	r3, #0
 8002242:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002246:	4629      	mov	r1, r5
 8002248:	024b      	lsls	r3, r1, #9
 800224a:	4621      	mov	r1, r4
 800224c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002250:	4621      	mov	r1, r4
 8002252:	024a      	lsls	r2, r1, #9
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800225a:	2200      	movs	r2, #0
 800225c:	62bb      	str	r3, [r7, #40]	; 0x28
 800225e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002260:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002264:	f7fe f94c 	bl	8000500 <__aeabi_uldivmod>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4613      	mov	r3, r2
 800226e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002270:	e058      	b.n	8002324 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002272:	4b38      	ldr	r3, [pc, #224]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	099b      	lsrs	r3, r3, #6
 8002278:	2200      	movs	r2, #0
 800227a:	4618      	mov	r0, r3
 800227c:	4611      	mov	r1, r2
 800227e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002282:	623b      	str	r3, [r7, #32]
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
 8002288:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800228c:	4642      	mov	r2, r8
 800228e:	464b      	mov	r3, r9
 8002290:	f04f 0000 	mov.w	r0, #0
 8002294:	f04f 0100 	mov.w	r1, #0
 8002298:	0159      	lsls	r1, r3, #5
 800229a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800229e:	0150      	lsls	r0, r2, #5
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4641      	mov	r1, r8
 80022a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80022aa:	4649      	mov	r1, r9
 80022ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80022b0:	f04f 0200 	mov.w	r2, #0
 80022b4:	f04f 0300 	mov.w	r3, #0
 80022b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80022bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80022c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80022c4:	ebb2 040a 	subs.w	r4, r2, sl
 80022c8:	eb63 050b 	sbc.w	r5, r3, fp
 80022cc:	f04f 0200 	mov.w	r2, #0
 80022d0:	f04f 0300 	mov.w	r3, #0
 80022d4:	00eb      	lsls	r3, r5, #3
 80022d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022da:	00e2      	lsls	r2, r4, #3
 80022dc:	4614      	mov	r4, r2
 80022de:	461d      	mov	r5, r3
 80022e0:	4643      	mov	r3, r8
 80022e2:	18e3      	adds	r3, r4, r3
 80022e4:	603b      	str	r3, [r7, #0]
 80022e6:	464b      	mov	r3, r9
 80022e8:	eb45 0303 	adc.w	r3, r5, r3
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022fa:	4629      	mov	r1, r5
 80022fc:	028b      	lsls	r3, r1, #10
 80022fe:	4621      	mov	r1, r4
 8002300:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002304:	4621      	mov	r1, r4
 8002306:	028a      	lsls	r2, r1, #10
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800230e:	2200      	movs	r2, #0
 8002310:	61bb      	str	r3, [r7, #24]
 8002312:	61fa      	str	r2, [r7, #28]
 8002314:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002318:	f7fe f8f2 	bl	8000500 <__aeabi_uldivmod>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4613      	mov	r3, r2
 8002322:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002324:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <HAL_RCC_GetSysClockFreq+0x200>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	0c1b      	lsrs	r3, r3, #16
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	3301      	adds	r3, #1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002334:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002338:	fbb2 f3f3 	udiv	r3, r2, r3
 800233c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800233e:	e002      	b.n	8002346 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_RCC_GetSysClockFreq+0x204>)
 8002342:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002348:	4618      	mov	r0, r3
 800234a:	3750      	adds	r7, #80	; 0x50
 800234c:	46bd      	mov	sp, r7
 800234e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800
 8002358:	00f42400 	.word	0x00f42400
 800235c:	007a1200 	.word	0x007a1200

08002360 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002364:	4b03      	ldr	r3, [pc, #12]	; (8002374 <HAL_RCC_GetHCLKFreq+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000000 	.word	0x20000000

08002378 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800237c:	f7ff fff0 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b05      	ldr	r3, [pc, #20]	; (8002398 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	0a9b      	lsrs	r3, r3, #10
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	4903      	ldr	r1, [pc, #12]	; (800239c <HAL_RCC_GetPCLK1Freq+0x24>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002394:	4618      	mov	r0, r3
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40023800 	.word	0x40023800
 800239c:	08006544 	.word	0x08006544

080023a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023a4:	f7ff ffdc 	bl	8002360 <HAL_RCC_GetHCLKFreq>
 80023a8:	4602      	mov	r2, r0
 80023aa:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	0b5b      	lsrs	r3, r3, #13
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	4903      	ldr	r1, [pc, #12]	; (80023c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023b6:	5ccb      	ldrb	r3, [r1, r3]
 80023b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023bc:	4618      	mov	r0, r3
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	40023800 	.word	0x40023800
 80023c4:	08006544 	.word	0x08006544

080023c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e03f      	b.n	800245a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d106      	bne.n	80023f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7fe fd86 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2224      	movs	r2, #36	; 0x24
 80023f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800240a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 f929 	bl	8002664 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	691a      	ldr	r2, [r3, #16]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002420:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695a      	ldr	r2, [r3, #20]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002430:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68da      	ldr	r2, [r3, #12]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002440:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2220      	movs	r2, #32
 8002454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b08a      	sub	sp, #40	; 0x28
 8002466:	af02      	add	r7, sp, #8
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b20      	cmp	r3, #32
 8002480:	d17c      	bne.n	800257c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d002      	beq.n	800248e <HAL_UART_Transmit+0x2c>
 8002488:	88fb      	ldrh	r3, [r7, #6]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e075      	b.n	800257e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002498:	2b01      	cmp	r3, #1
 800249a:	d101      	bne.n	80024a0 <HAL_UART_Transmit+0x3e>
 800249c:	2302      	movs	r3, #2
 800249e:	e06e      	b.n	800257e <HAL_UART_Transmit+0x11c>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	2221      	movs	r2, #33	; 0x21
 80024b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024b6:	f7ff f837 	bl	8001528 <HAL_GetTick>
 80024ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	88fa      	ldrh	r2, [r7, #6]
 80024c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	88fa      	ldrh	r2, [r7, #6]
 80024c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024d0:	d108      	bne.n	80024e4 <HAL_UART_Transmit+0x82>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d104      	bne.n	80024e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	61bb      	str	r3, [r7, #24]
 80024e2:	e003      	b.n	80024ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80024f4:	e02a      	b.n	800254c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	2200      	movs	r2, #0
 80024fe:	2180      	movs	r1, #128	; 0x80
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 f840 	bl	8002586 <UART_WaitOnFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e036      	b.n	800257e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10b      	bne.n	800252e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	461a      	mov	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002524:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	3302      	adds	r3, #2
 800252a:	61bb      	str	r3, [r7, #24]
 800252c:	e007      	b.n	800253e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	781a      	ldrb	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	3301      	adds	r3, #1
 800253c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002550:	b29b      	uxth	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1cf      	bne.n	80024f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2200      	movs	r2, #0
 800255e:	2140      	movs	r1, #64	; 0x40
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f000 f810 	bl	8002586 <UART_WaitOnFlagUntilTimeout>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e006      	b.n	800257e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002578:	2300      	movs	r3, #0
 800257a:	e000      	b.n	800257e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800257c:	2302      	movs	r3, #2
  }
}
 800257e:	4618      	mov	r0, r3
 8002580:	3720      	adds	r7, #32
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b090      	sub	sp, #64	; 0x40
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	4613      	mov	r3, r2
 8002594:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002596:	e050      	b.n	800263a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002598:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800259a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800259e:	d04c      	beq.n	800263a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d007      	beq.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80025a6:	f7fe ffbf 	bl	8001528 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d241      	bcs.n	800263a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	330c      	adds	r3, #12
 80025bc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	e853 3f00 	ldrex	r3, [r3]
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	330c      	adds	r3, #12
 80025d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025d6:	637a      	str	r2, [r7, #52]	; 0x34
 80025d8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025de:	e841 2300 	strex	r3, r2, [r1]
 80025e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80025e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d1e5      	bne.n	80025b6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	3314      	adds	r3, #20
 80025f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	e853 3f00 	ldrex	r3, [r3]
 80025f8:	613b      	str	r3, [r7, #16]
   return(result);
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	f023 0301 	bic.w	r3, r3, #1
 8002600:	63bb      	str	r3, [r7, #56]	; 0x38
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	3314      	adds	r3, #20
 8002608:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800260a:	623a      	str	r2, [r7, #32]
 800260c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800260e:	69f9      	ldr	r1, [r7, #28]
 8002610:	6a3a      	ldr	r2, [r7, #32]
 8002612:	e841 2300 	strex	r3, r2, [r1]
 8002616:	61bb      	str	r3, [r7, #24]
   return(result);
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d1e5      	bne.n	80025ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2220      	movs	r2, #32
 8002622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002636:	2303      	movs	r3, #3
 8002638:	e00f      	b.n	800265a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	4013      	ands	r3, r2
 8002644:	68ba      	ldr	r2, [r7, #8]
 8002646:	429a      	cmp	r2, r3
 8002648:	bf0c      	ite	eq
 800264a:	2301      	moveq	r3, #1
 800264c:	2300      	movne	r3, #0
 800264e:	b2db      	uxtb	r3, r3
 8002650:	461a      	mov	r2, r3
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	429a      	cmp	r2, r3
 8002656:	d09f      	beq.n	8002598 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3740      	adds	r7, #64	; 0x40
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002668:	b0c0      	sub	sp, #256	; 0x100
 800266a:	af00      	add	r7, sp, #0
 800266c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800267c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002680:	68d9      	ldr	r1, [r3, #12]
 8002682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	ea40 0301 	orr.w	r3, r0, r1
 800268c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	431a      	orrs	r2, r3
 800269c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	431a      	orrs	r2, r3
 80026a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80026bc:	f021 010c 	bic.w	r1, r1, #12
 80026c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80026ca:	430b      	orrs	r3, r1
 80026cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80026da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026de:	6999      	ldr	r1, [r3, #24]
 80026e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	ea40 0301 	orr.w	r3, r0, r1
 80026ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4b8f      	ldr	r3, [pc, #572]	; (8002930 <UART_SetConfig+0x2cc>)
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d005      	beq.n	8002704 <UART_SetConfig+0xa0>
 80026f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	4b8d      	ldr	r3, [pc, #564]	; (8002934 <UART_SetConfig+0x2d0>)
 8002700:	429a      	cmp	r2, r3
 8002702:	d104      	bne.n	800270e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002704:	f7ff fe4c 	bl	80023a0 <HAL_RCC_GetPCLK2Freq>
 8002708:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800270c:	e003      	b.n	8002716 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800270e:	f7ff fe33 	bl	8002378 <HAL_RCC_GetPCLK1Freq>
 8002712:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002716:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002720:	f040 810c 	bne.w	800293c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002724:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002728:	2200      	movs	r2, #0
 800272a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800272e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002732:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002736:	4622      	mov	r2, r4
 8002738:	462b      	mov	r3, r5
 800273a:	1891      	adds	r1, r2, r2
 800273c:	65b9      	str	r1, [r7, #88]	; 0x58
 800273e:	415b      	adcs	r3, r3
 8002740:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002742:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002746:	4621      	mov	r1, r4
 8002748:	eb12 0801 	adds.w	r8, r2, r1
 800274c:	4629      	mov	r1, r5
 800274e:	eb43 0901 	adc.w	r9, r3, r1
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800275e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002762:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002766:	4690      	mov	r8, r2
 8002768:	4699      	mov	r9, r3
 800276a:	4623      	mov	r3, r4
 800276c:	eb18 0303 	adds.w	r3, r8, r3
 8002770:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002774:	462b      	mov	r3, r5
 8002776:	eb49 0303 	adc.w	r3, r9, r3
 800277a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800277e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800278a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800278e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002792:	460b      	mov	r3, r1
 8002794:	18db      	adds	r3, r3, r3
 8002796:	653b      	str	r3, [r7, #80]	; 0x50
 8002798:	4613      	mov	r3, r2
 800279a:	eb42 0303 	adc.w	r3, r2, r3
 800279e:	657b      	str	r3, [r7, #84]	; 0x54
 80027a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80027a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80027a8:	f7fd feaa 	bl	8000500 <__aeabi_uldivmod>
 80027ac:	4602      	mov	r2, r0
 80027ae:	460b      	mov	r3, r1
 80027b0:	4b61      	ldr	r3, [pc, #388]	; (8002938 <UART_SetConfig+0x2d4>)
 80027b2:	fba3 2302 	umull	r2, r3, r3, r2
 80027b6:	095b      	lsrs	r3, r3, #5
 80027b8:	011c      	lsls	r4, r3, #4
 80027ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027be:	2200      	movs	r2, #0
 80027c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80027c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80027c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80027cc:	4642      	mov	r2, r8
 80027ce:	464b      	mov	r3, r9
 80027d0:	1891      	adds	r1, r2, r2
 80027d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80027d4:	415b      	adcs	r3, r3
 80027d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80027dc:	4641      	mov	r1, r8
 80027de:	eb12 0a01 	adds.w	sl, r2, r1
 80027e2:	4649      	mov	r1, r9
 80027e4:	eb43 0b01 	adc.w	fp, r3, r1
 80027e8:	f04f 0200 	mov.w	r2, #0
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80027f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027fc:	4692      	mov	sl, r2
 80027fe:	469b      	mov	fp, r3
 8002800:	4643      	mov	r3, r8
 8002802:	eb1a 0303 	adds.w	r3, sl, r3
 8002806:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800280a:	464b      	mov	r3, r9
 800280c:	eb4b 0303 	adc.w	r3, fp, r3
 8002810:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002820:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002824:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002828:	460b      	mov	r3, r1
 800282a:	18db      	adds	r3, r3, r3
 800282c:	643b      	str	r3, [r7, #64]	; 0x40
 800282e:	4613      	mov	r3, r2
 8002830:	eb42 0303 	adc.w	r3, r2, r3
 8002834:	647b      	str	r3, [r7, #68]	; 0x44
 8002836:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800283a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800283e:	f7fd fe5f 	bl	8000500 <__aeabi_uldivmod>
 8002842:	4602      	mov	r2, r0
 8002844:	460b      	mov	r3, r1
 8002846:	4611      	mov	r1, r2
 8002848:	4b3b      	ldr	r3, [pc, #236]	; (8002938 <UART_SetConfig+0x2d4>)
 800284a:	fba3 2301 	umull	r2, r3, r3, r1
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	2264      	movs	r2, #100	; 0x64
 8002852:	fb02 f303 	mul.w	r3, r2, r3
 8002856:	1acb      	subs	r3, r1, r3
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800285e:	4b36      	ldr	r3, [pc, #216]	; (8002938 <UART_SetConfig+0x2d4>)
 8002860:	fba3 2302 	umull	r2, r3, r3, r2
 8002864:	095b      	lsrs	r3, r3, #5
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800286c:	441c      	add	r4, r3
 800286e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002872:	2200      	movs	r2, #0
 8002874:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002878:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800287c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002880:	4642      	mov	r2, r8
 8002882:	464b      	mov	r3, r9
 8002884:	1891      	adds	r1, r2, r2
 8002886:	63b9      	str	r1, [r7, #56]	; 0x38
 8002888:	415b      	adcs	r3, r3
 800288a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800288c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002890:	4641      	mov	r1, r8
 8002892:	1851      	adds	r1, r2, r1
 8002894:	6339      	str	r1, [r7, #48]	; 0x30
 8002896:	4649      	mov	r1, r9
 8002898:	414b      	adcs	r3, r1
 800289a:	637b      	str	r3, [r7, #52]	; 0x34
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	f04f 0300 	mov.w	r3, #0
 80028a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80028a8:	4659      	mov	r1, fp
 80028aa:	00cb      	lsls	r3, r1, #3
 80028ac:	4651      	mov	r1, sl
 80028ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028b2:	4651      	mov	r1, sl
 80028b4:	00ca      	lsls	r2, r1, #3
 80028b6:	4610      	mov	r0, r2
 80028b8:	4619      	mov	r1, r3
 80028ba:	4603      	mov	r3, r0
 80028bc:	4642      	mov	r2, r8
 80028be:	189b      	adds	r3, r3, r2
 80028c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028c4:	464b      	mov	r3, r9
 80028c6:	460a      	mov	r2, r1
 80028c8:	eb42 0303 	adc.w	r3, r2, r3
 80028cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80028d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80028dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80028e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80028e4:	460b      	mov	r3, r1
 80028e6:	18db      	adds	r3, r3, r3
 80028e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80028ea:	4613      	mov	r3, r2
 80028ec:	eb42 0303 	adc.w	r3, r2, r3
 80028f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80028fa:	f7fd fe01 	bl	8000500 <__aeabi_uldivmod>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <UART_SetConfig+0x2d4>)
 8002904:	fba3 1302 	umull	r1, r3, r3, r2
 8002908:	095b      	lsrs	r3, r3, #5
 800290a:	2164      	movs	r1, #100	; 0x64
 800290c:	fb01 f303 	mul.w	r3, r1, r3
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	3332      	adds	r3, #50	; 0x32
 8002916:	4a08      	ldr	r2, [pc, #32]	; (8002938 <UART_SetConfig+0x2d4>)
 8002918:	fba2 2303 	umull	r2, r3, r2, r3
 800291c:	095b      	lsrs	r3, r3, #5
 800291e:	f003 0207 	and.w	r2, r3, #7
 8002922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4422      	add	r2, r4
 800292a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800292c:	e105      	b.n	8002b3a <UART_SetConfig+0x4d6>
 800292e:	bf00      	nop
 8002930:	40011000 	.word	0x40011000
 8002934:	40011400 	.word	0x40011400
 8002938:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800293c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002940:	2200      	movs	r2, #0
 8002942:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002946:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800294a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800294e:	4642      	mov	r2, r8
 8002950:	464b      	mov	r3, r9
 8002952:	1891      	adds	r1, r2, r2
 8002954:	6239      	str	r1, [r7, #32]
 8002956:	415b      	adcs	r3, r3
 8002958:	627b      	str	r3, [r7, #36]	; 0x24
 800295a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800295e:	4641      	mov	r1, r8
 8002960:	1854      	adds	r4, r2, r1
 8002962:	4649      	mov	r1, r9
 8002964:	eb43 0501 	adc.w	r5, r3, r1
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	00eb      	lsls	r3, r5, #3
 8002972:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002976:	00e2      	lsls	r2, r4, #3
 8002978:	4614      	mov	r4, r2
 800297a:	461d      	mov	r5, r3
 800297c:	4643      	mov	r3, r8
 800297e:	18e3      	adds	r3, r4, r3
 8002980:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002984:	464b      	mov	r3, r9
 8002986:	eb45 0303 	adc.w	r3, r5, r3
 800298a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800298e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800299a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800299e:	f04f 0200 	mov.w	r2, #0
 80029a2:	f04f 0300 	mov.w	r3, #0
 80029a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80029aa:	4629      	mov	r1, r5
 80029ac:	008b      	lsls	r3, r1, #2
 80029ae:	4621      	mov	r1, r4
 80029b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029b4:	4621      	mov	r1, r4
 80029b6:	008a      	lsls	r2, r1, #2
 80029b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80029bc:	f7fd fda0 	bl	8000500 <__aeabi_uldivmod>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	4b60      	ldr	r3, [pc, #384]	; (8002b48 <UART_SetConfig+0x4e4>)
 80029c6:	fba3 2302 	umull	r2, r3, r3, r2
 80029ca:	095b      	lsrs	r3, r3, #5
 80029cc:	011c      	lsls	r4, r3, #4
 80029ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029d2:	2200      	movs	r2, #0
 80029d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80029d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80029dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80029e0:	4642      	mov	r2, r8
 80029e2:	464b      	mov	r3, r9
 80029e4:	1891      	adds	r1, r2, r2
 80029e6:	61b9      	str	r1, [r7, #24]
 80029e8:	415b      	adcs	r3, r3
 80029ea:	61fb      	str	r3, [r7, #28]
 80029ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029f0:	4641      	mov	r1, r8
 80029f2:	1851      	adds	r1, r2, r1
 80029f4:	6139      	str	r1, [r7, #16]
 80029f6:	4649      	mov	r1, r9
 80029f8:	414b      	adcs	r3, r1
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	f04f 0200 	mov.w	r2, #0
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a08:	4659      	mov	r1, fp
 8002a0a:	00cb      	lsls	r3, r1, #3
 8002a0c:	4651      	mov	r1, sl
 8002a0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a12:	4651      	mov	r1, sl
 8002a14:	00ca      	lsls	r2, r1, #3
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	189b      	adds	r3, r3, r2
 8002a20:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a24:	464b      	mov	r3, r9
 8002a26:	460a      	mov	r2, r1
 8002a28:	eb42 0303 	adc.w	r3, r2, r3
 8002a2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	67bb      	str	r3, [r7, #120]	; 0x78
 8002a3a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002a48:	4649      	mov	r1, r9
 8002a4a:	008b      	lsls	r3, r1, #2
 8002a4c:	4641      	mov	r1, r8
 8002a4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a52:	4641      	mov	r1, r8
 8002a54:	008a      	lsls	r2, r1, #2
 8002a56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a5a:	f7fd fd51 	bl	8000500 <__aeabi_uldivmod>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4b39      	ldr	r3, [pc, #228]	; (8002b48 <UART_SetConfig+0x4e4>)
 8002a64:	fba3 1302 	umull	r1, r3, r3, r2
 8002a68:	095b      	lsrs	r3, r3, #5
 8002a6a:	2164      	movs	r1, #100	; 0x64
 8002a6c:	fb01 f303 	mul.w	r3, r1, r3
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	011b      	lsls	r3, r3, #4
 8002a74:	3332      	adds	r3, #50	; 0x32
 8002a76:	4a34      	ldr	r2, [pc, #208]	; (8002b48 <UART_SetConfig+0x4e4>)
 8002a78:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7c:	095b      	lsrs	r3, r3, #5
 8002a7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a82:	441c      	add	r4, r3
 8002a84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a88:	2200      	movs	r2, #0
 8002a8a:	673b      	str	r3, [r7, #112]	; 0x70
 8002a8c:	677a      	str	r2, [r7, #116]	; 0x74
 8002a8e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002a92:	4642      	mov	r2, r8
 8002a94:	464b      	mov	r3, r9
 8002a96:	1891      	adds	r1, r2, r2
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	415b      	adcs	r3, r3
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002aa2:	4641      	mov	r1, r8
 8002aa4:	1851      	adds	r1, r2, r1
 8002aa6:	6039      	str	r1, [r7, #0]
 8002aa8:	4649      	mov	r1, r9
 8002aaa:	414b      	adcs	r3, r1
 8002aac:	607b      	str	r3, [r7, #4]
 8002aae:	f04f 0200 	mov.w	r2, #0
 8002ab2:	f04f 0300 	mov.w	r3, #0
 8002ab6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002aba:	4659      	mov	r1, fp
 8002abc:	00cb      	lsls	r3, r1, #3
 8002abe:	4651      	mov	r1, sl
 8002ac0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ac4:	4651      	mov	r1, sl
 8002ac6:	00ca      	lsls	r2, r1, #3
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	4603      	mov	r3, r0
 8002ace:	4642      	mov	r2, r8
 8002ad0:	189b      	adds	r3, r3, r2
 8002ad2:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ad4:	464b      	mov	r3, r9
 8002ad6:	460a      	mov	r2, r1
 8002ad8:	eb42 0303 	adc.w	r3, r2, r3
 8002adc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ade:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	663b      	str	r3, [r7, #96]	; 0x60
 8002ae8:	667a      	str	r2, [r7, #100]	; 0x64
 8002aea:	f04f 0200 	mov.w	r2, #0
 8002aee:	f04f 0300 	mov.w	r3, #0
 8002af2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002af6:	4649      	mov	r1, r9
 8002af8:	008b      	lsls	r3, r1, #2
 8002afa:	4641      	mov	r1, r8
 8002afc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b00:	4641      	mov	r1, r8
 8002b02:	008a      	lsls	r2, r1, #2
 8002b04:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002b08:	f7fd fcfa 	bl	8000500 <__aeabi_uldivmod>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <UART_SetConfig+0x4e4>)
 8002b12:	fba3 1302 	umull	r1, r3, r3, r2
 8002b16:	095b      	lsrs	r3, r3, #5
 8002b18:	2164      	movs	r1, #100	; 0x64
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	011b      	lsls	r3, r3, #4
 8002b22:	3332      	adds	r3, #50	; 0x32
 8002b24:	4a08      	ldr	r2, [pc, #32]	; (8002b48 <UART_SetConfig+0x4e4>)
 8002b26:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2a:	095b      	lsrs	r3, r3, #5
 8002b2c:	f003 020f 	and.w	r2, r3, #15
 8002b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4422      	add	r2, r4
 8002b38:	609a      	str	r2, [r3, #8]
}
 8002b3a:	bf00      	nop
 8002b3c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b40:	46bd      	mov	sp, r7
 8002b42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b46:	bf00      	nop
 8002b48:	51eb851f 	.word	0x51eb851f

08002b4c <MemAlloc>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static uint8_t *MemAlloc(uint32_t mem_size, uint8_t pool_type)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	70fb      	strb	r3, [r7, #3]
  /* The output pointer to the allocated memory or NULL in case of error */
  uint8_t *mem_ptr;
  /* Allocated memory size */
  uint32_t allocated_mem_size = mem_size;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	617b      	str	r3, [r7, #20]
  /* Pointer to the BytePool to be used for memory allocation */
  TX_BYTE_POOL *byte_pool;

  /* Check if the memory size is invalid or the BytePool type is wrong */
  if ((mem_size == 0) || (pool_type > RTOS2_BYTE_POOL_HEAP_TYPE))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <MemAlloc+0x1c>
 8002b62:	78fb      	ldrb	r3, [r7, #3]
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d902      	bls.n	8002b6e <MemAlloc+0x22>
  {
    /* Return NULL in case of error */
    mem_ptr = NULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	e018      	b.n	8002ba0 <MemAlloc+0x54>
  }
  else
  {
    /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
    if (allocated_mem_size < TX_BYTE_POOL_MIN)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	2b63      	cmp	r3, #99	; 0x63
 8002b72:	d801      	bhi.n	8002b78 <MemAlloc+0x2c>
    {
      /* We should at least allocate TX_BYTE_POOL_MIN */
      allocated_mem_size = TX_BYTE_POOL_MIN;
 8002b74:	2364      	movs	r3, #100	; 0x64
 8002b76:	617b      	str	r3, [r7, #20]
    }

    /* Assign the BytePool to be used (StackBytePool or HeapBytePool) */
    if (pool_type == RTOS2_BYTE_POOL_STACK_TYPE)
 8002b78:	78fb      	ldrb	r3, [r7, #3]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d102      	bne.n	8002b84 <MemAlloc+0x38>
    {
      /* Point to the Stack BytePool */
      byte_pool = &StackBytePool;
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <MemAlloc+0x60>)
 8002b80:	613b      	str	r3, [r7, #16]
 8002b82:	e001      	b.n	8002b88 <MemAlloc+0x3c>
    }
    else
    {
      /* Point to the Heap BytePool */
      byte_pool = &HeapBytePool;
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <MemAlloc+0x64>)
 8002b86:	613b      	str	r3, [r7, #16]
    }

    /* Allocate the mem_ptr */
    if (tx_byte_allocate(byte_pool, (void **) &mem_ptr, allocated_mem_size, TX_NO_WAIT) != TX_SUCCESS)
 8002b88:	f107 010c 	add.w	r1, r7, #12
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	6938      	ldr	r0, [r7, #16]
 8002b92:	f001 fef7 	bl	8004984 <_txe_byte_allocate>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <MemAlloc+0x54>
    {
      /* Return NULL in case of error */
      mem_ptr = NULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (mem_ptr);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20000588 	.word	0x20000588
 8002bb0:	20000554 	.word	0x20000554

08002bb4 <MemFree>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static osStatus_t MemFree(VOID *memory_ptr)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* The output status code that indicates the execution status */
  osStatus_t status = osOK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Check if the memory_ptr is invalid */
  if (memory_ptr == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d103      	bne.n	8002bce <MemFree+0x1a>
  {
    /* Return osError in case of error */
    status = osError;
 8002bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	e008      	b.n	8002be0 <MemFree+0x2c>
  }
  else
  {
    /* Free the allocated memory_ptr */
    if (tx_byte_release(memory_ptr) != TX_SUCCESS)
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f001 ffec 	bl	8004bac <_txe_byte_release>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d002      	beq.n	8002be0 <MemFree+0x2c>
    {
      /* Return osError in case of error */
      status = osError;
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	60fb      	str	r3, [r7, #12]
    }
  }

  return (status);
 8002be0:	68fb      	ldr	r3, [r7, #12]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
	...

08002bec <MemInit>:
  *         RTOS2_BYTE_POOL_STACK_SIZE and RTOS2_BYTE_POOL_HEAP_SIZE flags.
  * @param  none.
  * @retval status code that indicates the execution status of the function.
  */
static osStatus_t MemInit(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af02      	add	r7, sp, #8
  /* Allocated memory size */
  uint32_t bytepool_size = RTOS2_BYTE_POOL_STACK_SIZE;
 8002bf2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002bf6:	60fb      	str	r3, [r7, #12]
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION  
  /* Unused memory address */
  CHAR *unused_memory = NULL;
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION
    CHAR *unused_memory_Stack = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	60bb      	str	r3, [r7, #8]
    CHAR *unused_memory_Heap = NULL;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	607b      	str	r3, [r7, #4]
  #endif
#endif  

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b63      	cmp	r3, #99	; 0x63
 8002c04:	d801      	bhi.n	8002c0a <MemInit+0x1e>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002c06:	2364      	movs	r3, #100	; 0x64
 8002c08:	60fb      	str	r3, [r7, #12]
  unused_memory = (CHAR *)_tx_initialize_unused_memory;  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION  
  static CHAR freememStack[RTOS2_BYTE_POOL_STACK_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  static CHAR freememHeap[RTOS2_BYTE_POOL_HEAP_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  unused_memory_Stack = (CHAR *)freememStack;
 8002c0a:	4b18      	ldr	r3, [pc, #96]	; (8002c6c <MemInit+0x80>)
 8002c0c:	60bb      	str	r3, [r7, #8]
  unused_memory_Heap = (CHAR *)freememHeap;
 8002c0e:	4b18      	ldr	r3, [pc, #96]	; (8002c70 <MemInit+0x84>)
 8002c10:	607b      	str	r3, [r7, #4]
  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION 
  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&StackBytePool, "Byte Pool Stack", unused_memory_Stack,
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c18:	2234      	movs	r2, #52	; 0x34
 8002c1a:	9200      	str	r2, [sp, #0]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	4915      	ldr	r1, [pc, #84]	; (8002c74 <MemInit+0x88>)
 8002c20:	4815      	ldr	r0, [pc, #84]	; (8002c78 <MemInit+0x8c>)
 8002c22:	f001 ff23 	bl	8004a6c <_txe_byte_pool_create>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d002      	beq.n	8002c32 <MemInit+0x46>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c30:	e018      	b.n	8002c64 <MemInit+0x78>
  }
  /* Set bytepool_size to the user configured Heap size */
  bytepool_size = RTOS2_BYTE_POOL_HEAP_SIZE;
 8002c32:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002c36:	60fb      	str	r3, [r7, #12]

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2b63      	cmp	r3, #99	; 0x63
 8002c3c:	d801      	bhi.n	8002c42 <MemInit+0x56>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002c3e:	2364      	movs	r3, #100	; 0x64
 8002c40:	60fb      	str	r3, [r7, #12]
  }

  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&HeapBytePool, "Byte Pool Heap", unused_memory_Heap,
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c48:	2234      	movs	r2, #52	; 0x34
 8002c4a:	9200      	str	r2, [sp, #0]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	490b      	ldr	r1, [pc, #44]	; (8002c7c <MemInit+0x90>)
 8002c50:	480b      	ldr	r0, [pc, #44]	; (8002c80 <MemInit+0x94>)
 8002c52:	f001 ff0b 	bl	8004a6c <_txe_byte_pool_create>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <MemInit+0x76>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c60:	e000      	b.n	8002c64 <MemInit+0x78>
  }
  #endif
#endif  
  return (osOK);
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	200005bc 	.word	0x200005bc
 8002c70:	200042bc 	.word	0x200042bc
 8002c74:	080064ec 	.word	0x080064ec
 8002c78:	20000588 	.word	0x20000588
 8002c7c:	080064fc 	.word	0x080064fc
 8002c80:	20000554 	.word	0x20000554

08002c84 <osKernelInitialize>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelInitialize(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c8a:	f3ef 8305 	mrs	r3, IPSR
 8002c8e:	603b      	str	r3, [r7, #0]
  return(result);
 8002c90:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <osKernelInitialize+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002c96:	f06f 0305 	mvn.w	r3, #5
 8002c9a:	607b      	str	r3, [r7, #4]
 8002c9c:	e017      	b.n	8002cce <osKernelInitialize+0x4a>
  }
  else
  {
    /* Check if the kernel state is osKernelInactive */
    if (KernelState == osKernelInactive)
 8002c9e:	4b0e      	ldr	r3, [pc, #56]	; (8002cd8 <osKernelInitialize+0x54>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d110      	bne.n	8002cc8 <osKernelInitialize+0x44>
    {
      /* Initialize the kernel */
      _tx_initialize_kernel_setup();
 8002ca6:	f000 fe23 	bl	80038f0 <_tx_initialize_kernel_setup>

      /* Initialize the Heap and stack memory BytePools */
      if (MemInit() == osOK)
 8002caa:	f7ff ff9f 	bl	8002bec <MemInit>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d105      	bne.n	8002cc0 <osKernelInitialize+0x3c>
      {
        /* Set the kernel state to osKernelReady */
        KernelState = osKernelReady;
 8002cb4:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <osKernelInitialize+0x54>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	601a      	str	r2, [r3, #0]

        /* Return osOK in case of success */
        status = osOK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	607b      	str	r3, [r7, #4]
 8002cbe:	e006      	b.n	8002cce <osKernelInitialize+0x4a>
      }
      else
      {
        /* Return osError in case of error */
        status = osError;
 8002cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc4:	607b      	str	r3, [r7, #4]
 8002cc6:	e002      	b.n	8002cce <osKernelInitialize+0x4a>
      }
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ccc:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002cce:	687b      	ldr	r3, [r7, #4]
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	20000550 	.word	0x20000550

08002cdc <osKernelStart>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelStart(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ce2:	f3ef 8305 	mrs	r3, IPSR
 8002ce6:	603b      	str	r3, [r7, #0]
  return(result);
 8002ce8:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <osKernelStart+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002cee:	f06f 0305 	mvn.w	r3, #5
 8002cf2:	607b      	str	r3, [r7, #4]
 8002cf4:	e00e      	b.n	8002d14 <osKernelStart+0x38>
  }
  else
  {
    /* Check if the kernel state is osKernelReady */
    if (KernelState == osKernelReady)
 8002cf6:	4b0a      	ldr	r3, [pc, #40]	; (8002d20 <osKernelStart+0x44>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d107      	bne.n	8002d0e <osKernelStart+0x32>
    {
      /* Set the kernel state to osKernelRunning */
      KernelState = osKernelRunning;
 8002cfe:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <osKernelStart+0x44>)
 8002d00:	2202      	movs	r2, #2
 8002d02:	601a      	str	r2, [r3, #0]

      /* Return osOK in case of success */
      status = osOK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	607b      	str	r3, [r7, #4]

      /* Start the Kernel */
      tx_kernel_enter();
 8002d08:	f000 fdc8 	bl	800389c <_tx_initialize_kernel_enter>
 8002d0c:	e002      	b.n	8002d14 <osKernelStart+0x38>
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d12:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002d14:	687b      	ldr	r3, [r7, #4]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	20000550 	.word	0x20000550

08002d24 <osDelay>:
  *         Routines.
  * @param  [in]  ticks time ticks value
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osDelay(uint32_t ticks)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d2c:	f3ef 8305 	mrs	r3, IPSR
 8002d30:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d32:	68bb      	ldr	r3, [r7, #8]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <osDelay+0x1c>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002d38:	f06f 0305 	mvn.w	r3, #5
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	e007      	b.n	8002d50 <osDelay+0x2c>
  }
  else
  {
    /* Return osOK in case of success */
    status = osOK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]

    /* Check that the input ticks != 0 */
    if (ticks != 0U)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <osDelay+0x2c>
    {
      /* Sleep the thread */
      tx_thread_sleep(ticks);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f000 ffcc 	bl	8003ce8 <_tx_thread_sleep>
    }
  }

  return (status);
 8002d50:	68fb      	ldr	r3, [r7, #12]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <osThreadNew>:
  *               start argument.
  *         [in]  attr  thread attributes; NULL: default values.
  * @retval thread ID for reference by other functions or NULL in case of error.
  */
osThreadId_t osThreadNew(osThreadFunc_t func, void *argument, const osThreadAttr_t *attr)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b094      	sub	sp, #80	; 0x50
 8002d5e:	af08      	add	r7, sp, #32
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = NULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Pointer to the thread name */
  CHAR *name_ptr = NULL;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  /* The thread control block size */
  ULONG cb_size;
  /* The thread priority */
  UINT priority;
  /* The thread entry input */
  ULONG entry_input = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d72:	f3ef 8305 	mrs	r3, IPSR
 8002d76:	613b      	str	r3, [r7, #16]
  return(result);
 8002d78:	693b      	ldr	r3, [r7, #16]

  /* Check if this API is called from Interrupt Service Routines
     or the thread_id is NULL */
  if (!IS_IRQ_MODE() && (func != NULL))
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f040 80da 	bne.w	8002f34 <osThreadNew+0x1da>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 80d6 	beq.w	8002f34 <osThreadNew+0x1da>
  {
    /* Initialize the name_ptr to NULL */
    name_ptr = NULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check if the attr is not NULL */
    if (attr != NULL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d06f      	beq.n	8002e72 <osThreadNew+0x118>
    {
      /* Check if the name_ptr is not NULL */
      if (attr->name != NULL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <osThreadNew+0x46>
      {
        /* Set the thread name_ptr */
        name_ptr = (CHAR *)attr->name;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Check the input priority value and attribute bits for osThreadJoinable
         parameter */
      if ((attr->priority < osPriorityIdle) || (attr->priority > osPriorityISR))
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	dd03      	ble.n	8002db0 <osThreadNew+0x56>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	2b38      	cmp	r3, #56	; 0x38
 8002dae:	dd01      	ble.n	8002db4 <osThreadNew+0x5a>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002db0:	2300      	movs	r3, #0
 8002db2:	e0c0      	b.n	8002f36 <osThreadNew+0x1dc>
      }
      else
      {
        /* Set the thread priority */
        priority = osPriorityISR - attr->priority;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8002dbc:	61bb      	str	r3, [r7, #24]
      }

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <osThreadNew+0x6e>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	617b      	str	r3, [r7, #20]
      }

      /* Check if the stack size is equal to 0 */
      if (attr->stack_size == 0U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d103      	bne.n	8002dd8 <osThreadNew+0x7e>
      {
        /* Set stack size to DEFAULT_THREAD_STACK_SIZE */
        stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002dd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002dd4:	623b      	str	r3, [r7, #32]
 8002dd6:	e009      	b.n	8002dec <osThreadNew+0x92>
      }
      else if (attr->stack_size < TX_BYTE_POOL_MIN)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	695b      	ldr	r3, [r3, #20]
 8002ddc:	2b63      	cmp	r3, #99	; 0x63
 8002dde:	d802      	bhi.n	8002de6 <osThreadNew+0x8c>
      {
        /* Set stack size to TX_BYTE_POOL_MIN */
        stack_size = TX_BYTE_POOL_MIN;
 8002de0:	2364      	movs	r3, #100	; 0x64
 8002de2:	623b      	str	r3, [r7, #32]
 8002de4:	e002      	b.n	8002dec <osThreadNew+0x92>
      }
      else
      {
        /* Set stack size to attr->stack_size */
        stack_size = (ULONG)attr->stack_size;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	623b      	str	r3, [r7, #32]
      }

      /* Check if the input stack pointer is NULL */
      if (attr->stack_mem == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d109      	bne.n	8002e08 <osThreadNew+0xae>
      {
        /* Allocate the stack for the thread to be created */
        stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002df4:	2101      	movs	r1, #1
 8002df6:	6a38      	ldr	r0, [r7, #32]
 8002df8:	f7ff fea8 	bl	8002b4c <MemAlloc>
 8002dfc:	6278      	str	r0, [r7, #36]	; 0x24
        if (stack_start == NULL)
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10d      	bne.n	8002e20 <osThreadNew+0xc6>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e04:	2300      	movs	r3, #0
 8002e06:	e096      	b.n	8002f36 <osThreadNew+0x1dc>
        }
      }
      else
      {
        if (attr->stack_size == 0U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <osThreadNew+0xba>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e10:	2300      	movs	r3, #0
 8002e12:	e090      	b.n	8002f36 <osThreadNew+0x1dc>
        }
        else
        {
          /* Set stack size to the input attr->stack_size */
          stack_size = (ULONG)attr->stack_size;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	623b      	str	r3, [r7, #32]
        }

        /* The stack shall point to the input stack memory address */
        stack_start = attr->stack_mem;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      /* Check if the control block size is equal to 0 */
      if (attr->cb_size == 0U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d102      	bne.n	8002e2e <osThreadNew+0xd4>
      {
        /* Set control block size to sizeof(TX_THREAD) */
        cb_size = sizeof(TX_THREAD);
 8002e28:	23b4      	movs	r3, #180	; 0xb4
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	e008      	b.n	8002e40 <osThreadNew+0xe6>
      }
      else if (attr->cb_size < sizeof(TX_THREAD))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	2bb3      	cmp	r3, #179	; 0xb3
 8002e34:	d801      	bhi.n	8002e3a <osThreadNew+0xe0>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002e36:	2300      	movs	r3, #0
 8002e38:	e07d      	b.n	8002f36 <osThreadNew+0x1dc>
      }
      else
      {
        /* Set stack size to attr->cb_size */
        cb_size = (ULONG)attr->cb_size;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	61fb      	str	r3, [r7, #28]
      }

      /* Check if the input control block pointer is NULL */
      if (attr->cb_mem == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d110      	bne.n	8002e6a <osThreadNew+0x110>
      {
        /* Allocate the thread_ptr structure for the thread to be created */
        thread_ptr = (TX_THREAD *)MemAlloc(cb_size, RTOS2_BYTE_POOL_HEAP_TYPE);
 8002e48:	2102      	movs	r1, #2
 8002e4a:	69f8      	ldr	r0, [r7, #28]
 8002e4c:	f7ff fe7e 	bl	8002b4c <MemAlloc>
 8002e50:	62f8      	str	r0, [r7, #44]	; 0x2c
        if (thread_ptr == NULL)
 8002e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d12f      	bne.n	8002eb8 <osThreadNew+0x15e>
        {
          /* Check if the memory for thread stack has been internally
             allocated */
          if (attr->stack_mem == NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691b      	ldr	r3, [r3, #16]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <osThreadNew+0x10c>
          {
            /* Free the already allocated memory for thread stack */
            MemFree(stack_start);
 8002e60:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e62:	f7ff fea7 	bl	8002bb4 <MemFree>
          }
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e66:	2300      	movs	r3, #0
 8002e68:	e065      	b.n	8002f36 <osThreadNew+0x1dc>
        }
      }
      else
      {
        /* The control block shall point to the input cb_mem memory address */
        thread_ptr = attr->cb_mem;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e70:	e022      	b.n	8002eb8 <osThreadNew+0x15e>
      }
    }
    else
    {
      /* Set the thread priority to default osPriorityNormal*/
      priority = osPriorityISR - osPriorityNormal;
 8002e72:	2320      	movs	r3, #32
 8002e74:	61bb      	str	r3, [r7, #24]

      /* Initialize the name_ptr to NULL */
      name_ptr = NULL;
 8002e76:	2300      	movs	r3, #0
 8002e78:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Initialize the stack_size to RTOS2_DEFAULT_THREAD_STACK_SIZE */
      stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e7e:	623b      	str	r3, [r7, #32]

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <osThreadNew+0x130>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	617b      	str	r3, [r7, #20]
      }

      /* Allocate the stack for the thread to be created */
      stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	6a38      	ldr	r0, [r7, #32]
 8002e8e:	f7ff fe5d 	bl	8002b4c <MemAlloc>
 8002e92:	6278      	str	r0, [r7, #36]	; 0x24
      if (stack_start == NULL)
 8002e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <osThreadNew+0x144>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e04b      	b.n	8002f36 <osThreadNew+0x1dc>
      }

      /* Allocate the thread_ptr structure for the thread to be created */
      thread_ptr = (TX_THREAD *)MemAlloc(sizeof(TX_THREAD), RTOS2_BYTE_POOL_HEAP_TYPE);
 8002e9e:	2102      	movs	r1, #2
 8002ea0:	20b4      	movs	r0, #180	; 0xb4
 8002ea2:	f7ff fe53 	bl	8002b4c <MemAlloc>
 8002ea6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if (thread_ptr == NULL)
 8002ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d104      	bne.n	8002eb8 <osThreadNew+0x15e>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002eae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002eb0:	f7ff fe80 	bl	8002bb4 <MemFree>

        /* Return NULL pointer in case of error */
        return (NULL);
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e03e      	b.n	8002f36 <osThreadNew+0x1dc>

    /* Call the tx_thread_create function to create the new thread.
       Note: By default the preempt_threshold shall be deactivated by setting
       its value to the priority or deactivated using
       TX_DISABLE_PREEMPTION_THRESHOLD */
    if (tx_thread_create(thread_ptr, name_ptr, (void(*)(ULONG))func, entry_input, stack_start, stack_size, priority,
 8002eb8:	23b4      	movs	r3, #180	; 0xb4
 8002eba:	9306      	str	r3, [sp, #24]
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	9305      	str	r3, [sp, #20]
 8002ec0:	2304      	movs	r3, #4
 8002ec2:	9304      	str	r3, [sp, #16]
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	9303      	str	r3, [sp, #12]
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	9302      	str	r3, [sp, #8]
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	9301      	str	r3, [sp, #4]
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002eda:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002edc:	f001 fea2 	bl	8004c24 <_txe_thread_create>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d016      	beq.n	8002f14 <osThreadNew+0x1ba>
                         priority, RTOS2_DEFAULT_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
    {
      /* Check if the memory for thread control block has been internally
         allocated */
      if ((attr->cb_mem == NULL) || (attr == NULL))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <osThreadNew+0x19a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d102      	bne.n	8002efa <osThreadNew+0x1a0>
      {
        /* Free the already allocated memory for thread control block */
        MemFree(thread_ptr);
 8002ef4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ef6:	f7ff fe5d 	bl	8002bb4 <MemFree>
      }

      /* Check if the memory for thread stack has been internally allocated */
      if ((attr->stack_mem == NULL) || (attr == NULL))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <osThreadNew+0x1ae>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d102      	bne.n	8002f0e <osThreadNew+0x1b4>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002f08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f0a:	f7ff fe53 	bl	8002bb4 <MemFree>
      }

      /* Return NULL pointer in case of error */
      thread_ptr = NULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f12:	e00f      	b.n	8002f34 <osThreadNew+0x1da>
    }
    else
    {
      /* Check if the thread shall be created joinable */
      if ((attr != NULL) && (attr->attr_bits == osThreadJoinable))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <osThreadNew+0x1d2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d104      	bne.n	8002f2c <osThreadNew+0x1d2>
      {
        /* Set the thread to Joinable state */
        thread_ptr->tx_thread_detached_joinable = osThreadJoinable;
 8002f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f24:	2201      	movs	r2, #1
 8002f26:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002f2a:	e003      	b.n	8002f34 <osThreadNew+0x1da>
      }
      else
      {
        /* Set the thread to Detached state */
        thread_ptr->tx_thread_detached_joinable = osThreadDetached;
 8002f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
  }

  return ((osThreadId_t)thread_ptr);
 8002f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3730      	adds	r7, #48	; 0x30
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <osThreadSuspend>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadSuspend(osThreadId_t thread_id)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f4c:	f3ef 8305 	mrs	r3, IPSR
 8002f50:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f52:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d003      	beq.n	8002f60 <osThreadSuspend+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002f58:	f06f 0305 	mvn.w	r3, #5
 8002f5c:	617b      	str	r3, [r7, #20]
 8002f5e:	e017      	b.n	8002f90 <osThreadSuspend+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d004      	beq.n	8002f70 <osThreadSuspend+0x30>
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a0c      	ldr	r2, [pc, #48]	; (8002f9c <osThreadSuspend+0x5c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d003      	beq.n	8002f78 <osThreadSuspend+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 8002f70:	f06f 0303 	mvn.w	r3, #3
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	e00b      	b.n	8002f90 <osThreadSuspend+0x50>
  }
  else
  {
    /* Call the tx_thread_suspend to suspends the specified application
      thread. A thread may call this service to suspend itself. */
    if (tx_thread_suspend(thread_ptr) == TX_SUCCESS)
 8002f78:	6938      	ldr	r0, [r7, #16]
 8002f7a:	f001 ff63 	bl	8004e44 <_txe_thread_suspend>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d102      	bne.n	8002f8a <osThreadSuspend+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	e002      	b.n	8002f90 <osThreadSuspend+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8002f8a:	f06f 0302 	mvn.w	r3, #2
 8002f8e:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 8002f90:	697b      	ldr	r3, [r7, #20]
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	54485244 	.word	0x54485244

08002fa0 <osThreadResume>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadResume(osThreadId_t thread_id)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002fac:	f3ef 8305 	mrs	r3, IPSR
 8002fb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <osThreadResume+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002fb8:	f06f 0305 	mvn.w	r3, #5
 8002fbc:	617b      	str	r3, [r7, #20]
 8002fbe:	e017      	b.n	8002ff0 <osThreadResume+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d004      	beq.n	8002fd0 <osThreadResume+0x30>
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a0c      	ldr	r2, [pc, #48]	; (8002ffc <osThreadResume+0x5c>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d003      	beq.n	8002fd8 <osThreadResume+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 8002fd0:	f06f 0303 	mvn.w	r3, #3
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	e00b      	b.n	8002ff0 <osThreadResume+0x50>
  {
    /* Call the tx_thread_resume to resumes or prepares for execution a thread
      that was previously suspended by a tx_thread_suspend call. In addition,
      this service resumes threads that were created without an automatic
      start. */
    if (tx_thread_resume(thread_ptr) == TX_SUCCESS)
 8002fd8:	6938      	ldr	r0, [r7, #16]
 8002fda:	f001 ff15 	bl	8004e08 <_txe_thread_resume>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d102      	bne.n	8002fea <osThreadResume+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
 8002fe8:	e002      	b.n	8002ff0 <osThreadResume+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8002fea:	f06f 0302 	mvn.w	r3, #2
 8002fee:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 8002ff0:	697b      	ldr	r3, [r7, #20]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	54485244 	.word	0x54485244

08003000 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b096      	sub	sp, #88	; 0x58
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
 800300c:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	3303      	adds	r3, #3
 8003012:	f023 0303 	bic.w	r3, r3, #3
 8003016:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003018:	f3ef 8310 	mrs	r3, PRIMASK
 800301c:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 800301e:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8003020:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8003022:	b672      	cpsid	i
#endif
    return(int_posture);
 8003024:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8003026:	657b      	str	r3, [r7, #84]	; 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003028:	4b55      	ldr	r3, [pc, #340]	; (8003180 <_tx_byte_allocate+0x180>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	64bb      	str	r3, [r7, #72]	; 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800302e:	2300      	movs	r3, #0
 8003030:	64fb      	str	r3, [r7, #76]	; 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003036:	621a      	str	r2, [r3, #32]
 8003038:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800303a:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	f383 8810 	msr	PRIMASK, r3
}
 8003042:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 f9b2 	bl	80033b0 <_tx_byte_pool_search>
 800304c:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800304e:	f3ef 8310 	mrs	r3, PRIMASK
 8003052:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8003054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8003056:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8003058:	b672      	cpsid	i
    return(int_posture);
 800305a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800305c:	657b      	str	r3, [r7, #84]	; 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800305e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003060:	2b00      	cmp	r3, #0
 8003062:	d002      	beq.n	800306a <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8003064:	2301      	movs	r3, #1
 8003066:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003068:	e006      	b.n	8003078 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003070:	429a      	cmp	r2, r3
 8003072:	d101      	bne.n	8003078 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8003074:	2301      	movs	r3, #1
 8003076:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8003078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0d9      	beq.n	8003032 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003082:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8003084:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003086:	2b00      	cmp	r3, #0
 8003088:	d008      	beq.n	800309c <_tx_byte_allocate+0x9c>
 800308a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800308c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800308e:	6a3b      	ldr	r3, [r7, #32]
 8003090:	f383 8810 	msr	PRIMASK, r3
}
 8003094:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8003096:	2300      	movs	r3, #0
 8003098:	653b      	str	r3, [r7, #80]	; 0x50
 800309a:	e06c      	b.n	8003176 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d061      	beq.n	8003166 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 80030a2:	4b38      	ldr	r3, [pc, #224]	; (8003184 <_tx_byte_allocate+0x184>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d007      	beq.n	80030ba <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 80030aa:	2310      	movs	r3, #16
 80030ac:	653b      	str	r3, [r7, #80]	; 0x50
 80030ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030b0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f383 8810 	msr	PRIMASK, r3
}
 80030b8:	e05d      	b.n	8003176 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 80030ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030bc:	4a32      	ldr	r2, [pc, #200]	; (8003188 <_tx_byte_allocate+0x188>)
 80030be:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 80030c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 80030c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 80030cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 80030d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030dc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e4:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 80030f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d109      	bne.n	800310a <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80030fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003100:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8003102:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003106:	675a      	str	r2, [r3, #116]	; 0x74
 8003108:	e011      	b.n	800312e <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8003110:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003112:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003114:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8003116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800311a:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800311c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800311e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003120:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8003122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003124:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003126:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8003128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800312a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800312c:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800312e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003130:	2209      	movs	r2, #9
 8003132:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003136:	2201      	movs	r2, #1
 8003138:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800313a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8003140:	4b10      	ldr	r3, [pc, #64]	; (8003184 <_tx_byte_allocate+0x184>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	3301      	adds	r3, #1
 8003146:	4a0f      	ldr	r2, [pc, #60]	; (8003184 <_tx_byte_allocate+0x184>)
 8003148:	6013      	str	r3, [r2, #0]
 800314a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800314c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800314e:	69bb      	ldr	r3, [r7, #24]
 8003150:	f383 8810 	msr	PRIMASK, r3
}
 8003154:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8003156:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003158:	f001 f808 	bl	800416c <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800315c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800315e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003162:	653b      	str	r3, [r7, #80]	; 0x50
 8003164:	e007      	b.n	8003176 <_tx_byte_allocate+0x176>
 8003166:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003168:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	f383 8810 	msr	PRIMASK, r3
}
 8003170:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8003172:	2310      	movs	r3, #16
 8003174:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8003176:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8003178:	4618      	mov	r0, r3
 800317a:	3758      	adds	r7, #88	; 0x58
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20006bf4 	.word	0x20006bf4
 8003184:	20006d14 	.word	0x20006d14
 8003188:	0800318d 	.word	0x0800318d

0800318c <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08e      	sub	sp, #56	; 0x38
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003196:	f3ef 8310 	mrs	r3, PRIMASK
 800319a:	623b      	str	r3, [r7, #32]
    return(posture);
 800319c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800319e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 80031a0:	b672      	cpsid	i
    return(int_posture);
 80031a2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 80031a4:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031aa:	4a33      	ldr	r2, [pc, #204]	; (8003278 <_tx_byte_pool_cleanup+0xec>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d158      	bne.n	8003262 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d152      	bne.n	8003262 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031c0:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 80031c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d04c      	beq.n	8003262 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 80031c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a2b      	ldr	r2, [pc, #172]	; (800327c <_tx_byte_pool_cleanup+0xf0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d147      	bne.n	8003262 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80031d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d043      	beq.n	8003262 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 80031e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e4:	1e5a      	subs	r2, r3, #1
 80031e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e8:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 80031ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ee:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80031f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d103      	bne.n	80031fe <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 80031f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f8:	2200      	movs	r2, #0
 80031fa:	625a      	str	r2, [r3, #36]	; 0x24
 80031fc:	e013      	b.n	8003226 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003208:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800320a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320e:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8003210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003212:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003214:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8003216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	429a      	cmp	r2, r3
 800321e:	d102      	bne.n	8003226 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 8003220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003222:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003224:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	2b09      	cmp	r3, #9
 800322c:	d119      	bne.n	8003262 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2210      	movs	r2, #16
 8003232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003236:	4b12      	ldr	r3, [pc, #72]	; (8003280 <_tx_byte_pool_cleanup+0xf4>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	3301      	adds	r3, #1
 800323c:	4a10      	ldr	r2, [pc, #64]	; (8003280 <_tx_byte_pool_cleanup+0xf4>)
 800323e:	6013      	str	r3, [r2, #0]
 8003240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003242:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	f383 8810 	msr	PRIMASK, r3
}
 800324a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fe75 	bl	8003f3c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003252:	f3ef 8310 	mrs	r3, PRIMASK
 8003256:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003258:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800325a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800325c:	b672      	cpsid	i
    return(int_posture);
 800325e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8003260:	637b      	str	r3, [r7, #52]	; 0x34
 8003262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003264:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f383 8810 	msr	PRIMASK, r3
}
 800326c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800326e:	bf00      	nop
 8003270:	3738      	adds	r7, #56	; 0x38
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	0800318d 	.word	0x0800318d
 800327c:	42595445 	.word	0x42595445
 8003280:	20006d14 	.word	0x20006d14

08003284 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b08e      	sub	sp, #56	; 0x38
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
 8003290:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8003292:	2234      	movs	r2, #52	; 0x34
 8003294:	2100      	movs	r1, #0
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f001 ff10 	bl	80050bc <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	f023 0303 	bic.w	r3, r3, #3
 80032a2:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	68ba      	ldr	r2, [r7, #8]
 80032a8:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	f1a3 0208 	sub.w	r2, r3, #8
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2202      	movs	r2, #2
 80032d0:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 80032d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	4413      	add	r3, r2
 80032dc:	637b      	str	r3, [r7, #52]	; 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 80032de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e0:	3b04      	subs	r3, #4
 80032e2:	637b      	str	r3, [r7, #52]	; 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80032e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  temp_ptr;
 80032ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032f0:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 80032f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032f4:	3b04      	subs	r3, #4
 80032f6:	637b      	str	r3, [r7, #52]	; 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 80032f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 80032fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8003306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003308:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  block_ptr;
 800330a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800330c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800330e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8003314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003316:	3304      	adds	r3, #4
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800331a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800331c:	62bb      	str	r3, [r7, #40]	; 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800331e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003320:	4a1f      	ldr	r2, [pc, #124]	; (80033a0 <_tx_byte_pool_create+0x11c>)
 8003322:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800332a:	f3ef 8310 	mrs	r3, PRIMASK
 800332e:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003330:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003332:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003334:	b672      	cpsid	i
    return(int_posture);
 8003336:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8003338:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	4a19      	ldr	r2, [pc, #100]	; (80033a4 <_tx_byte_pool_create+0x120>)
 800333e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8003340:	4b19      	ldr	r3, [pc, #100]	; (80033a8 <_tx_byte_pool_create+0x124>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d109      	bne.n	800335c <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8003348:	4a18      	ldr	r2, [pc, #96]	; (80033ac <_tx_byte_pool_create+0x128>)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	631a      	str	r2, [r3, #48]	; 0x30
 800335a:	e011      	b.n	8003380 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800335c:	4b13      	ldr	r3, [pc, #76]	; (80033ac <_tx_byte_pool_create+0x128>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003366:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6a3a      	ldr	r2, [r7, #32]
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8003380:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <_tx_byte_pool_create+0x124>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	3301      	adds	r3, #1
 8003386:	4a08      	ldr	r2, [pc, #32]	; (80033a8 <_tx_byte_pool_create+0x124>)
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f383 8810 	msr	PRIMASK, r3
}
 8003394:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3738      	adds	r7, #56	; 0x38
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	ffffeeee 	.word	0xffffeeee
 80033a4:	42595445 	.word	0x42595445
 80033a8:	20006be8 	.word	0x20006be8
 80033ac:	20006be4 	.word	0x20006be4

080033b0 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b097      	sub	sp, #92	; 0x5c
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80033be:	f3ef 8310 	mrs	r3, PRIMASK
 80033c2:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 80033c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 80033c6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80033c8:	b672      	cpsid	i
    return(int_posture);
 80033ca:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 80033cc:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689a      	ldr	r2, [r3, #8]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	3b02      	subs	r3, #2
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	4413      	add	r3, r2
 80033dc:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d308      	bcc.n	80033f8 <_tx_byte_pool_search+0x48>
 80033e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033e8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	f383 8810 	msr	PRIMASK, r3
}
 80033f0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 80033f2:	2300      	movs	r3, #0
 80033f4:	653b      	str	r3, [r7, #80]	; 0x50
 80033f6:	e0dd      	b.n	80035b4 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80033f8:	4b72      	ldr	r3, [pc, #456]	; (80035c4 <_tx_byte_pool_search+0x214>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003402:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	3301      	adds	r3, #1
 8003410:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 8003412:	2300      	movs	r3, #0
 8003414:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8003416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003418:	3304      	adds	r3, #4
 800341a:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800341c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341e:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8003420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a68      	ldr	r2, [pc, #416]	; (80035c8 <_tx_byte_pool_search+0x218>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d143      	bne.n	80034b2 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800342a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800342c:	2b00      	cmp	r3, #0
 800342e:	d104      	bne.n	800343a <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003434:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 8003436:	2301      	movs	r3, #1
 8003438:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800343a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800343c:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 800343e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 8003444:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003446:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800344c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800344e:	3b08      	subs	r3, #8
 8003450:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 8003452:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d257      	bcs.n	800350a <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800345a:	2300      	movs	r3, #0
 800345c:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800345e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003460:	3304      	adds	r3, #4
 8003462:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8003464:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003466:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 8003468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a56      	ldr	r2, [pc, #344]	; (80035c8 <_tx_byte_pool_search+0x218>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d113      	bne.n	800349a <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8003472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003474:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 8003476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800347c:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	1e5a      	subs	r2, r3, #1
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800348e:	429a      	cmp	r2, r3
 8003490:	d114      	bne.n	80034bc <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003496:	615a      	str	r2, [r3, #20]
 8003498:	e010      	b.n	80034bc <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800349a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800349c:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 800349e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 80034a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d008      	beq.n	80034bc <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 80034aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034ac:	3b01      	subs	r3, #1
 80034ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80034b0:	e004      	b.n	80034bc <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80034b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034b4:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 80034b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 80034bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 80034c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034c4:	3b01      	subs	r3, #1
 80034c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80034c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80034ca:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	f383 8810 	msr	PRIMASK, r3
}
 80034d2:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80034d4:	f3ef 8310 	mrs	r3, PRIMASK
 80034d8:	61bb      	str	r3, [r7, #24]
    return(posture);
 80034da:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80034dc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80034de:	b672      	cpsid	i
    return(int_posture);
 80034e0:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 80034e2:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d009      	beq.n	8003502 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	3301      	adds	r3, #1
 80034fa:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003500:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 8003502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003504:	2b00      	cmp	r3, #0
 8003506:	d186      	bne.n	8003416 <_tx_byte_pool_search+0x66>
 8003508:	e000      	b.n	800350c <_tx_byte_pool_search+0x15c>
                    break;
 800350a:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800350c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800350e:	2b00      	cmp	r3, #0
 8003510:	d048      	beq.n	80035a4 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 8003512:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b13      	cmp	r3, #19
 800351a:	d91e      	bls.n	800355a <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	3308      	adds	r3, #8
 8003520:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003522:	4413      	add	r3, r2
 8003524:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8003526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003528:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800352a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800352c:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800352e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003534:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 8003536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003538:	3304      	adds	r3, #4
 800353a:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800353c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800353e:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 8003540:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003542:	4a21      	ldr	r2, [pc, #132]	; (80035c8 <_tx_byte_pool_search+0x218>)
 8003544:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 8003550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003552:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003554:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800355a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800355c:	3304      	adds	r3, #4
 800355e:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8003560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003562:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8003564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689a      	ldr	r2, [r3, #8]
 800356e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f1a3 0208 	sub.w	r2, r3, #8
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003580:	429a      	cmp	r2, r3
 8003582:	d105      	bne.n	8003590 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8003584:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003586:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8003588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	615a      	str	r2, [r3, #20]
 8003590:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003592:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f383 8810 	msr	PRIMASK, r3
}
 800359a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800359c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800359e:	3308      	adds	r3, #8
 80035a0:	653b      	str	r3, [r7, #80]	; 0x50
 80035a2:	e007      	b.n	80035b4 <_tx_byte_pool_search+0x204>
 80035a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035a6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f383 8810 	msr	PRIMASK, r3
}
 80035ae:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 80035b0:	2300      	movs	r3, #0
 80035b2:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 80035b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	375c      	adds	r7, #92	; 0x5c
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	20006bf4 	.word	0x20006bf4
 80035c8:	ffffeeee 	.word	0xffffeeee

080035cc <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b09e      	sub	sp, #120	; 0x78
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 80035d4:	2300      	movs	r3, #0
 80035d6:	673b      	str	r3, [r7, #112]	; 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 80035d8:	2300      	movs	r3, #0
 80035da:	66fb      	str	r3, [r7, #108]	; 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80035dc:	f3ef 8310 	mrs	r3, PRIMASK
 80035e0:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 80035e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 80035e4:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 80035e6:	b672      	cpsid	i
    return(int_posture);
 80035e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 80035ea:	677b      	str	r3, [r7, #116]	; 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	66bb      	str	r3, [r7, #104]	; 0x68
    if (work_ptr != TX_NULL)
 80035f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d027      	beq.n	8003646 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 80035f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035f8:	3b08      	subs	r3, #8
 80035fa:	66bb      	str	r3, [r7, #104]	; 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80035fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80035fe:	3304      	adds	r3, #4
 8003600:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8003602:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003604:	663b      	str	r3, [r7, #96]	; 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 8003606:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a7e      	ldr	r2, [pc, #504]	; (8003804 <_tx_byte_release+0x238>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d017      	beq.n	8003640 <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003610:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003612:	3304      	adds	r3, #4
 8003614:	667b      	str	r3, [r7, #100]	; 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8003616:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003618:	65fb      	str	r3, [r7, #92]	; 0x5c
            pool_ptr =  *byte_pool_ptr;
 800361a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	66fb      	str	r3, [r7, #108]	; 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 8003620:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 8003626:	2303      	movs	r3, #3
 8003628:	673b      	str	r3, [r7, #112]	; 0x70
 800362a:	e00e      	b.n	800364a <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800362c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a75      	ldr	r2, [pc, #468]	; (8003808 <_tx_byte_release+0x23c>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d009      	beq.n	800364a <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 8003636:	2303      	movs	r3, #3
 8003638:	673b      	str	r3, [r7, #112]	; 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 800363a:	2300      	movs	r3, #0
 800363c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800363e:	e004      	b.n	800364a <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 8003640:	2303      	movs	r3, #3
 8003642:	673b      	str	r3, [r7, #112]	; 0x70
 8003644:	e001      	b.n	800364a <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 8003646:	2303      	movs	r3, #3
 8003648:	673b      	str	r3, [r7, #112]	; 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 800364a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800364c:	2b00      	cmp	r3, #0
 800364e:	d105      	bne.n	800365c <_tx_byte_release+0x90>
 8003650:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003652:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003656:	f383 8810 	msr	PRIMASK, r3
}
 800365a:	e0cd      	b.n	80037f8 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800365c:	4b6b      	ldr	r3, [pc, #428]	; (800380c <_tx_byte_release+0x240>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	65bb      	str	r3, [r7, #88]	; 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8003662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003664:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003666:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003668:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800366a:	3304      	adds	r3, #4
 800366c:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800366e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003670:	663b      	str	r3, [r7, #96]	; 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 8003672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003674:	4a63      	ldr	r2, [pc, #396]	; (8003804 <_tx_byte_release+0x238>)
 8003676:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8003678:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800367a:	657b      	str	r3, [r7, #84]	; 0x54
        next_block_ptr =  *block_link_ptr;
 800367c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	653b      	str	r3, [r7, #80]	; 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8003682:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003688:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800368a:	1a8a      	subs	r2, r1, r2
 800368c:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 800368e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003690:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 8003692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003694:	695b      	ldr	r3, [r3, #20]
 8003696:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003698:	429a      	cmp	r2, r3
 800369a:	d202      	bcs.n	80036a2 <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 800369c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800369e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036a0:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80036a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f000 80a0 	beq.w	80037ec <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80036ac:	e08e      	b.n	80037cc <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 80036ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 80036b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80036ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036bc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80036be:	6a3b      	ldr	r3, [r7, #32]
 80036c0:	f383 8810 	msr	PRIMASK, r3
}
 80036c4:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80036c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80036c8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80036ca:	f7ff fe71 	bl	80033b0 <_tx_byte_pool_search>
 80036ce:	66b8      	str	r0, [r7, #104]	; 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80036d0:	f3ef 8310 	mrs	r3, PRIMASK
 80036d4:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80036d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80036da:	b672      	cpsid	i
    return(int_posture);
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 80036de:	677b      	str	r3, [r7, #116]	; 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80036e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036e4:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 80036e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d075      	beq.n	80037d8 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 80036ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d147      	bne.n	8003786 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 80036f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d142      	bne.n	8003786 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 8003700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003704:	1e5a      	subs	r2, r3, #1
 8003706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003708:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800370a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800370c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370e:	647b      	str	r3, [r7, #68]	; 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8003710:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003712:	2b00      	cmp	r3, #0
 8003714:	d103      	bne.n	800371e <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8003716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003718:	2200      	movs	r2, #0
 800371a:	625a      	str	r2, [r3, #36]	; 0x24
 800371c:	e00e      	b.n	800373c <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800371e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003720:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003722:	643b      	str	r3, [r7, #64]	; 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 8003724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003726:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003728:	625a      	str	r2, [r3, #36]	; 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 800372a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800372c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800372e:	63fb      	str	r3, [r7, #60]	; 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8003730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003732:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003734:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 8003736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003738:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800373a:	671a      	str	r2, [r3, #112]	; 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800373c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800373e:	2200      	movs	r2, #0
 8003740:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 8003742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003746:	63bb      	str	r3, [r7, #56]	; 0x38
                        *suspend_info_ptr =  work_ptr;
 8003748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800374a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800374c:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 800374e:	2300      	movs	r3, #0
 8003750:	66bb      	str	r3, [r7, #104]	; 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8003752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003754:	2200      	movs	r2, #0
 8003756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 800375a:	4b2d      	ldr	r3, [pc, #180]	; (8003810 <_tx_byte_release+0x244>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3301      	adds	r3, #1
 8003760:	4a2b      	ldr	r2, [pc, #172]	; (8003810 <_tx_byte_release+0x244>)
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003766:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f383 8810 	msr	PRIMASK, r3
}
 800376e:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 8003770:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003772:	f000 fbe3 	bl	8003f3c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003776:	f3ef 8310 	mrs	r3, PRIMASK
 800377a:	61fb      	str	r3, [r7, #28]
    return(posture);
 800377c:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800377e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003780:	b672      	cpsid	i
    return(int_posture);
 8003782:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 8003784:	677b      	str	r3, [r7, #116]	; 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 8003786:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01f      	beq.n	80037cc <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800378c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800378e:	3b08      	subs	r3, #8
 8003790:	66bb      	str	r3, [r7, #104]	; 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003792:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003794:	3304      	adds	r3, #4
 8003796:	667b      	str	r3, [r7, #100]	; 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8003798:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800379a:	663b      	str	r3, [r7, #96]	; 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 800379c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800379e:	4a19      	ldr	r2, [pc, #100]	; (8003804 <_tx_byte_release+0x238>)
 80037a0:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80037a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037a4:	657b      	str	r3, [r7, #84]	; 0x54
                    next_block_ptr =  *block_link_ptr;
 80037a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	653b      	str	r3, [r7, #80]	; 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80037ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80037b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037b4:	1a8a      	subs	r2, r1, r2
 80037b6:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 80037b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ba:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 80037bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d202      	bcs.n	80037cc <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 80037c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80037ca:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 80037cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80037ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	f47f af6c 	bne.w	80036ae <_tx_byte_release+0xe2>
 80037d6:	e000      	b.n	80037da <_tx_byte_release+0x20e>
                    break;
 80037d8:	bf00      	nop
 80037da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037dc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f383 8810 	msr	PRIMASK, r3
}
 80037e4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 80037e6:	f000 fb6f 	bl	8003ec8 <_tx_thread_system_preempt_check>
 80037ea:	e005      	b.n	80037f8 <_tx_byte_release+0x22c>
 80037ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037ee:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f383 8810 	msr	PRIMASK, r3
}
 80037f6:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 80037f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3778      	adds	r7, #120	; 0x78
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	ffffeeee 	.word	0xffffeeee
 8003808:	42595445 	.word	0x42595445
 800380c:	20006bf4 	.word	0x20006bf4
 8003810:	20006d14 	.word	0x20006d14

08003814 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8003818:	f000 f97a 	bl	8003b10 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800381c:	f000 fe9e 	bl	800455c <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8003820:	4b12      	ldr	r3, [pc, #72]	; (800386c <_tx_initialize_high_level+0x58>)
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
 8003826:	4b12      	ldr	r3, [pc, #72]	; (8003870 <_tx_initialize_high_level+0x5c>)
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800382c:	4b11      	ldr	r3, [pc, #68]	; (8003874 <_tx_initialize_high_level+0x60>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	4b11      	ldr	r3, [pc, #68]	; (8003878 <_tx_initialize_high_level+0x64>)
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8003838:	4b10      	ldr	r3, [pc, #64]	; (800387c <_tx_initialize_high_level+0x68>)
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	4b10      	ldr	r3, [pc, #64]	; (8003880 <_tx_initialize_high_level+0x6c>)
 8003840:	2200      	movs	r2, #0
 8003842:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8003844:	4b0f      	ldr	r3, [pc, #60]	; (8003884 <_tx_initialize_high_level+0x70>)
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	4b0f      	ldr	r3, [pc, #60]	; (8003888 <_tx_initialize_high_level+0x74>)
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8003850:	4b0e      	ldr	r3, [pc, #56]	; (800388c <_tx_initialize_high_level+0x78>)
 8003852:	2200      	movs	r2, #0
 8003854:	601a      	str	r2, [r3, #0]
 8003856:	4b0e      	ldr	r3, [pc, #56]	; (8003890 <_tx_initialize_high_level+0x7c>)
 8003858:	2200      	movs	r2, #0
 800385a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800385c:	4b0d      	ldr	r3, [pc, #52]	; (8003894 <_tx_initialize_high_level+0x80>)
 800385e:	2200      	movs	r2, #0
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <_tx_initialize_high_level+0x84>)
 8003864:	2200      	movs	r2, #0
 8003866:	601a      	str	r2, [r3, #0]
#endif
}
 8003868:	bf00      	nop
 800386a:	bd80      	pop	{r7, pc}
 800386c:	20006bbc 	.word	0x20006bbc
 8003870:	20006bc0 	.word	0x20006bc0
 8003874:	20006bc4 	.word	0x20006bc4
 8003878:	20006bc8 	.word	0x20006bc8
 800387c:	20006bcc 	.word	0x20006bcc
 8003880:	20006bd0 	.word	0x20006bd0
 8003884:	20006bdc 	.word	0x20006bdc
 8003888:	20006be0 	.word	0x20006be0
 800388c:	20006be4 	.word	0x20006be4
 8003890:	20006be8 	.word	0x20006be8
 8003894:	20006bd4 	.word	0x20006bd4
 8003898:	20006bd8 	.word	0x20006bd8

0800389c <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80038a0:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <_tx_initialize_kernel_enter+0x48>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 80038a8:	d00c      	beq.n	80038c4 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80038aa:	4b0e      	ldr	r3, [pc, #56]	; (80038e4 <_tx_initialize_kernel_enter+0x48>)
 80038ac:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 80038b0:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80038b2:	f7fc fc9d 	bl	80001f0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80038b6:	f7ff ffad 	bl	8003814 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80038ba:	4b0b      	ldr	r3, [pc, #44]	; (80038e8 <_tx_initialize_kernel_enter+0x4c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	3301      	adds	r3, #1
 80038c0:	4a09      	ldr	r2, [pc, #36]	; (80038e8 <_tx_initialize_kernel_enter+0x4c>)
 80038c2:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80038c4:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <_tx_initialize_kernel_enter+0x48>)
 80038c6:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 80038ca:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80038cc:	4b07      	ldr	r3, [pc, #28]	; (80038ec <_tx_initialize_kernel_enter+0x50>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fc ff97 	bl	8000804 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 80038d6:	4b03      	ldr	r3, [pc, #12]	; (80038e4 <_tx_initialize_kernel_enter+0x48>)
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 80038dc:	f7fc fcd8 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80038e0:	bf00      	nop
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	2000000c 	.word	0x2000000c
 80038e8:	20006d14 	.word	0x20006d14
 80038ec:	20006bec 	.word	0x20006bec

080038f0 <_tx_initialize_kernel_setup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_setup(VOID)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80038f4:	4b08      	ldr	r3, [pc, #32]	; (8003918 <_tx_initialize_kernel_setup+0x28>)
 80038f6:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 80038fa:	601a      	str	r2, [r3, #0]
    /* Call any port specific preprocessing.  */
    TX_PORT_SPECIFIC_PRE_INITIALIZATION

    /* Invoke the low-level initialization to handle all processor specific
       initialization issues.  */
    _tx_initialize_low_level();
 80038fc:	f7fc fc78 	bl	80001f0 <_tx_initialize_low_level>

    /* Invoke the high-level initialization to exercise all of the
       ThreadX components and the application's initialization
       function.  */
    _tx_initialize_high_level();
 8003900:	f7ff ff88 	bl	8003814 <_tx_initialize_high_level>

    /* Call any port specific post-processing.  */
    TX_PORT_SPECIFIC_POST_INITIALIZATION
 8003904:	4b05      	ldr	r3, [pc, #20]	; (800391c <_tx_initialize_kernel_setup+0x2c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	3301      	adds	r3, #1
 800390a:	4a04      	ldr	r2, [pc, #16]	; (800391c <_tx_initialize_kernel_setup+0x2c>)
 800390c:	6013      	str	r3, [r2, #0]

    /* Set the system state to indicate initialization is almost done.  */
    _tx_thread_system_state =  TX_INITIALIZE_ALMOST_DONE;
 800390e:	4b02      	ldr	r3, [pc, #8]	; (8003918 <_tx_initialize_kernel_setup+0x28>)
 8003910:	4a03      	ldr	r2, [pc, #12]	; (8003920 <_tx_initialize_kernel_setup+0x30>)
 8003912:	601a      	str	r2, [r3, #0]
}
 8003914:	bf00      	nop
 8003916:	bd80      	pop	{r7, pc}
 8003918:	2000000c 	.word	0x2000000c
 800391c:	20006d14 	.word	0x20006d14
 8003920:	f0f0f0f1 	.word	0xf0f0f0f1

08003924 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b092      	sub	sp, #72	; 0x48
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8003932:	2300      	movs	r3, #0
 8003934:	643b      	str	r3, [r7, #64]	; 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8003936:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003938:	21ef      	movs	r1, #239	; 0xef
 800393a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800393c:	f001 fbbe 	bl	80050bc <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8003940:	22b4      	movs	r2, #180	; 0xb4
 8003942:	2100      	movs	r1, #0
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f001 fbb9 	bl	80050bc <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	68ba      	ldr	r2, [r7, #8]
 800394e:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003960:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003966:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800396c:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003972:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800397a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003980:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2240      	movs	r2, #64	; 0x40
 8003986:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800398a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800398c:	63fb      	str	r3, [r7, #60]	; 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800398e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003990:	3b01      	subs	r3, #1
 8003992:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003994:	4413      	add	r3, r2
 8003996:	63fb      	str	r3, [r7, #60]	; 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800399c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800399e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d007      	beq.n	80039b6 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2200      	movs	r2, #0
 80039aa:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80039b4:	e006      	b.n	80039c4 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039ba:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80039c0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2203      	movs	r2, #3
 80039c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4a48      	ldr	r2, [pc, #288]	; (8003af0 <_tx_thread_create+0x1cc>)
 80039ce:	655a      	str	r2, [r3, #84]	; 0x54
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 80039d6:	4947      	ldr	r1, [pc, #284]	; (8003af4 <_tx_thread_create+0x1d0>)
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f7fc fcc1 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80039de:	f3ef 8310 	mrs	r3, PRIMASK
 80039e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80039e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80039e6:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80039e8:	b672      	cpsid	i
    return(int_posture);
 80039ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 80039ec:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4a41      	ldr	r2, [pc, #260]	; (8003af8 <_tx_thread_create+0x1d4>)
 80039f2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 80039f4:	4b41      	ldr	r3, [pc, #260]	; (8003afc <_tx_thread_create+0x1d8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 80039fc:	4a40      	ldr	r2, [pc, #256]	; (8003b00 <_tx_thread_create+0x1dc>)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003a12:	e016      	b.n	8003a42 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8003a14:	4b3a      	ldr	r3, [pc, #232]	; (8003b00 <_tx_thread_create+0x1dc>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	637b      	str	r3, [r7, #52]	; 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8003a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a20:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8003a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8003a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8003a42:	4b2e      	ldr	r3, [pc, #184]	; (8003afc <_tx_thread_create+0x1d8>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	3301      	adds	r3, #1
 8003a48:	4a2c      	ldr	r2, [pc, #176]	; (8003afc <_tx_thread_create+0x1d8>)
 8003a4a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003a4c:	4b2d      	ldr	r3, [pc, #180]	; (8003b04 <_tx_thread_create+0x1e0>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3301      	adds	r3, #1
 8003a52:	4a2c      	ldr	r2, [pc, #176]	; (8003b04 <_tx_thread_create+0x1e0>)
 8003a54:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8003a56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d129      	bne.n	8003ab0 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003a5c:	f3ef 8305 	mrs	r3, IPSR
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
    return(ipsr_value);
 8003a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003a64:	4b28      	ldr	r3, [pc, #160]	; (8003b08 <_tx_thread_create+0x1e4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003a6e:	d30d      	bcc.n	8003a8c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003a70:	4b26      	ldr	r3, [pc, #152]	; (8003b0c <_tx_thread_create+0x1e8>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	647b      	str	r3, [r7, #68]	; 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003a76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d009      	beq.n	8003a90 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a80:	643b      	str	r3, [r7, #64]	; 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003a82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a88:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a8a:	e001      	b.n	8003a90 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	647b      	str	r3, [r7, #68]	; 0x44
 8003a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a92:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a94:	6a3b      	ldr	r3, [r7, #32]
 8003a96:	f383 8810 	msr	PRIMASK, r3
}
 8003a9a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fa4d 	bl	8003f3c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d01e      	beq.n	8003ae6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003aac:	63da      	str	r2, [r3, #60]	; 0x3c
 8003aae:	e01a      	b.n	8003ae6 <_tx_thread_create+0x1c2>
 8003ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f383 8810 	msr	PRIMASK, r3
}
 8003aba:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003abc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ac0:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003ac2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003ac4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003ac6:	b672      	cpsid	i
    return(int_posture);
 8003ac8:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8003aca:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8003acc:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <_tx_thread_create+0x1e0>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	4a0c      	ldr	r2, [pc, #48]	; (8003b04 <_tx_thread_create+0x1e0>)
 8003ad4:	6013      	str	r3, [r2, #0]
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	f383 8810 	msr	PRIMASK, r3
}
 8003ae0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8003ae2:	f000 f9f1 	bl	8003ec8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3748      	adds	r7, #72	; 0x48
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	080044a1 	.word	0x080044a1
 8003af4:	08003c51 	.word	0x08003c51
 8003af8:	54485244 	.word	0x54485244
 8003afc:	20006c00 	.word	0x20006c00
 8003b00:	20006bfc 	.word	0x20006bfc
 8003b04:	20006d14 	.word	0x20006d14
 8003b08:	2000000c 	.word	0x2000000c
 8003b0c:	20006bf8 	.word	0x20006bf8

08003b10 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8003b14:	4b14      	ldr	r3, [pc, #80]	; (8003b68 <_tx_thread_initialize+0x58>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8003b1a:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <_tx_thread_initialize+0x5c>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8003b20:	2208      	movs	r2, #8
 8003b22:	2100      	movs	r1, #0
 8003b24:	4812      	ldr	r0, [pc, #72]	; (8003b70 <_tx_thread_initialize+0x60>)
 8003b26:	f001 fac9 	bl	80050bc <memset>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8003b2a:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <_tx_thread_initialize+0x64>)
 8003b2c:	2240      	movs	r2, #64	; 0x40
 8003b2e:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8003b30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b34:	2100      	movs	r1, #0
 8003b36:	4810      	ldr	r0, [pc, #64]	; (8003b78 <_tx_thread_initialize+0x68>)
 8003b38:	f001 fac0 	bl	80050bc <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8003b3c:	4b0f      	ldr	r3, [pc, #60]	; (8003b7c <_tx_thread_initialize+0x6c>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8003b42:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <_tx_thread_initialize+0x70>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8003b48:	4b0e      	ldr	r3, [pc, #56]	; (8003b84 <_tx_thread_initialize+0x74>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8003b4e:	4b0e      	ldr	r3, [pc, #56]	; (8003b88 <_tx_thread_initialize+0x78>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8003b54:	4b0d      	ldr	r3, [pc, #52]	; (8003b8c <_tx_thread_initialize+0x7c>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f043 7302 	orr.w	r3, r3, #34078720	; 0x2080000
 8003b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    _tx_build_options =  _tx_build_options 
 8003b60:	4a0a      	ldr	r2, [pc, #40]	; (8003b8c <_tx_thread_initialize+0x7c>)
 8003b62:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8003b64:	bf00      	nop
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	20006bf4 	.word	0x20006bf4
 8003b6c:	20006bf8 	.word	0x20006bf8
 8003b70:	20006c04 	.word	0x20006c04
 8003b74:	20006c10 	.word	0x20006c10
 8003b78:	20006c14 	.word	0x20006c14
 8003b7c:	20006bfc 	.word	0x20006bfc
 8003b80:	20006c00 	.word	0x20006c00
 8003b84:	20006d14 	.word	0x20006d14
 8003b88:	20006d18 	.word	0x20006d18
 8003b8c:	20006d1c 	.word	0x20006d1c

08003b90 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b08c      	sub	sp, #48	; 0x30
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 8003b98:	2300      	movs	r3, #0
 8003b9a:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003b9c:	f3ef 8310 	mrs	r3, PRIMASK
 8003ba0:	61fb      	str	r3, [r7, #28]
    return(posture);
 8003ba2:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8003ba4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003ba6:	b672      	cpsid	i
    return(int_posture);
 8003ba8:	69bb      	ldr	r3, [r7, #24]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003baa:	623b      	str	r3, [r7, #32]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb0:	2b03      	cmp	r3, #3
 8003bb2:	d12f      	bne.n	8003c14 <_tx_thread_resume+0x84>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003bb4:	f3ef 8305 	mrs	r3, IPSR
 8003bb8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8003bba:	697a      	ldr	r2, [r7, #20]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8003bbc:	4b21      	ldr	r3, [pc, #132]	; (8003c44 <_tx_thread_resume+0xb4>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8003bc6:	d30d      	bcc.n	8003be4 <_tx_thread_resume+0x54>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8003bc8:	4b1f      	ldr	r3, [pc, #124]	; (8003c48 <_tx_thread_resume+0xb8>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8003bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d009      	beq.n	8003be8 <_tx_thread_resume+0x58>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8003bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8003bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003be0:	63da      	str	r2, [r3, #60]	; 0x3c
 8003be2:	e001      	b.n	8003be8 <_tx_thread_resume+0x58>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8003be4:	2300      	movs	r3, #0
 8003be6:	62bb      	str	r3, [r7, #40]	; 0x28
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8003be8:	4b18      	ldr	r3, [pc, #96]	; (8003c4c <_tx_thread_resume+0xbc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3301      	adds	r3, #1
 8003bee:	4a17      	ldr	r2, [pc, #92]	; (8003c4c <_tx_thread_resume+0xbc>)
 8003bf0:	6013      	str	r3, [r2, #0]
 8003bf2:	6a3b      	ldr	r3, [r7, #32]
 8003bf4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	f383 8810 	msr	PRIMASK, r3
}
 8003bfc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f99c 	bl	8003f3c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8003c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <_tx_thread_resume+0x80>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8003c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0e:	63da      	str	r2, [r3, #60]	; 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 8003c10:	2300      	movs	r3, #0
 8003c12:	e012      	b.n	8003c3a <_tx_thread_resume+0xaa>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d105      	bne.n	8003c28 <_tx_thread_resume+0x98>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	635a      	str	r2, [r3, #52]	; 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 8003c22:	2319      	movs	r3, #25
 8003c24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c26:	e001      	b.n	8003c2c <_tx_thread_resume+0x9c>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 8003c28:	2312      	movs	r3, #18
 8003c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f383 8810 	msr	PRIMASK, r3
}
 8003c36:	bf00      	nop
        }
    }
#endif

    /* Return completion status. */
    return(status);
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3730      	adds	r7, #48	; 0x30
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	2000000c 	.word	0x2000000c
 8003c48:	20006bf8 	.word	0x20006bf8
 8003c4c:	20006d14 	.word	0x20006d14

08003c50 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003c56:	4b21      	ldr	r3, [pc, #132]	; (8003cdc <_tx_thread_shell_entry+0x8c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c60:	69fa      	ldr	r2, [r7, #28]
 8003c62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003c64:	4610      	mov	r0, r2
 8003c66:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8003c68:	4b1d      	ldr	r3, [pc, #116]	; (8003ce0 <_tx_thread_shell_entry+0x90>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d003      	beq.n	8003c78 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8003c70:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <_tx_thread_shell_entry+0x90>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	69f8      	ldr	r0, [r7, #28]
 8003c76:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003c78:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7c:	607b      	str	r3, [r7, #4]
    return(posture);
 8003c7e:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8003c80:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003c82:	b672      	cpsid	i
    return(int_posture);
 8003c84:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8003c86:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	2201      	movs	r2, #1
 8003c92:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	2200      	movs	r2, #0
 8003c98:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8003c9a:	4b12      	ldr	r3, [pc, #72]	; (8003ce4 <_tx_thread_shell_entry+0x94>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	4a10      	ldr	r2, [pc, #64]	; (8003ce4 <_tx_thread_shell_entry+0x94>)
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f383 8810 	msr	PRIMASK, r3
}
 8003cae:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8003cb0:	f3ef 8314 	mrs	r3, CONTROL
 8003cb4:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8003cb6:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f383 8814 	msr	CONTROL, r3
}
 8003ccc:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8003cce:	69f8      	ldr	r0, [r7, #28]
 8003cd0:	f000 fa4c 	bl	800416c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003cd4:	bf00      	nop
 8003cd6:	3720      	adds	r7, #32
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	20006bf4 	.word	0x20006bf4
 8003ce0:	20006d18 	.word	0x20006d18
 8003ce4:	20006d14 	.word	0x20006d14

08003ce8 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08e      	sub	sp, #56	; 0x38
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003cf0:	f3ef 8310 	mrs	r3, PRIMASK
 8003cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8003cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8003cfa:	b672      	cpsid	i
    return(int_posture);
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003cfe:	633b      	str	r3, [r7, #48]	; 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8003d00:	4b35      	ldr	r3, [pc, #212]	; (8003dd8 <_tx_thread_sleep+0xf0>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8003d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d108      	bne.n	8003d1e <_tx_thread_sleep+0x36>
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d0e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d10:	6a3b      	ldr	r3, [r7, #32]
 8003d12:	f383 8810 	msr	PRIMASK, r3
}
 8003d16:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003d18:	2313      	movs	r3, #19
 8003d1a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d1c:	e056      	b.n	8003dcc <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003d1e:	f3ef 8305 	mrs	r3, IPSR
 8003d22:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8003d24:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8003d26:	4b2d      	ldr	r3, [pc, #180]	; (8003ddc <_tx_thread_sleep+0xf4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d008      	beq.n	8003d42 <_tx_thread_sleep+0x5a>
 8003d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d32:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	f383 8810 	msr	PRIMASK, r3
}
 8003d3a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003d3c:	2313      	movs	r3, #19
 8003d3e:	637b      	str	r3, [r7, #52]	; 0x34
 8003d40:	e044      	b.n	8003dcc <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8003d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d44:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <_tx_thread_sleep+0xf8>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d108      	bne.n	8003d5c <_tx_thread_sleep+0x74>
 8003d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d4c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f383 8810 	msr	PRIMASK, r3
}
 8003d54:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8003d56:	2313      	movs	r3, #19
 8003d58:	637b      	str	r3, [r7, #52]	; 0x34
 8003d5a:	e037      	b.n	8003dcc <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d108      	bne.n	8003d74 <_tx_thread_sleep+0x8c>
 8003d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d64:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f383 8810 	msr	PRIMASK, r3
}
 8003d6c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	637b      	str	r3, [r7, #52]	; 0x34
 8003d72:	e02b      	b.n	8003dcc <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8003d74:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <_tx_thread_sleep+0xfc>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d008      	beq.n	8003d8e <_tx_thread_sleep+0xa6>
 8003d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f383 8810 	msr	PRIMASK, r3
}
 8003d86:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8003d88:	2313      	movs	r3, #19
 8003d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d8c:	e01e      	b.n	8003dcc <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8003d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d90:	2204      	movs	r2, #4
 8003d92:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d96:	2201      	movs	r2, #1
 8003d98:	639a      	str	r2, [r3, #56]	; 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8003d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8003da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8003da8:	4b0e      	ldr	r3, [pc, #56]	; (8003de4 <_tx_thread_sleep+0xfc>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3301      	adds	r3, #1
 8003dae:	4a0d      	ldr	r2, [pc, #52]	; (8003de4 <_tx_thread_sleep+0xfc>)
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003db4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f383 8810 	msr	PRIMASK, r3
}
 8003dbc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8003dbe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003dc0:	f000 f9d4 	bl	800416c <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8003dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dca:	637b      	str	r3, [r7, #52]	; 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8003dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3738      	adds	r7, #56	; 0x38
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	20006bf4 	.word	0x20006bf4
 8003ddc:	2000000c 	.word	0x2000000c
 8003de0:	20006dc4 	.word	0x20006dc4
 8003de4:	20006d14 	.word	0x20006d14

08003de8 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08a      	sub	sp, #40	; 0x28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003df0:	f3ef 8310 	mrs	r3, PRIMASK
 8003df4:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003df6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003df8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003dfa:	b672      	cpsid	i
    return(int_posture);
 8003dfc:	697b      	ldr	r3, [r7, #20]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8003dfe:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8003e00:	4b2e      	ldr	r3, [pc, #184]	; (8003ebc <_tx_thread_suspend+0xd4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d130      	bne.n	8003e70 <_tx_thread_suspend+0x88>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003e12:	f3ef 8305 	mrs	r3, IPSR
 8003e16:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8003e18:	693a      	ldr	r2, [r7, #16]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8003e1a:	4b29      	ldr	r3, [pc, #164]	; (8003ec0 <_tx_thread_suspend+0xd8>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d109      	bne.n	8003e38 <_tx_thread_suspend+0x50>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8003e24:	69fa      	ldr	r2, [r7, #28]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d105      	bne.n	8003e38 <_tx_thread_suspend+0x50>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8003e2c:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <_tx_thread_suspend+0xdc>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <_tx_thread_suspend+0x50>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8003e34:	2314      	movs	r3, #20
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d132      	bne.n	8003ea4 <_tx_thread_suspend+0xbc>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2203      	movs	r2, #3
 8003e42:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8003e50:	4b1c      	ldr	r3, [pc, #112]	; (8003ec4 <_tx_thread_suspend+0xdc>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3301      	adds	r3, #1
 8003e56:	4a1b      	ldr	r2, [pc, #108]	; (8003ec4 <_tx_thread_suspend+0xdc>)
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	6a3b      	ldr	r3, [r7, #32]
 8003e5c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f383 8810 	msr	PRIMASK, r3
}
 8003e64:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f980 	bl	800416c <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	e020      	b.n	8003eb2 <_tx_thread_suspend+0xca>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d102      	bne.n	8003e7e <_tx_thread_suspend+0x96>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 8003e78:	2314      	movs	r3, #20
 8003e7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e7c:	e012      	b.n	8003ea4 <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d102      	bne.n	8003e8c <_tx_thread_suspend+0xa4>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8003e86:	2314      	movs	r3, #20
 8003e88:	627b      	str	r3, [r7, #36]	; 0x24
 8003e8a:	e00b      	b.n	8003ea4 <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d102      	bne.n	8003e9a <_tx_thread_suspend+0xb2>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8003e94:	2300      	movs	r3, #0
 8003e96:	627b      	str	r3, [r7, #36]	; 0x24
 8003e98:	e004      	b.n	8003ea4 <_tx_thread_suspend+0xbc>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea4:	6a3b      	ldr	r3, [r7, #32]
 8003ea6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	f383 8810 	msr	PRIMASK, r3
}
 8003eae:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3728      	adds	r7, #40	; 0x28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20006bf4 	.word	0x20006bf4
 8003ec0:	2000000c 	.word	0x2000000c
 8003ec4:	20006d14 	.word	0x20006d14

08003ec8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b089      	sub	sp, #36	; 0x24
 8003ecc:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8003ece:	4b17      	ldr	r3, [pc, #92]	; (8003f2c <_tx_thread_system_preempt_check+0x64>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d121      	bne.n	8003f1e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <_tx_thread_system_preempt_check+0x68>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8003ee0:	4b14      	ldr	r3, [pc, #80]	; (8003f34 <_tx_thread_system_preempt_check+0x6c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d017      	beq.n	8003f1e <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8003eee:	4b12      	ldr	r3, [pc, #72]	; (8003f38 <_tx_thread_system_preempt_check+0x70>)
 8003ef0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ef4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8003ef6:	f3ef 8305 	mrs	r3, IPSR
 8003efa:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8003efc:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10c      	bne.n	8003f1c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003f02:	f3ef 8310 	mrs	r3, PRIMASK
 8003f06:	60fb      	str	r3, [r7, #12]
    return(posture);
 8003f08:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8003f0a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8003f0c:	b662      	cpsie	i
}
 8003f0e:	bf00      	nop
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f383 8810 	msr	PRIMASK, r3
}
 8003f1a:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8003f1c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8003f1e:	bf00      	nop
 8003f20:	3724      	adds	r7, #36	; 0x24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	20006d14 	.word	0x20006d14
 8003f30:	20006bf4 	.word	0x20006bf4
 8003f34:	20006bf8 	.word	0x20006bf8
 8003f38:	e000ed04 	.word	0xe000ed04

08003f3c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b098      	sub	sp, #96	; 0x60
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003f44:	f3ef 8310 	mrs	r3, PRIMASK
 8003f48:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8003f4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8003f4c:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8003f4e:	b672      	cpsid	i
    return(int_posture);
 8003f50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8003f52:	65fb      	str	r3, [r7, #92]	; 0x5c

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	334c      	adds	r3, #76	; 0x4c
 8003f60:	4618      	mov	r0, r3
 8003f62:	f000 fbd9 	bl	8004718 <_tx_timer_system_deactivate>
 8003f66:	e002      	b.n	8003f6e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	64da      	str	r2, [r3, #76]	; 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8003f6e:	4b77      	ldr	r3, [pc, #476]	; (800414c <_tx_thread_system_resume+0x210>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	4a75      	ldr	r2, [pc, #468]	; (800414c <_tx_thread_system_resume+0x210>)
 8003f76:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f040 8099 	bne.w	80040b4 <_tx_thread_system_resume+0x178>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 80ad 	beq.w	80040e6 <_tx_thread_system_resume+0x1aa>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f040 8088 	bne.w	80040a6 <_tx_thread_system_resume+0x16a>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa0:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8003fa2:	4a6b      	ldr	r2, [pc, #428]	; (8004150 <_tx_thread_system_resume+0x214>)
 8003fa4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 8003fac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d169      	bne.n	8004086 <_tx_thread_system_resume+0x14a>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8003fb2:	4967      	ldr	r1, [pc, #412]	; (8004150 <_tx_thread_system_resume+0x214>)
 8003fb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	625a      	str	r2, [r3, #36]	; 0x24

#if TX_MAX_PRIORITIES > 32

                    /* Calculate the index into the bit map array.  */
                    map_index =  priority/((UINT) 32);
 8003fc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Set the active bit to remember that the priority map has something set.  */
                    TX_DIV32_BIT_SET(priority, priority_bit)
 8003fce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fd0:	095b      	lsrs	r3, r3, #5
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd8:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
 8003fda:	4b5e      	ldr	r3, [pc, #376]	; (8004154 <_tx_thread_system_resume+0x218>)
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	4a5c      	ldr	r2, [pc, #368]	; (8004154 <_tx_thread_system_resume+0x218>)
 8003fe4:	6013      	str	r3, [r2, #0]
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8003fe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	2201      	movs	r2, #1
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8003ff4:	4a58      	ldr	r2, [pc, #352]	; (8004158 <_tx_thread_system_resume+0x21c>)
 8003ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ff8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003ffc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ffe:	431a      	orrs	r2, r3
 8004000:	4955      	ldr	r1, [pc, #340]	; (8004158 <_tx_thread_system_resume+0x21c>)
 8004002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8004008:	4b54      	ldr	r3, [pc, #336]	; (800415c <_tx_thread_system_resume+0x220>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800400e:	429a      	cmp	r2, r3
 8004010:	d269      	bcs.n	80040e6 <_tx_thread_system_resume+0x1aa>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8004012:	4a52      	ldr	r2, [pc, #328]	; (800415c <_tx_thread_system_resume+0x220>)
 8004014:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004016:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8004018:	4b51      	ldr	r3, [pc, #324]	; (8004160 <_tx_thread_system_resume+0x224>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	647b      	str	r3, [r7, #68]	; 0x44

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800401e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004020:	2b00      	cmp	r3, #0
 8004022:	d103      	bne.n	800402c <_tx_thread_system_resume+0xf0>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8004024:	4a4e      	ldr	r2, [pc, #312]	; (8004160 <_tx_thread_system_resume+0x224>)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e05c      	b.n	80040e6 <_tx_thread_system_resume+0x1aa>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800402c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800402e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004030:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004032:	429a      	cmp	r2, r3
 8004034:	d257      	bcs.n	80040e6 <_tx_thread_system_resume+0x1aa>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8004036:	4a4a      	ldr	r2, [pc, #296]	; (8004160 <_tx_thread_system_resume+0x224>)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800403e:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004042:	f383 8810 	msr	PRIMASK, r3
}
 8004046:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004048:	4b40      	ldr	r3, [pc, #256]	; (800414c <_tx_thread_system_resume+0x210>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	643b      	str	r3, [r7, #64]	; 0x40
                                if (combined_flags == ((ULONG) 0))
 800404e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004050:	2b00      	cmp	r3, #0
 8004052:	d174      	bne.n	800413e <_tx_thread_system_resume+0x202>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004054:	4b43      	ldr	r3, [pc, #268]	; (8004164 <_tx_thread_system_resume+0x228>)
 8004056:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800405a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800405c:	f3ef 8305 	mrs	r3, IPSR
 8004060:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8004062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (__get_ipsr_value() == 0)
 8004064:	2b00      	cmp	r3, #0
 8004066:	d10c      	bne.n	8004082 <_tx_thread_system_resume+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004068:	f3ef 8310 	mrs	r3, PRIMASK
 800406c:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 800406e:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 8004070:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004072:	b662      	cpsie	i
}
 8004074:	bf00      	nop
 8004076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004078:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800407a:	6a3b      	ldr	r3, [r7, #32]
 800407c:	f383 8810 	msr	PRIMASK, r3
}
 8004080:	bf00      	nop
}
 8004082:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8004084:	e05b      	b.n	800413e <_tx_thread_system_resume+0x202>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8004086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800408c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8004092:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800409c:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80040a2:	621a      	str	r2, [r3, #32]
 80040a4:	e01f      	b.n	80040e6 <_tx_thread_system_resume+0x1aa>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2203      	movs	r2, #3
 80040b0:	631a      	str	r2, [r3, #48]	; 0x30
 80040b2:	e018      	b.n	80040e6 <_tx_thread_system_resume+0x1aa>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d014      	beq.n	80040e6 <_tx_thread_system_resume+0x1aa>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d010      	beq.n	80040e6 <_tx_thread_system_resume+0x1aa>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d106      	bne.n	80040da <_tx_thread_system_resume+0x19e>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	631a      	str	r2, [r3, #48]	; 0x30
 80040d8:	e005      	b.n	80040e6 <_tx_thread_system_resume+0x1aa>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2203      	movs	r2, #3
 80040e4:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80040e6:	4b20      	ldr	r3, [pc, #128]	; (8004168 <_tx_thread_system_resume+0x22c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040ee:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	f383 8810 	msr	PRIMASK, r3
}
 80040f6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80040f8:	4b19      	ldr	r3, [pc, #100]	; (8004160 <_tx_thread_system_resume+0x224>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040fe:	429a      	cmp	r2, r3
 8004100:	d020      	beq.n	8004144 <_tx_thread_system_resume+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004102:	4b12      	ldr	r3, [pc, #72]	; (800414c <_tx_thread_system_resume+0x210>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	643b      	str	r3, [r7, #64]	; 0x40
        if (combined_flags == ((ULONG) 0))
 8004108:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800410a:	2b00      	cmp	r3, #0
 800410c:	d11a      	bne.n	8004144 <_tx_thread_system_resume+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800410e:	4b15      	ldr	r3, [pc, #84]	; (8004164 <_tx_thread_system_resume+0x228>)
 8004110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004114:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004116:	f3ef 8305 	mrs	r3, IPSR
 800411a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800411c:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10f      	bne.n	8004142 <_tx_thread_system_resume+0x206>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004122:	f3ef 8310 	mrs	r3, PRIMASK
 8004126:	617b      	str	r3, [r7, #20]
    return(posture);
 8004128:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800412a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800412c:	b662      	cpsie	i
}
 800412e:	bf00      	nop
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f383 8810 	msr	PRIMASK, r3
}
 800413a:	bf00      	nop
}
 800413c:	e001      	b.n	8004142 <_tx_thread_system_resume+0x206>
                                return;
 800413e:	bf00      	nop
 8004140:	e000      	b.n	8004144 <_tx_thread_system_resume+0x208>
 8004142:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8004144:	3760      	adds	r7, #96	; 0x60
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20006d14 	.word	0x20006d14
 8004150:	20006c14 	.word	0x20006c14
 8004154:	20006c0c 	.word	0x20006c0c
 8004158:	20006c04 	.word	0x20006c04
 800415c:	20006c10 	.word	0x20006c10
 8004160:	20006bf8 	.word	0x20006bf8
 8004164:	e000ed04 	.word	0xe000ed04
 8004168:	20006bf4 	.word	0x20006bf4

0800416c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b09e      	sub	sp, #120	; 0x78
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004174:	4b98      	ldr	r3, [pc, #608]	; (80043d8 <_tx_thread_system_suspend+0x26c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	673b      	str	r3, [r7, #112]	; 0x70
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800417a:	f3ef 8310 	mrs	r3, PRIMASK
 800417e:	64bb      	str	r3, [r7, #72]	; 0x48
    return(posture);
 8004180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    int_posture = __get_interrupt_posture();
 8004182:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("CPSID i" : : : "memory");
 8004184:	b672      	cpsid	i
    return(int_posture);
 8004186:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8004188:	66fb      	str	r3, [r7, #108]	; 0x6c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800418e:	429a      	cmp	r2, r3
 8004190:	d112      	bne.n	80041b8 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004196:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8004198:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800419a:	2b00      	cmp	r3, #0
 800419c:	d008      	beq.n	80041b0 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800419e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a4:	d004      	beq.n	80041b0 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	334c      	adds	r3, #76	; 0x4c
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 fa52 	bl	8004654 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	4a89      	ldr	r2, [pc, #548]	; (80043dc <_tx_thread_system_suspend+0x270>)
 80041b6:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80041b8:	4b89      	ldr	r3, [pc, #548]	; (80043e0 <_tx_thread_system_suspend+0x274>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3b01      	subs	r3, #1
 80041be:	4a88      	ldr	r2, [pc, #544]	; (80043e0 <_tx_thread_system_suspend+0x274>)
 80041c0:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	f040 80d4 	bne.w	8004374 <_tx_thread_system_suspend+0x208>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	667b      	str	r3, [r7, #100]	; 0x64

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	663b      	str	r3, [r7, #96]	; 0x60

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 80041de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d016      	beq.n	8004214 <_tx_thread_system_suspend+0xa8>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ea:	64fb      	str	r3, [r7, #76]	; 0x4c

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 80041ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041f0:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 80041f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80041f6:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 80041f8:	4a7a      	ldr	r2, [pc, #488]	; (80043e4 <_tx_thread_system_suspend+0x278>)
 80041fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	429a      	cmp	r2, r3
 8004204:	f040 8085 	bne.w	8004312 <_tx_thread_system_suspend+0x1a6>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8004208:	4976      	ldr	r1, [pc, #472]	; (80043e4 <_tx_thread_system_suspend+0x278>)
 800420a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800420c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800420e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004212:	e07e      	b.n	8004312 <_tx_thread_system_suspend+0x1a6>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8004214:	4a73      	ldr	r2, [pc, #460]	; (80043e4 <_tx_thread_system_suspend+0x278>)
 8004216:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004218:	2100      	movs	r1, #0
 800421a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
 800421e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004220:	095b      	lsrs	r3, r3, #5
 8004222:	677b      	str	r3, [r7, #116]	; 0x74
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8004224:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004226:	f003 031f 	and.w	r3, r3, #31
 800422a:	2201      	movs	r2, #1
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	65fb      	str	r3, [r7, #92]	; 0x5c
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8004232:	4a6d      	ldr	r2, [pc, #436]	; (80043e8 <_tx_thread_system_suspend+0x27c>)
 8004234:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004236:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800423a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800423c:	43db      	mvns	r3, r3
 800423e:	401a      	ands	r2, r3
 8004240:	4969      	ldr	r1, [pc, #420]	; (80043e8 <_tx_thread_system_suspend+0x27c>)
 8004242:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Determine if there are any other bits set in this priority map.  */
            if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0))
 8004248:	4a67      	ldr	r2, [pc, #412]	; (80043e8 <_tx_thread_system_suspend+0x27c>)
 800424a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800424c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10c      	bne.n	800426e <_tx_thread_system_suspend+0x102>
            {

                /* No, clear the active bit to signify this priority map has nothing set.  */
                TX_DIV32_BIT_SET(priority, priority_bit)
 8004254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	2201      	movs	r2, #1
 800425a:	fa02 f303 	lsl.w	r3, r2, r3
 800425e:	65fb      	str	r3, [r7, #92]	; 0x5c
                _tx_thread_priority_map_active =  _tx_thread_priority_map_active & (~(priority_bit));
 8004260:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004262:	43da      	mvns	r2, r3
 8004264:	4b61      	ldr	r3, [pc, #388]	; (80043ec <_tx_thread_system_suspend+0x280>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4013      	ands	r3, r2
 800426a:	4a60      	ldr	r2, [pc, #384]	; (80043ec <_tx_thread_system_suspend+0x280>)
 800426c:	6013      	str	r3, [r2, #0]
#endif

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index to find the next highest priority thread ready for execution.  */
            priority_map =    _tx_thread_priority_map_active;
 800426e:	4b5f      	ldr	r3, [pc, #380]	; (80043ec <_tx_thread_system_suspend+0x280>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Determine if there is anything.   */
            if (priority_map != ((ULONG) 0))
 8004274:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004276:	2b00      	cmp	r3, #0
 8004278:	d007      	beq.n	800428a <_tx_thread_system_suspend+0x11e>
            {

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index)
 800427a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800427c:	fa93 f3a3 	rbit	r3, r3
 8004280:	65bb      	str	r3, [r7, #88]	; 0x58
 8004282:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004284:	fab3 f383 	clz	r3, r3
 8004288:	677b      	str	r3, [r7, #116]	; 0x74
            }

            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
 800428a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800428c:	015b      	lsls	r3, r3, #5
 800428e:	657b      	str	r3, [r7, #84]	; 0x54
            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8004290:	4a55      	ldr	r2, [pc, #340]	; (80043e8 <_tx_thread_system_suspend+0x27c>)
 8004292:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004298:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800429a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800429c:	2b00      	cmp	r3, #0
 800429e:	d12b      	bne.n	80042f8 <_tx_thread_system_suspend+0x18c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80042a0:	4b53      	ldr	r3, [pc, #332]	; (80043f0 <_tx_thread_system_suspend+0x284>)
 80042a2:	2240      	movs	r2, #64	; 0x40
 80042a4:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 80042a6:	4b53      	ldr	r3, [pc, #332]	; (80043f4 <_tx_thread_system_suspend+0x288>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ae:	643b      	str	r3, [r7, #64]	; 0x40
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80042b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042b2:	f383 8810 	msr	PRIMASK, r3
}
 80042b6:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80042b8:	4b49      	ldr	r3, [pc, #292]	; (80043e0 <_tx_thread_system_suspend+0x274>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	653b      	str	r3, [r7, #80]	; 0x50
                if (combined_flags == ((ULONG) 0))
 80042be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f040 8081 	bne.w	80043c8 <_tx_thread_system_suspend+0x25c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80042c6:	4b4c      	ldr	r3, [pc, #304]	; (80043f8 <_tx_thread_system_suspend+0x28c>)
 80042c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042cc:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80042ce:	f3ef 8305 	mrs	r3, IPSR
 80042d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(ipsr_value);
 80042d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    if (__get_ipsr_value() == 0)
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10c      	bne.n	80042f4 <_tx_thread_system_suspend+0x188>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80042da:	f3ef 8310 	mrs	r3, PRIMASK
 80042de:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 80042e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
        interrupt_save = __get_interrupt_posture();
 80042e2:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSIE  i": : : "memory");
 80042e4:	b662      	cpsie	i
}
 80042e6:	bf00      	nop
 80042e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ea:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80042ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ee:	f383 8810 	msr	PRIMASK, r3
}
 80042f2:	bf00      	nop
}
 80042f4:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80042f6:	e067      	b.n	80043c8 <_tx_thread_system_suspend+0x25c>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 80042f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042fa:	fa93 f3a3 	rbit	r3, r3
 80042fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8004300:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004302:	fab3 f383 	clz	r3, r3
 8004306:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8004308:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800430a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800430c:	4413      	add	r3, r2
 800430e:	4a38      	ldr	r2, [pc, #224]	; (80043f0 <_tx_thread_system_suspend+0x284>)
 8004310:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8004312:	4b38      	ldr	r3, [pc, #224]	; (80043f4 <_tx_thread_system_suspend+0x288>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	429a      	cmp	r2, r3
 800431a:	d12b      	bne.n	8004374 <_tx_thread_system_suspend+0x208>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800431c:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <_tx_thread_system_suspend+0x284>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a30      	ldr	r2, [pc, #192]	; (80043e4 <_tx_thread_system_suspend+0x278>)
 8004322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004326:	4a33      	ldr	r2, [pc, #204]	; (80043f4 <_tx_thread_system_suspend+0x288>)
 8004328:	6013      	str	r3, [r2, #0]
 800432a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800432e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004330:	f383 8810 	msr	PRIMASK, r3
}
 8004334:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004336:	4b2a      	ldr	r3, [pc, #168]	; (80043e0 <_tx_thread_system_suspend+0x274>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	653b      	str	r3, [r7, #80]	; 0x50
            if (combined_flags == ((ULONG) 0))
 800433c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800433e:	2b00      	cmp	r3, #0
 8004340:	d144      	bne.n	80043cc <_tx_thread_system_suspend+0x260>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004342:	4b2d      	ldr	r3, [pc, #180]	; (80043f8 <_tx_thread_system_suspend+0x28c>)
 8004344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004348:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800434a:	f3ef 8305 	mrs	r3, IPSR
 800434e:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8004350:	6abb      	ldr	r3, [r7, #40]	; 0x28
    if (__get_ipsr_value() == 0)
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10c      	bne.n	8004370 <_tx_thread_system_suspend+0x204>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004356:	f3ef 8310 	mrs	r3, PRIMASK
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        interrupt_save = __get_interrupt_posture();
 800435e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004360:	b662      	cpsie	i
}
 8004362:	bf00      	nop
 8004364:	6a3b      	ldr	r3, [r7, #32]
 8004366:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f383 8810 	msr	PRIMASK, r3
}
 800436e:	bf00      	nop
}
 8004370:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8004372:	e02b      	b.n	80043cc <_tx_thread_system_suspend+0x260>
 8004374:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004376:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	f383 8810 	msr	PRIMASK, r3
}
 800437e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8004380:	4b1c      	ldr	r3, [pc, #112]	; (80043f4 <_tx_thread_system_suspend+0x288>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004386:	429a      	cmp	r2, r3
 8004388:	d022      	beq.n	80043d0 <_tx_thread_system_suspend+0x264>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800438a:	4b15      	ldr	r3, [pc, #84]	; (80043e0 <_tx_thread_system_suspend+0x274>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	653b      	str	r3, [r7, #80]	; 0x50
        if (combined_flags == ((ULONG) 0))
 8004390:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004392:	2b00      	cmp	r3, #0
 8004394:	d11c      	bne.n	80043d0 <_tx_thread_system_suspend+0x264>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004396:	4b18      	ldr	r3, [pc, #96]	; (80043f8 <_tx_thread_system_suspend+0x28c>)
 8004398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800439c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800439e:	f3ef 8305 	mrs	r3, IPSR
 80043a2:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80043a4:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10c      	bne.n	80043c4 <_tx_thread_system_suspend+0x258>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80043aa:	f3ef 8310 	mrs	r3, PRIMASK
 80043ae:	613b      	str	r3, [r7, #16]
    return(posture);
 80043b0:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 80043b2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 80043b4:	b662      	cpsie	i
}
 80043b6:	bf00      	nop
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	f383 8810 	msr	PRIMASK, r3
}
 80043c2:	bf00      	nop
}
 80043c4:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 80043c6:	e003      	b.n	80043d0 <_tx_thread_system_suspend+0x264>
                return;
 80043c8:	bf00      	nop
 80043ca:	e002      	b.n	80043d2 <_tx_thread_system_suspend+0x266>
            return;
 80043cc:	bf00      	nop
 80043ce:	e000      	b.n	80043d2 <_tx_thread_system_suspend+0x266>
    return;
 80043d0:	bf00      	nop
}
 80043d2:	3778      	adds	r7, #120	; 0x78
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20006bf4 	.word	0x20006bf4
 80043dc:	20007284 	.word	0x20007284
 80043e0:	20006d14 	.word	0x20006d14
 80043e4:	20006c14 	.word	0x20006c14
 80043e8:	20006c04 	.word	0x20006c04
 80043ec:	20006c0c 	.word	0x20006c0c
 80043f0:	20006c10 	.word	0x20006c10
 80043f4:	20006bf8 	.word	0x20006bf8
 80043f8:	e000ed04 	.word	0xe000ed04

080043fc <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004402:	4b21      	ldr	r3, [pc, #132]	; (8004488 <_tx_thread_time_slice+0x8c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004408:	f3ef 8310 	mrs	r3, PRIMASK
 800440c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800440e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8004410:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004412:	b672      	cpsid	i
    return(int_posture);
 8004414:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8004416:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004418:	4b1c      	ldr	r3, [pc, #112]	; (800448c <_tx_thread_time_slice+0x90>)
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d024      	beq.n	800446e <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004428:	2b00      	cmp	r3, #0
 800442a:	d120      	bne.n	800446e <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	69da      	ldr	r2, [r3, #28]
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	4a15      	ldr	r2, [pc, #84]	; (8004490 <_tx_thread_time_slice+0x94>)
 800443a:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	429a      	cmp	r2, r3
 8004444:	d013      	beq.n	800446e <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800444e:	429a      	cmp	r2, r3
 8004450:	d10d      	bne.n	800446e <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	6a12      	ldr	r2, [r2, #32]
 800445a:	490e      	ldr	r1, [pc, #56]	; (8004494 <_tx_thread_time_slice+0x98>)
 800445c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004460:	4b0d      	ldr	r3, [pc, #52]	; (8004498 <_tx_thread_time_slice+0x9c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a0b      	ldr	r2, [pc, #44]	; (8004494 <_tx_thread_time_slice+0x98>)
 8004466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446a:	4a0c      	ldr	r2, [pc, #48]	; (800449c <_tx_thread_time_slice+0xa0>)
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f383 8810 	msr	PRIMASK, r3
}
 8004478:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800447a:	bf00      	nop
 800447c:	371c      	adds	r7, #28
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop
 8004488:	20006bf4 	.word	0x20006bf4
 800448c:	20006d24 	.word	0x20006d24
 8004490:	20007284 	.word	0x20007284
 8004494:	20006c14 	.word	0x20006c14
 8004498:	20006c10 	.word	0x20006c10
 800449c:	20006bf8 	.word	0x20006bf8

080044a0 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b08a      	sub	sp, #40	; 0x28
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80044ac:	f3ef 8310 	mrs	r3, PRIMASK
 80044b0:	617b      	str	r3, [r7, #20]
    return(posture);
 80044b2:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80044b4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80044b6:	b672      	cpsid	i
    return(int_posture);
 80044b8:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 80044ba:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c0:	2b04      	cmp	r3, #4
 80044c2:	d10e      	bne.n	80044e2 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 80044c4:	4b13      	ldr	r3, [pc, #76]	; (8004514 <_tx_thread_timeout+0x74>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	3301      	adds	r3, #1
 80044ca:	4a12      	ldr	r2, [pc, #72]	; (8004514 <_tx_thread_timeout+0x74>)
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f383 8810 	msr	PRIMASK, r3
}
 80044d8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 80044da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80044dc:	f7ff fd2e 	bl	8003f3c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 80044e0:	e013      	b.n	800450a <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044e6:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 80044e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f383 8810 	msr	PRIMASK, r3
}
 80044fa:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d003      	beq.n	800450a <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	69b9      	ldr	r1, [r7, #24]
 8004506:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004508:	4798      	blx	r3
}
 800450a:	bf00      	nop
 800450c:	3728      	adds	r7, #40	; 0x28
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	20006d14 	.word	0x20006d14

08004518 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800451e:	f3ef 8310 	mrs	r3, PRIMASK
 8004522:	607b      	str	r3, [r7, #4]
    return(posture);
 8004524:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8004526:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004528:	b672      	cpsid	i
    return(int_posture);
 800452a:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800452c:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800452e:	4b09      	ldr	r3, [pc, #36]	; (8004554 <_tx_timer_expiration_process+0x3c>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	3301      	adds	r3, #1
 8004534:	4a07      	ldr	r2, [pc, #28]	; (8004554 <_tx_timer_expiration_process+0x3c>)
 8004536:	6013      	str	r3, [r2, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f383 8810 	msr	PRIMASK, r3
}
 8004542:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8004544:	4804      	ldr	r0, [pc, #16]	; (8004558 <_tx_timer_expiration_process+0x40>)
 8004546:	f7ff fcf9 	bl	8003f3c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800454a:	bf00      	nop
 800454c:	3710      	adds	r7, #16
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	20006d14 	.word	0x20006d14
 8004558:	20006dc4 	.word	0x20006dc4

0800455c <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800455c:	b590      	push	{r4, r7, lr}
 800455e:	b089      	sub	sp, #36	; 0x24
 8004560:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8004562:	4b28      	ldr	r3, [pc, #160]	; (8004604 <_tx_timer_initialize+0xa8>)
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8004568:	4b27      	ldr	r3, [pc, #156]	; (8004608 <_tx_timer_initialize+0xac>)
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800456e:	4b27      	ldr	r3, [pc, #156]	; (800460c <_tx_timer_initialize+0xb0>)
 8004570:	2200      	movs	r2, #0
 8004572:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8004574:	4b26      	ldr	r3, [pc, #152]	; (8004610 <_tx_timer_initialize+0xb4>)
 8004576:	2200      	movs	r2, #0
 8004578:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800457a:	4b26      	ldr	r3, [pc, #152]	; (8004614 <_tx_timer_initialize+0xb8>)
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8004580:	2280      	movs	r2, #128	; 0x80
 8004582:	2100      	movs	r1, #0
 8004584:	4824      	ldr	r0, [pc, #144]	; (8004618 <_tx_timer_initialize+0xbc>)
 8004586:	f000 fd99 	bl	80050bc <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800458a:	4b24      	ldr	r3, [pc, #144]	; (800461c <_tx_timer_initialize+0xc0>)
 800458c:	4a22      	ldr	r2, [pc, #136]	; (8004618 <_tx_timer_initialize+0xbc>)
 800458e:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8004590:	4b23      	ldr	r3, [pc, #140]	; (8004620 <_tx_timer_initialize+0xc4>)
 8004592:	4a21      	ldr	r2, [pc, #132]	; (8004618 <_tx_timer_initialize+0xbc>)
 8004594:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8004596:	4b23      	ldr	r3, [pc, #140]	; (8004624 <_tx_timer_initialize+0xc8>)
 8004598:	4a23      	ldr	r2, [pc, #140]	; (8004628 <_tx_timer_initialize+0xcc>)
 800459a:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800459c:	4b21      	ldr	r3, [pc, #132]	; (8004624 <_tx_timer_initialize+0xc8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	3304      	adds	r3, #4
 80045a2:	4a20      	ldr	r2, [pc, #128]	; (8004624 <_tx_timer_initialize+0xc8>)
 80045a4:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 80045a6:	4b21      	ldr	r3, [pc, #132]	; (800462c <_tx_timer_initialize+0xd0>)
 80045a8:	4a21      	ldr	r2, [pc, #132]	; (8004630 <_tx_timer_initialize+0xd4>)
 80045aa:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 80045ac:	4b21      	ldr	r3, [pc, #132]	; (8004634 <_tx_timer_initialize+0xd8>)
 80045ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045b2:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 80045b4:	4b20      	ldr	r3, [pc, #128]	; (8004638 <_tx_timer_initialize+0xdc>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 80045ba:	4b1c      	ldr	r3, [pc, #112]	; (800462c <_tx_timer_initialize+0xd0>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1d      	ldr	r2, [pc, #116]	; (8004634 <_tx_timer_initialize+0xd8>)
 80045c0:	6812      	ldr	r2, [r2, #0]
 80045c2:	491d      	ldr	r1, [pc, #116]	; (8004638 <_tx_timer_initialize+0xdc>)
 80045c4:	6809      	ldr	r1, [r1, #0]
 80045c6:	481c      	ldr	r0, [pc, #112]	; (8004638 <_tx_timer_initialize+0xdc>)
 80045c8:	6800      	ldr	r0, [r0, #0]
 80045ca:	2400      	movs	r4, #0
 80045cc:	9405      	str	r4, [sp, #20]
 80045ce:	2400      	movs	r4, #0
 80045d0:	9404      	str	r4, [sp, #16]
 80045d2:	9003      	str	r0, [sp, #12]
 80045d4:	9102      	str	r1, [sp, #8]
 80045d6:	9201      	str	r2, [sp, #4]
 80045d8:	9300      	str	r3, [sp, #0]
 80045da:	4b18      	ldr	r3, [pc, #96]	; (800463c <_tx_timer_initialize+0xe0>)
 80045dc:	4a18      	ldr	r2, [pc, #96]	; (8004640 <_tx_timer_initialize+0xe4>)
 80045de:	4919      	ldr	r1, [pc, #100]	; (8004644 <_tx_timer_initialize+0xe8>)
 80045e0:	4819      	ldr	r0, [pc, #100]	; (8004648 <_tx_timer_initialize+0xec>)
 80045e2:	f7ff f99f 	bl	8003924 <_tx_thread_create>
 80045e6:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1e5      	bne.n	80045ba <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 80045ee:	4b17      	ldr	r3, [pc, #92]	; (800464c <_tx_timer_initialize+0xf0>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 80045f4:	4b16      	ldr	r3, [pc, #88]	; (8004650 <_tx_timer_initialize+0xf4>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd90      	pop	{r4, r7, pc}
 8004602:	bf00      	nop
 8004604:	20006d20 	.word	0x20006d20
 8004608:	20007284 	.word	0x20007284
 800460c:	20006d24 	.word	0x20006d24
 8004610:	20006db4 	.word	0x20006db4
 8004614:	20006dc0 	.word	0x20006dc0
 8004618:	20006d28 	.word	0x20006d28
 800461c:	20006da8 	.word	0x20006da8
 8004620:	20006db0 	.word	0x20006db0
 8004624:	20006dac 	.word	0x20006dac
 8004628:	20006da4 	.word	0x20006da4
 800462c:	20006e78 	.word	0x20006e78
 8004630:	20006e84 	.word	0x20006e84
 8004634:	20006e7c 	.word	0x20006e7c
 8004638:	20006e80 	.word	0x20006e80
 800463c:	4154494d 	.word	0x4154494d
 8004640:	08004789 	.word	0x08004789
 8004644:	08006520 	.word	0x08006520
 8004648:	20006dc4 	.word	0x20006dc4
 800464c:	20006db8 	.word	0x20006db8
 8004650:	20006dbc 	.word	0x20006dbc

08004654 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8004654:	b480      	push	{r7}
 8004656:	b089      	sub	sp, #36	; 0x24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d04a      	beq.n	80046fe <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	d046      	beq.n	80046fe <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d142      	bne.n	80046fe <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	2b20      	cmp	r3, #32
 800467c:	d902      	bls.n	8004684 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800467e:	231f      	movs	r3, #31
 8004680:	61bb      	str	r3, [r7, #24]
 8004682:	e002      	b.n	800468a <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	3b01      	subs	r3, #1
 8004688:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800468a:	4b20      	ldr	r3, [pc, #128]	; (800470c <_tx_timer_system_activate+0xb8>)
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8004696:	4b1e      	ldr	r3, [pc, #120]	; (8004710 <_tx_timer_system_activate+0xbc>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	429a      	cmp	r2, r3
 800469e:	d30b      	bcc.n	80046b8 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80046a0:	4b1b      	ldr	r3, [pc, #108]	; (8004710 <_tx_timer_system_activate+0xbc>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	69fa      	ldr	r2, [r7, #28]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	109b      	asrs	r3, r3, #2
 80046aa:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 80046ac:	4b19      	ldr	r3, [pc, #100]	; (8004714 <_tx_timer_system_activate+0xc0>)
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	4413      	add	r3, r2
 80046b6:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d109      	bne.n	80046d4 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	e011      	b.n	80046f8 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	69fa      	ldr	r2, [r7, #28]
 80046fc:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 80046fe:	bf00      	nop
 8004700:	3724      	adds	r7, #36	; 0x24
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	20006db0 	.word	0x20006db0
 8004710:	20006dac 	.word	0x20006dac
 8004714:	20006da8 	.word	0x20006da8

08004718 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8004718:	b480      	push	{r7}
 800471a:	b087      	sub	sp, #28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d026      	beq.n	800477a <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	429a      	cmp	r2, r3
 8004738:	d108      	bne.n	800474c <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	429a      	cmp	r2, r3
 8004742:	d117      	bne.n	8004774 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e013      	b.n	8004774 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	429a      	cmp	r2, r3
 8004766:	d105      	bne.n	8004774 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	619a      	str	r2, [r3, #24]
    }
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
	...

08004788 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b098      	sub	sp, #96	; 0x60
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8004790:	2300      	movs	r3, #0
 8004792:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a73      	ldr	r2, [pc, #460]	; (8004964 <_tx_timer_thread_entry+0x1dc>)
 8004798:	4293      	cmp	r3, r2
 800479a:	f040 80de 	bne.w	800495a <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800479e:	f3ef 8310 	mrs	r3, PRIMASK
 80047a2:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 80047a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 80047a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 80047a8:	b672      	cpsid	i
    return(int_posture);
 80047aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 80047ac:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 80047ae:	4b6e      	ldr	r3, [pc, #440]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d003      	beq.n	80047c4 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f107 020c 	add.w	r2, r7, #12
 80047c2:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 80047c4:	4b68      	ldr	r3, [pc, #416]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 80047cc:	4b66      	ldr	r3, [pc, #408]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	3304      	adds	r3, #4
 80047d2:	4a65      	ldr	r2, [pc, #404]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047d4:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 80047d6:	4b64      	ldr	r3, [pc, #400]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	4b64      	ldr	r3, [pc, #400]	; (800496c <_tx_timer_thread_entry+0x1e4>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d103      	bne.n	80047ea <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 80047e2:	4b63      	ldr	r3, [pc, #396]	; (8004970 <_tx_timer_thread_entry+0x1e8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a60      	ldr	r2, [pc, #384]	; (8004968 <_tx_timer_thread_entry+0x1e0>)
 80047e8:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 80047ea:	4b62      	ldr	r3, [pc, #392]	; (8004974 <_tx_timer_thread_entry+0x1ec>)
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047f2:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80047f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f6:	f383 8810 	msr	PRIMASK, r3
}
 80047fa:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80047fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004800:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8004802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8004804:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 8004806:	b672      	cpsid	i
    return(int_posture);
 8004808:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800480a:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800480c:	e07f      	b.n	800490e <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8004818:	2300      	movs	r3, #0
 800481a:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800481c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800481e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004820:	429a      	cmp	r2, r3
 8004822:	d102      	bne.n	800482a <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	e00e      	b.n	8004848 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800482a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8004830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004832:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004834:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8004836:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004838:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800483a:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800483c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800483e:	f107 020c 	add.w	r2, r7, #12
 8004842:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8004844:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004846:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8004848:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	2b20      	cmp	r3, #32
 800484e:	d911      	bls.n	8004874 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 8004850:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 8004858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800485a:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800485c:	2300      	movs	r3, #0
 800485e:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8004860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004862:	f107 0208 	add.w	r2, r7, #8
 8004866:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8004868:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800486a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800486c:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800486e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004870:	60bb      	str	r3, [r7, #8]
 8004872:	e01a      	b.n	80048aa <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8004874:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800487a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8004880:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004886:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8004888:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d009      	beq.n	80048a4 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8004890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004892:	f107 0208 	add.w	r2, r7, #8
 8004896:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8004898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800489a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800489c:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800489e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	e002      	b.n	80048aa <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80048a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048a6:	2200      	movs	r2, #0
 80048a8:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80048aa:	4a33      	ldr	r2, [pc, #204]	; (8004978 <_tx_timer_thread_entry+0x1f0>)
 80048ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048ae:	6013      	str	r3, [r2, #0]
 80048b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80048b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b6:	f383 8810 	msr	PRIMASK, r3
}
 80048ba:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 80048bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d002      	beq.n	80048c8 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 80048c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048c4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80048c6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80048c8:	f3ef 8310 	mrs	r3, PRIMASK
 80048cc:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 80048ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80048d2:	b672      	cpsid	i
    return(int_posture);
 80048d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 80048d6:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 80048d8:	4b27      	ldr	r3, [pc, #156]	; (8004978 <_tx_timer_thread_entry+0x1f0>)
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d105      	bne.n	80048f2 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 80048e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048e8:	2200      	movs	r2, #0
 80048ea:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 80048ec:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80048ee:	f7ff feb1 	bl	8004654 <_tx_timer_system_activate>
 80048f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048f4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	f383 8810 	msr	PRIMASK, r3
}
 80048fc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80048fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004902:	623b      	str	r3, [r7, #32]
    return(posture);
 8004904:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004906:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004908:	b672      	cpsid	i
    return(int_posture);
 800490a:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800490c:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f47f af7c 	bne.w	800480e <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8004916:	4b17      	ldr	r3, [pc, #92]	; (8004974 <_tx_timer_thread_entry+0x1ec>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d116      	bne.n	800494c <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800491e:	4b17      	ldr	r3, [pc, #92]	; (800497c <_tx_timer_thread_entry+0x1f4>)
 8004920:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004924:	2203      	movs	r2, #3
 8004926:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004928:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800492a:	2201      	movs	r2, #1
 800492c:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800492e:	4b14      	ldr	r3, [pc, #80]	; (8004980 <_tx_timer_thread_entry+0x1f8>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3301      	adds	r3, #1
 8004934:	4a12      	ldr	r2, [pc, #72]	; (8004980 <_tx_timer_thread_entry+0x1f8>)
 8004936:	6013      	str	r3, [r2, #0]
 8004938:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800493a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f383 8810 	msr	PRIMASK, r3
}
 8004942:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8004944:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004946:	f7ff fc11 	bl	800416c <_tx_thread_system_suspend>
 800494a:	e728      	b.n	800479e <_tx_timer_thread_entry+0x16>
 800494c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800494e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	bf00      	nop
            TX_DISABLE
 8004958:	e721      	b.n	800479e <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800495a:	bf00      	nop
 800495c:	3760      	adds	r7, #96	; 0x60
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	4154494d 	.word	0x4154494d
 8004968:	20006db0 	.word	0x20006db0
 800496c:	20006dac 	.word	0x20006dac
 8004970:	20006da8 	.word	0x20006da8
 8004974:	20006db4 	.word	0x20006db4
 8004978:	20006dc0 	.word	0x20006dc0
 800497c:	20006dc4 	.word	0x20006dc4
 8004980:	20006d14 	.word	0x20006d14

08004984 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b08a      	sub	sp, #40	; 0x28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d102      	bne.n	80049a2 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800499c:	2302      	movs	r3, #2
 800499e:	627b      	str	r3, [r7, #36]	; 0x24
 80049a0:	e029      	b.n	80049f6 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a2d      	ldr	r2, [pc, #180]	; (8004a5c <_txe_byte_allocate+0xd8>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d002      	beq.n	80049b2 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80049ac:	2302      	movs	r3, #2
 80049ae:	627b      	str	r3, [r7, #36]	; 0x24
 80049b0:	e021      	b.n	80049f6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d102      	bne.n	80049be <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80049b8:	2303      	movs	r3, #3
 80049ba:	627b      	str	r3, [r7, #36]	; 0x24
 80049bc:	e01b      	b.n	80049f6 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d102      	bne.n	80049ca <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80049c4:	2305      	movs	r3, #5
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
 80049c8:	e015      	b.n	80049f6 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d902      	bls.n	80049da <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 80049d4:	2305      	movs	r3, #5
 80049d6:	627b      	str	r3, [r7, #36]	; 0x24
 80049d8:	e00d      	b.n	80049f6 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d00a      	beq.n	80049f6 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80049e0:	f3ef 8305 	mrs	r3, IPSR
 80049e4:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 80049e6:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80049e8:	4b1d      	ldr	r3, [pc, #116]	; (8004a60 <_txe_byte_allocate+0xdc>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80049f2:	2304      	movs	r3, #4
 80049f4:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 80049f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d108      	bne.n	8004a0e <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80049fc:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <_txe_byte_allocate+0xe0>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8004a02:	6a3b      	ldr	r3, [r7, #32]
 8004a04:	4a18      	ldr	r2, [pc, #96]	; (8004a68 <_txe_byte_allocate+0xe4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8004a0a:	2313      	movs	r3, #19
 8004a0c:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d114      	bne.n	8004a3e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004a14:	f3ef 8305 	mrs	r3, IPSR
 8004a18:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004a1a:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004a1c:	4b10      	ldr	r3, [pc, #64]	; (8004a60 <_txe_byte_allocate+0xdc>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00b      	beq.n	8004a3e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004a26:	f3ef 8305 	mrs	r3, IPSR
 8004a2a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004a2c:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	; (8004a60 <_txe_byte_allocate+0xdc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004a38:	d201      	bcs.n	8004a3e <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004a3a:	2313      	movs	r3, #19
 8004a3c:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d106      	bne.n	8004a52 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	68b9      	ldr	r1, [r7, #8]
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f7fe fad8 	bl	8003000 <_tx_byte_allocate>
 8004a50:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3728      	adds	r7, #40	; 0x28
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	42595445 	.word	0x42595445
 8004a60:	2000000c 	.word	0x2000000c
 8004a64:	20006bf4 	.word	0x20006bf4
 8004a68:	20006dc4 	.word	0x20006dc4

08004a6c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b092      	sub	sp, #72	; 0x48
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d102      	bne.n	8004a8a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004a84:	2302      	movs	r3, #2
 8004a86:	647b      	str	r3, [r7, #68]	; 0x44
 8004a88:	e075      	b.n	8004b76 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8004a8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a8c:	2b34      	cmp	r3, #52	; 0x34
 8004a8e:	d002      	beq.n	8004a96 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8004a90:	2302      	movs	r3, #2
 8004a92:	647b      	str	r3, [r7, #68]	; 0x44
 8004a94:	e06f      	b.n	8004b76 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004a96:	f3ef 8310 	mrs	r3, PRIMASK
 8004a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8004a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 8004a9e:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8004aa0:	b672      	cpsid	i
    return(int_posture);
 8004aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004aa4:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004aa6:	4b3b      	ldr	r3, [pc, #236]	; (8004b94 <_txe_byte_pool_create+0x128>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	4a39      	ldr	r2, [pc, #228]	; (8004b94 <_txe_byte_pool_create+0x128>)
 8004aae:	6013      	str	r3, [r2, #0]
 8004ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab2:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab6:	f383 8810 	msr	PRIMASK, r3
}
 8004aba:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8004abc:	4b36      	ldr	r3, [pc, #216]	; (8004b98 <_txe_byte_pool_create+0x12c>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	643b      	str	r3, [r7, #64]	; 0x40
 8004ac6:	e009      	b.n	8004adc <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d00b      	beq.n	8004ae8 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8004ad0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8004ad6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ad8:	3301      	adds	r3, #1
 8004ada:	643b      	str	r3, [r7, #64]	; 0x40
 8004adc:	4b2f      	ldr	r3, [pc, #188]	; (8004b9c <_txe_byte_pool_create+0x130>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d3f0      	bcc.n	8004ac8 <_txe_byte_pool_create+0x5c>
 8004ae6:	e000      	b.n	8004aea <_txe_byte_pool_create+0x7e>
                break;
 8004ae8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004aea:	f3ef 8310 	mrs	r3, PRIMASK
 8004aee:	623b      	str	r3, [r7, #32]
    return(posture);
 8004af0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8004af2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004af4:	b672      	cpsid	i
    return(int_posture);
 8004af6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004af8:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004afa:	4b26      	ldr	r3, [pc, #152]	; (8004b94 <_txe_byte_pool_create+0x128>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	4a24      	ldr	r2, [pc, #144]	; (8004b94 <_txe_byte_pool_create+0x128>)
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b06:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	f383 8810 	msr	PRIMASK, r3
}
 8004b0e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004b10:	f7ff f9da 	bl	8003ec8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d102      	bne.n	8004b22 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8004b1c:	2302      	movs	r3, #2
 8004b1e:	647b      	str	r3, [r7, #68]	; 0x44
 8004b20:	e029      	b.n	8004b76 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d102      	bne.n	8004b2e <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b2c:	e023      	b.n	8004b76 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b63      	cmp	r3, #99	; 0x63
 8004b32:	d802      	bhi.n	8004b3a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8004b34:	2305      	movs	r3, #5
 8004b36:	647b      	str	r3, [r7, #68]	; 0x44
 8004b38:	e01d      	b.n	8004b76 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8004b3a:	4b19      	ldr	r3, [pc, #100]	; (8004ba0 <_txe_byte_pool_create+0x134>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8004b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b42:	4a18      	ldr	r2, [pc, #96]	; (8004ba4 <_txe_byte_pool_create+0x138>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d101      	bne.n	8004b4c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004b48:	2313      	movs	r3, #19
 8004b4a:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b4c:	f3ef 8305 	mrs	r3, IPSR
 8004b50:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004b52:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004b54:	4b14      	ldr	r3, [pc, #80]	; (8004ba8 <_txe_byte_pool_create+0x13c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00b      	beq.n	8004b76 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b5e:	f3ef 8305 	mrs	r3, IPSR
 8004b62:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004b64:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004b66:	4b10      	ldr	r3, [pc, #64]	; (8004ba8 <_txe_byte_pool_create+0x13c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004b70:	d201      	bcs.n	8004b76 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004b72:	2313      	movs	r3, #19
 8004b74:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004b76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d106      	bne.n	8004b8a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	68b9      	ldr	r1, [r7, #8]
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f7fe fb7e 	bl	8003284 <_tx_byte_pool_create>
 8004b88:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 8004b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3748      	adds	r7, #72	; 0x48
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	20006d14 	.word	0x20006d14
 8004b98:	20006be4 	.word	0x20006be4
 8004b9c:	20006be8 	.word	0x20006be8
 8004ba0:	20006bf4 	.word	0x20006bf4
 8004ba4:	20006dc4 	.word	0x20006dc4
 8004ba8:	2000000c 	.word	0x2000000c

08004bac <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b086      	sub	sp, #24
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d102      	bne.n	8004bc4 <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	e01d      	b.n	8004c00 <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8004bc4:	4b14      	ldr	r3, [pc, #80]	; (8004c18 <_txe_byte_release+0x6c>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <_txe_byte_release+0x70>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d101      	bne.n	8004bd6 <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8004bd2:	2313      	movs	r3, #19
 8004bd4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004bd6:	f3ef 8305 	mrs	r3, IPSR
 8004bda:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8004bdc:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004bde:	4b10      	ldr	r3, [pc, #64]	; (8004c20 <_txe_byte_release+0x74>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00b      	beq.n	8004c00 <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004be8:	f3ef 8305 	mrs	r3, IPSR
 8004bec:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8004bee:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004bf0:	4b0b      	ldr	r3, [pc, #44]	; (8004c20 <_txe_byte_release+0x74>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004bfa:	d201      	bcs.n	8004c00 <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004bfc:	2313      	movs	r3, #19
 8004bfe:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d103      	bne.n	8004c0e <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7fe fce0 	bl	80035cc <_tx_byte_release>
 8004c0c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8004c0e:	697b      	ldr	r3, [r7, #20]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3718      	adds	r7, #24
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	20006bf4 	.word	0x20006bf4
 8004c1c:	20006dc4 	.word	0x20006dc4
 8004c20:	2000000c 	.word	0x2000000c

08004c24 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b09a      	sub	sp, #104	; 0x68
 8004c28:	af06      	add	r7, sp, #24
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
 8004c30:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8004c32:	2300      	movs	r3, #0
 8004c34:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d102      	bne.n	8004c42 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004c3c:	230e      	movs	r3, #14
 8004c3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c40:	e0bb      	b.n	8004dba <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8004c42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c44:	2bb4      	cmp	r3, #180	; 0xb4
 8004c46:	d002      	beq.n	8004c4e <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004c48:	230e      	movs	r3, #14
 8004c4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c4c:	e0b5      	b.n	8004dba <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c52:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8004c56:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8004c58:	b672      	cpsid	i
    return(int_posture);
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8004c5c:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8004c5e:	4b64      	ldr	r3, [pc, #400]	; (8004df0 <_txe_thread_create+0x1cc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3301      	adds	r3, #1
 8004c64:	4a62      	ldr	r2, [pc, #392]	; (8004df0 <_txe_thread_create+0x1cc>)
 8004c66:	6013      	str	r3, [r2, #0]
 8004c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6e:	f383 8810 	msr	PRIMASK, r3
}
 8004c72:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8004c74:	2300      	movs	r3, #0
 8004c76:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 8004c78:	4b5e      	ldr	r3, [pc, #376]	; (8004df4 <_txe_thread_create+0x1d0>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8004c7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c80:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8004c82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c84:	3b01      	subs	r3, #1
 8004c86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c88:	4413      	add	r3, r2
 8004c8a:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8004c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8e:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004c90:	2300      	movs	r3, #0
 8004c92:	647b      	str	r3, [r7, #68]	; 0x44
 8004c94:	e02b      	b.n	8004cee <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d101      	bne.n	8004ca2 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8004ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d028      	beq.n	8004cfa <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8004ca8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d308      	bcc.n	8004cc4 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8004cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d203      	bcs.n	8004cc4 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8004cc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d308      	bcc.n	8004ce0 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8004cce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d203      	bcs.n	8004ce0 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8004ce0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce6:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8004ce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cea:	3301      	adds	r3, #1
 8004cec:	647b      	str	r3, [r7, #68]	; 0x44
 8004cee:	4b42      	ldr	r3, [pc, #264]	; (8004df8 <_txe_thread_create+0x1d4>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d3ce      	bcc.n	8004c96 <_txe_thread_create+0x72>
 8004cf8:	e000      	b.n	8004cfc <_txe_thread_create+0xd8>
                break;
 8004cfa:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004cfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004d00:	61fb      	str	r3, [r7, #28]
    return(posture);
 8004d02:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8004d04:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004d06:	b672      	cpsid	i
    return(int_posture);
 8004d08:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8004d0a:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8004d0c:	4b38      	ldr	r3, [pc, #224]	; (8004df0 <_txe_thread_create+0x1cc>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3b01      	subs	r3, #1
 8004d12:	4a37      	ldr	r2, [pc, #220]	; (8004df0 <_txe_thread_create+0x1cc>)
 8004d14:	6013      	str	r3, [r2, #0]
 8004d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d18:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	f383 8810 	msr	PRIMASK, r3
}
 8004d20:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004d22:	f7ff f8d1 	bl	8003ec8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d102      	bne.n	8004d34 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8004d2e:	230e      	movs	r3, #14
 8004d30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d32:	e042      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8004d34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d102      	bne.n	8004d40 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d3e:	e03c      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d102      	bne.n	8004d4c <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8004d46:	2303      	movs	r3, #3
 8004d48:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d4a:	e036      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8004d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d4e:	2bc7      	cmp	r3, #199	; 0xc7
 8004d50:	d802      	bhi.n	8004d58 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8004d52:	2305      	movs	r3, #5
 8004d54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d56:	e030      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8004d58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d5a:	2b3f      	cmp	r3, #63	; 0x3f
 8004d5c:	d902      	bls.n	8004d64 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8004d5e:	230f      	movs	r3, #15
 8004d60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d62:	e02a      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8004d64:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d902      	bls.n	8004d72 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8004d6c:	2318      	movs	r3, #24
 8004d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d70:	e023      	b.n	8004dba <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8004d72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d902      	bls.n	8004d7e <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8004d78:	2310      	movs	r3, #16
 8004d7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d7c:	e01d      	b.n	8004dba <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8004d7e:	4b1f      	ldr	r3, [pc, #124]	; (8004dfc <_txe_thread_create+0x1d8>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8004d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d86:	4a1e      	ldr	r2, [pc, #120]	; (8004e00 <_txe_thread_create+0x1dc>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d101      	bne.n	8004d90 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8004d8c:	2313      	movs	r3, #19
 8004d8e:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004d90:	f3ef 8305 	mrs	r3, IPSR
 8004d94:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004d96:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8004d98:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <_txe_thread_create+0x1e0>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00b      	beq.n	8004dba <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004da2:	f3ef 8305 	mrs	r3, IPSR
 8004da6:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004da8:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8004daa:	4b16      	ldr	r3, [pc, #88]	; (8004e04 <_txe_thread_create+0x1e0>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8004db4:	d201      	bcs.n	8004dba <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8004db6:	2313      	movs	r3, #19
 8004db8:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8004dba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d112      	bne.n	8004de6 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8004dc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dc2:	9305      	str	r3, [sp, #20]
 8004dc4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dc6:	9304      	str	r3, [sp, #16]
 8004dc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004dca:	9303      	str	r3, [sp, #12]
 8004dcc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dce:	9302      	str	r3, [sp, #8]
 8004dd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dd2:	9301      	str	r3, [sp, #4]
 8004dd4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dd6:	9300      	str	r3, [sp, #0]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68b9      	ldr	r1, [r7, #8]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f7fe fda0 	bl	8003924 <_tx_thread_create>
 8004de4:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8004de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3750      	adds	r7, #80	; 0x50
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	20006d14 	.word	0x20006d14
 8004df4:	20006bfc 	.word	0x20006bfc
 8004df8:	20006c00 	.word	0x20006c00
 8004dfc:	20006bf4 	.word	0x20006bf4
 8004e00:	20006dc4 	.word	0x20006dc4
 8004e04:	2000000c 	.word	0x2000000c

08004e08 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d102      	bne.n	8004e1c <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e16:	230e      	movs	r3, #14
 8004e18:	60fb      	str	r3, [r7, #12]
 8004e1a:	e00b      	b.n	8004e34 <_txe_thread_resume+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a07      	ldr	r2, [pc, #28]	; (8004e40 <_txe_thread_resume+0x38>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d002      	beq.n	8004e2c <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e26:	230e      	movs	r3, #14
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	e003      	b.n	8004e34 <_txe_thread_resume+0x2c>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f7fe feaf 	bl	8003b90 <_tx_thread_resume>
 8004e32:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8004e34:	68fb      	ldr	r3, [r7, #12]
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	54485244 	.word	0x54485244

08004e44 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d102      	bne.n	8004e58 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e52:	230e      	movs	r3, #14
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	e00b      	b.n	8004e70 <_txe_thread_suspend+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a07      	ldr	r2, [pc, #28]	; (8004e7c <_txe_thread_suspend+0x38>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d002      	beq.n	8004e68 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8004e62:	230e      	movs	r3, #14
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	e003      	b.n	8004e70 <_txe_thread_suspend+0x2c>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7fe ffbd 	bl	8003de8 <_tx_thread_suspend>
 8004e6e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8004e70:	68fb      	ldr	r3, [r7, #12]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	54485244 	.word	0x54485244

08004e80 <tx_low_power_enter>:
/*                                            compiler warning,           */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_enter(VOID)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e86:	f3ef 8310 	mrs	r3, PRIMASK
 8004e8a:	607b      	str	r3, [r7, #4]
    return(posture);
 8004e8c:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8004e8e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004e90:	b672      	cpsid	i
    return(int_posture);
 8004e92:	683b      	ldr	r3, [r7, #0]
ULONG   tx_low_power_next_expiration;   /* The next timer experation (units of ThreadX timer ticks). */
ULONG   timers_active;
#endif

    /* Disable interrupts while we prepare for low power mode.  */
    TX_DISABLE
 8004e94:	60fb      	str	r3, [r7, #12]


    /* Set the flag indicating that low power has been entered. This 
       flag is checked in tx_low_power_exit to determine if the logic
       used to adjust the ThreadX time is required.  */
    tx_low_power_entered =  TX_TRUE;
 8004e96:	4b07      	ldr	r3, [pc, #28]	; (8004eb4 <tx_low_power_enter+0x34>)
 8004e98:	2201      	movs	r2, #1
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f383 8810 	msr	PRIMASK, r3
}
 8004ea6:	bf00      	nop
#ifdef TX_LOW_POWER_USER_ENTER
    TX_LOW_POWER_USER_ENTER;
#endif

    /* If the low power code returns, this routine returns to the tx_thread_schedule loop.  */
}
 8004ea8:	bf00      	nop
 8004eaa:	3714      	adds	r7, #20
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr
 8004eb4:	20007288 	.word	0x20007288

08004eb8 <tx_low_power_exit>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_exit(VOID)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af00      	add	r7, sp, #0
/* How many ticks to adjust ThreadX timers after exiting low power mode. */
ULONG   tx_low_power_adjust_ticks;


    /* Determine if the interrupt occurred in low power mode.  */
    if (tx_low_power_entered)
 8004ebe:	4b09      	ldr	r3, [pc, #36]	; (8004ee4 <tx_low_power_exit+0x2c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <tx_low_power_exit+0x24>
    {
        /* Yes, low power mode was interrupted.   */

        /* Clear the low power entered flag.  */
        tx_low_power_entered =  TX_FALSE;
 8004ec6:	4b07      	ldr	r3, [pc, #28]	; (8004ee4 <tx_low_power_exit+0x2c>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
#ifdef TX_LOW_POWER_USER_TIMER_ADJUST
        /* Call the user's low-power timer code to obtain the amount of time (in ticks)
           the system has been in low power mode. */
        tx_low_power_adjust_ticks = TX_LOW_POWER_USER_TIMER_ADJUST;
#else
        tx_low_power_adjust_ticks = (ULONG) 0;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	607b      	str	r3, [r7, #4]
#endif

        /* Determine if the ThreadX timer(s) needs incrementing.  */
        if (tx_low_power_adjust_ticks)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <tx_low_power_exit+0x24>
        {
            /* Yes, the ThreadX timer(s) must be incremented.  */
            tx_time_increment(tx_low_power_adjust_ticks);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f806 	bl	8004ee8 <tx_time_increment>
        }
    }
}
 8004edc:	bf00      	nop
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	20007288 	.word	0x20007288

08004ee8 <tx_time_increment>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_time_increment(ULONG time_increment)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b08a      	sub	sp, #40	; 0x28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *temp_list_head;


    /* Determine if there is any time increment.  */
    if (time_increment == 0)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	f000 809b 	beq.w	800502e <tx_time_increment+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004ef8:	f3ef 8310 	mrs	r3, PRIMASK
 8004efc:	613b      	str	r3, [r7, #16]
    return(posture);
 8004efe:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8004f00:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004f02:	b672      	cpsid	i
    return(int_posture);
 8004f04:	68fb      	ldr	r3, [r7, #12]
        /* Nothing to do, just return.  */
        return;
    }

    /* Disable interrupts.  */
    TX_DISABLE
 8004f06:	617b      	str	r3, [r7, #20]

    /* Adjust the system clock.  */
    _tx_timer_system_clock =  _tx_timer_system_clock + time_increment;
 8004f08:	4b4b      	ldr	r3, [pc, #300]	; (8005038 <tx_time_increment+0x150>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4413      	add	r3, r2
 8004f10:	4a49      	ldr	r2, [pc, #292]	; (8005038 <tx_time_increment+0x150>)
 8004f12:	6013      	str	r3, [r2, #0]

    /* Adjust the time slice variable.  */
    if (_tx_timer_time_slice)
 8004f14:	4b49      	ldr	r3, [pc, #292]	; (800503c <tx_time_increment+0x154>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00e      	beq.n	8004f3a <tx_time_increment+0x52>
    {
        /* Decrement the time-slice variable.  */
        if (_tx_timer_time_slice > time_increment)
 8004f1c:	4b47      	ldr	r3, [pc, #284]	; (800503c <tx_time_increment+0x154>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d206      	bcs.n	8004f34 <tx_time_increment+0x4c>
        {
            _tx_timer_time_slice =  _tx_timer_time_slice - time_increment;
 8004f26:	4b45      	ldr	r3, [pc, #276]	; (800503c <tx_time_increment+0x154>)
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	4a43      	ldr	r2, [pc, #268]	; (800503c <tx_time_increment+0x154>)
 8004f30:	6013      	str	r3, [r2, #0]
 8004f32:	e002      	b.n	8004f3a <tx_time_increment+0x52>
        }
        else
        {
            _tx_timer_time_slice =  1;
 8004f34:	4b41      	ldr	r3, [pc, #260]	; (800503c <tx_time_increment+0x154>)
 8004f36:	2201      	movs	r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
        }
    }

    /* Calculate the proper place to position the timer.  */
    timer_list_head =  _tx_timer_current_ptr;
 8004f3a:	4b41      	ldr	r3, [pc, #260]	; (8005040 <tx_time_increment+0x158>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	623b      	str	r3, [r7, #32]

    /* Setup the temporary list pointer.  */
    temp_list_head =  TX_NULL;
 8004f40:	2300      	movs	r3, #0
 8004f42:	61bb      	str	r3, [r7, #24]

    /* Loop to pull all timers off the timer structure and put on the temporary list head.  */
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 8004f44:	2300      	movs	r3, #0
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
 8004f48:	e046      	b.n	8004fd8 <tx_time_increment+0xf0>
    {
        /* Determine if there is a timer list in this entry.  */
        if (*timer_list_head)
 8004f4a:	6a3b      	ldr	r3, [r7, #32]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d034      	beq.n	8004fbc <tx_time_increment+0xd4>
        {
            /* Walk the list and update all the relative times to actual times.  */

            /* Setup the pointer to the expiration list.  */
            next_timer =  *timer_list_head;
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	61fb      	str	r3, [r7, #28]

            /* Loop through the timers active for this relative time slot (determined by i).  */
            do
            {
                /* Determine if the remaining time is larger than the list.  */
                if (next_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2b20      	cmp	r3, #32
 8004f5e:	d908      	bls.n	8004f72 <tx_time_increment+0x8a>
                {
                    /* Calculate the actual expiration time.  */
                    next_timer -> tx_timer_internal_remaining_ticks =
                                    next_timer -> tx_timer_internal_remaining_ticks - (TX_TIMER_ENTRIES - i) + 1;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f66:	4413      	add	r3, r2
 8004f68:	f1a3 021f 	sub.w	r2, r3, #31
                    next_timer -> tx_timer_internal_remaining_ticks =
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	e003      	b.n	8004f7a <tx_time_increment+0x92>
                }
                else
                {
                    /* Calculate the expiration time, which is simply the number of entries in this case.  */
                    next_timer -> tx_timer_internal_remaining_ticks =  i + 1;
 8004f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	601a      	str	r2, [r3, #0]
                }

                /* Move to the next entry in the timer list.  */
                next_timer =  next_timer -> tx_timer_internal_active_next;
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	61fb      	str	r3, [r7, #28]

            } while (next_timer != *timer_list_head);
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	69fa      	ldr	r2, [r7, #28]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d1e6      	bne.n	8004f58 <tx_time_increment+0x70>

            /* NULL terminate the current timer list.  */
            ((*timer_list_head) -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  TX_NULL;
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	2200      	movs	r2, #0
 8004f92:	611a      	str	r2, [r3, #16]

            /* Yes, determine if the temporary list is NULL.  */
            if (temp_list_head == TX_NULL)
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d103      	bne.n	8004fa2 <tx_time_increment+0xba>
            {
                /* First item on the list.  Move the entire linked list.  */
                temp_list_head =  *timer_list_head;
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	61bb      	str	r3, [r7, #24]
 8004fa0:	e009      	b.n	8004fb6 <tx_time_increment+0xce>
            }
            else
            {
                /* No, the temp list already has timers on it. Link the next timer list to the end.  */
                (temp_list_head -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  *timer_list_head;
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	6a3a      	ldr	r2, [r7, #32]
 8004fa8:	6812      	ldr	r2, [r2, #0]
 8004faa:	611a      	str	r2, [r3, #16]

                /* Now update the previous to the new list's previous timer pointer.  */
                temp_list_head -> tx_timer_internal_active_previous =  (*timer_list_head) -> tx_timer_internal_active_previous;
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	695a      	ldr	r2, [r3, #20]
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	615a      	str	r2, [r3, #20]
            }

            /* Now clear the current timer head pointer.  */
            *timer_list_head =  TX_NULL;
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]
        }
        
        /* Move to next timer entry.  */
        timer_list_head++;
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	623b      	str	r3, [r7, #32]

        /* Determine if a wrap around condition has occurred.  */
        if (timer_list_head >= _tx_timer_list_end)
 8004fc2:	4b20      	ldr	r3, [pc, #128]	; (8005044 <tx_time_increment+0x15c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6a3a      	ldr	r2, [r7, #32]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d302      	bcc.n	8004fd2 <tx_time_increment+0xea>
        {
            /* Wrap from the beginning of the list.  */
            timer_list_head =  _tx_timer_list_start;
 8004fcc:	4b1e      	ldr	r3, [pc, #120]	; (8005048 <tx_time_increment+0x160>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	623b      	str	r3, [r7, #32]
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fda:	2b1f      	cmp	r3, #31
 8004fdc:	d9b5      	bls.n	8004f4a <tx_time_increment+0x62>
        }
    }

    /* Set the current timer pointer to the beginning of the list.  */
    _tx_timer_current_ptr =  _tx_timer_list_start;
 8004fde:	4b1a      	ldr	r3, [pc, #104]	; (8005048 <tx_time_increment+0x160>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a17      	ldr	r2, [pc, #92]	; (8005040 <tx_time_increment+0x158>)
 8004fe4:	6013      	str	r3, [r2, #0]

    /* Loop to update and reinsert all the timers in the list.  */
    while (temp_list_head)
 8004fe6:	e019      	b.n	800501c <tx_time_increment+0x134>
    {
        /* Pickup the next timer to update and reinsert.  */
        next_timer =  temp_list_head;
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	61fb      	str	r3, [r7, #28]

        /* Move the temp list head pointer to the next pointer.  */
        temp_list_head =  next_timer -> tx_timer_internal_active_next;
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	61bb      	str	r3, [r7, #24]

        /* Determine if the remaining time is greater than the time increment
           value - this is the normal case.  */
        if (next_timer -> tx_timer_internal_remaining_ticks > time_increment)
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d206      	bcs.n	800500a <tx_time_increment+0x122>
        {
            /* Decrement the elapsed time.  */
            next_timer -> tx_timer_internal_remaining_ticks =  next_timer -> tx_timer_internal_remaining_ticks - time_increment;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	1ad2      	subs	r2, r2, r3
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e002      	b.n	8005010 <tx_time_increment+0x128>
        }
        else
        {
            /* Simply set the expiration value to expire on the next tick.  */
            next_timer -> tx_timer_internal_remaining_ticks =  1;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	2201      	movs	r2, #1
 800500e:	601a      	str	r2, [r3, #0]
        }

        /* Now clear the timer list head pointer for the timer activate function to work properly.  */
        next_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	2200      	movs	r2, #0
 8005014:	619a      	str	r2, [r3, #24]

        /* Now re-insert the timer into the list.  */
        _tx_timer_system_activate(next_timer);
 8005016:	69f8      	ldr	r0, [r7, #28]
 8005018:	f7ff fb1c 	bl	8004654 <_tx_timer_system_activate>
    while (temp_list_head)
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e2      	bne.n	8004fe8 <tx_time_increment+0x100>
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	f383 8810 	msr	PRIMASK, r3
}
 800502c:	e000      	b.n	8005030 <tx_time_increment+0x148>
        return;
 800502e:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8005030:	3728      	adds	r7, #40	; 0x28
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	20006d20 	.word	0x20006d20
 800503c:	20007284 	.word	0x20007284
 8005040:	20006db0 	.word	0x20006db0
 8005044:	20006dac 	.word	0x20006dac
 8005048:	20006da8 	.word	0x20006da8

0800504c <__errno>:
 800504c:	4b01      	ldr	r3, [pc, #4]	; (8005054 <__errno+0x8>)
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	20000010 	.word	0x20000010

08005058 <__libc_init_array>:
 8005058:	b570      	push	{r4, r5, r6, lr}
 800505a:	4d0d      	ldr	r5, [pc, #52]	; (8005090 <__libc_init_array+0x38>)
 800505c:	4c0d      	ldr	r4, [pc, #52]	; (8005094 <__libc_init_array+0x3c>)
 800505e:	1b64      	subs	r4, r4, r5
 8005060:	10a4      	asrs	r4, r4, #2
 8005062:	2600      	movs	r6, #0
 8005064:	42a6      	cmp	r6, r4
 8005066:	d109      	bne.n	800507c <__libc_init_array+0x24>
 8005068:	4d0b      	ldr	r5, [pc, #44]	; (8005098 <__libc_init_array+0x40>)
 800506a:	4c0c      	ldr	r4, [pc, #48]	; (800509c <__libc_init_array+0x44>)
 800506c:	f001 f98a 	bl	8006384 <_init>
 8005070:	1b64      	subs	r4, r4, r5
 8005072:	10a4      	asrs	r4, r4, #2
 8005074:	2600      	movs	r6, #0
 8005076:	42a6      	cmp	r6, r4
 8005078:	d105      	bne.n	8005086 <__libc_init_array+0x2e>
 800507a:	bd70      	pop	{r4, r5, r6, pc}
 800507c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005080:	4798      	blx	r3
 8005082:	3601      	adds	r6, #1
 8005084:	e7ee      	b.n	8005064 <__libc_init_array+0xc>
 8005086:	f855 3b04 	ldr.w	r3, [r5], #4
 800508a:	4798      	blx	r3
 800508c:	3601      	adds	r6, #1
 800508e:	e7f2      	b.n	8005076 <__libc_init_array+0x1e>
 8005090:	080065ec 	.word	0x080065ec
 8005094:	080065ec 	.word	0x080065ec
 8005098:	080065ec 	.word	0x080065ec
 800509c:	080065f0 	.word	0x080065f0

080050a0 <memcpy>:
 80050a0:	440a      	add	r2, r1
 80050a2:	4291      	cmp	r1, r2
 80050a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80050a8:	d100      	bne.n	80050ac <memcpy+0xc>
 80050aa:	4770      	bx	lr
 80050ac:	b510      	push	{r4, lr}
 80050ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050b6:	4291      	cmp	r1, r2
 80050b8:	d1f9      	bne.n	80050ae <memcpy+0xe>
 80050ba:	bd10      	pop	{r4, pc}

080050bc <memset>:
 80050bc:	4402      	add	r2, r0
 80050be:	4603      	mov	r3, r0
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d100      	bne.n	80050c6 <memset+0xa>
 80050c4:	4770      	bx	lr
 80050c6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ca:	e7f9      	b.n	80050c0 <memset+0x4>

080050cc <iprintf>:
 80050cc:	b40f      	push	{r0, r1, r2, r3}
 80050ce:	4b0a      	ldr	r3, [pc, #40]	; (80050f8 <iprintf+0x2c>)
 80050d0:	b513      	push	{r0, r1, r4, lr}
 80050d2:	681c      	ldr	r4, [r3, #0]
 80050d4:	b124      	cbz	r4, 80050e0 <iprintf+0x14>
 80050d6:	69a3      	ldr	r3, [r4, #24]
 80050d8:	b913      	cbnz	r3, 80050e0 <iprintf+0x14>
 80050da:	4620      	mov	r0, r4
 80050dc:	f000 f886 	bl	80051ec <__sinit>
 80050e0:	ab05      	add	r3, sp, #20
 80050e2:	9a04      	ldr	r2, [sp, #16]
 80050e4:	68a1      	ldr	r1, [r4, #8]
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	4620      	mov	r0, r4
 80050ea:	f000 fb39 	bl	8005760 <_vfiprintf_r>
 80050ee:	b002      	add	sp, #8
 80050f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050f4:	b004      	add	sp, #16
 80050f6:	4770      	bx	lr
 80050f8:	20000010 	.word	0x20000010

080050fc <siprintf>:
 80050fc:	b40e      	push	{r1, r2, r3}
 80050fe:	b500      	push	{lr}
 8005100:	b09c      	sub	sp, #112	; 0x70
 8005102:	ab1d      	add	r3, sp, #116	; 0x74
 8005104:	9002      	str	r0, [sp, #8]
 8005106:	9006      	str	r0, [sp, #24]
 8005108:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800510c:	4809      	ldr	r0, [pc, #36]	; (8005134 <siprintf+0x38>)
 800510e:	9107      	str	r1, [sp, #28]
 8005110:	9104      	str	r1, [sp, #16]
 8005112:	4909      	ldr	r1, [pc, #36]	; (8005138 <siprintf+0x3c>)
 8005114:	f853 2b04 	ldr.w	r2, [r3], #4
 8005118:	9105      	str	r1, [sp, #20]
 800511a:	6800      	ldr	r0, [r0, #0]
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	a902      	add	r1, sp, #8
 8005120:	f000 f9f4 	bl	800550c <_svfiprintf_r>
 8005124:	9b02      	ldr	r3, [sp, #8]
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	b01c      	add	sp, #112	; 0x70
 800512c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005130:	b003      	add	sp, #12
 8005132:	4770      	bx	lr
 8005134:	20000010 	.word	0x20000010
 8005138:	ffff0208 	.word	0xffff0208

0800513c <std>:
 800513c:	2300      	movs	r3, #0
 800513e:	b510      	push	{r4, lr}
 8005140:	4604      	mov	r4, r0
 8005142:	e9c0 3300 	strd	r3, r3, [r0]
 8005146:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800514a:	6083      	str	r3, [r0, #8]
 800514c:	8181      	strh	r1, [r0, #12]
 800514e:	6643      	str	r3, [r0, #100]	; 0x64
 8005150:	81c2      	strh	r2, [r0, #14]
 8005152:	6183      	str	r3, [r0, #24]
 8005154:	4619      	mov	r1, r3
 8005156:	2208      	movs	r2, #8
 8005158:	305c      	adds	r0, #92	; 0x5c
 800515a:	f7ff ffaf 	bl	80050bc <memset>
 800515e:	4b05      	ldr	r3, [pc, #20]	; (8005174 <std+0x38>)
 8005160:	6263      	str	r3, [r4, #36]	; 0x24
 8005162:	4b05      	ldr	r3, [pc, #20]	; (8005178 <std+0x3c>)
 8005164:	62a3      	str	r3, [r4, #40]	; 0x28
 8005166:	4b05      	ldr	r3, [pc, #20]	; (800517c <std+0x40>)
 8005168:	62e3      	str	r3, [r4, #44]	; 0x2c
 800516a:	4b05      	ldr	r3, [pc, #20]	; (8005180 <std+0x44>)
 800516c:	6224      	str	r4, [r4, #32]
 800516e:	6323      	str	r3, [r4, #48]	; 0x30
 8005170:	bd10      	pop	{r4, pc}
 8005172:	bf00      	nop
 8005174:	08005d09 	.word	0x08005d09
 8005178:	08005d2b 	.word	0x08005d2b
 800517c:	08005d63 	.word	0x08005d63
 8005180:	08005d87 	.word	0x08005d87

08005184 <_cleanup_r>:
 8005184:	4901      	ldr	r1, [pc, #4]	; (800518c <_cleanup_r+0x8>)
 8005186:	f000 b8af 	b.w	80052e8 <_fwalk_reent>
 800518a:	bf00      	nop
 800518c:	08006061 	.word	0x08006061

08005190 <__sfmoreglue>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	2268      	movs	r2, #104	; 0x68
 8005194:	1e4d      	subs	r5, r1, #1
 8005196:	4355      	muls	r5, r2
 8005198:	460e      	mov	r6, r1
 800519a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800519e:	f000 f8e5 	bl	800536c <_malloc_r>
 80051a2:	4604      	mov	r4, r0
 80051a4:	b140      	cbz	r0, 80051b8 <__sfmoreglue+0x28>
 80051a6:	2100      	movs	r1, #0
 80051a8:	e9c0 1600 	strd	r1, r6, [r0]
 80051ac:	300c      	adds	r0, #12
 80051ae:	60a0      	str	r0, [r4, #8]
 80051b0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80051b4:	f7ff ff82 	bl	80050bc <memset>
 80051b8:	4620      	mov	r0, r4
 80051ba:	bd70      	pop	{r4, r5, r6, pc}

080051bc <__sfp_lock_acquire>:
 80051bc:	4801      	ldr	r0, [pc, #4]	; (80051c4 <__sfp_lock_acquire+0x8>)
 80051be:	f000 b8b3 	b.w	8005328 <__retarget_lock_acquire_recursive>
 80051c2:	bf00      	nop
 80051c4:	2000728d 	.word	0x2000728d

080051c8 <__sfp_lock_release>:
 80051c8:	4801      	ldr	r0, [pc, #4]	; (80051d0 <__sfp_lock_release+0x8>)
 80051ca:	f000 b8ae 	b.w	800532a <__retarget_lock_release_recursive>
 80051ce:	bf00      	nop
 80051d0:	2000728d 	.word	0x2000728d

080051d4 <__sinit_lock_acquire>:
 80051d4:	4801      	ldr	r0, [pc, #4]	; (80051dc <__sinit_lock_acquire+0x8>)
 80051d6:	f000 b8a7 	b.w	8005328 <__retarget_lock_acquire_recursive>
 80051da:	bf00      	nop
 80051dc:	2000728e 	.word	0x2000728e

080051e0 <__sinit_lock_release>:
 80051e0:	4801      	ldr	r0, [pc, #4]	; (80051e8 <__sinit_lock_release+0x8>)
 80051e2:	f000 b8a2 	b.w	800532a <__retarget_lock_release_recursive>
 80051e6:	bf00      	nop
 80051e8:	2000728e 	.word	0x2000728e

080051ec <__sinit>:
 80051ec:	b510      	push	{r4, lr}
 80051ee:	4604      	mov	r4, r0
 80051f0:	f7ff fff0 	bl	80051d4 <__sinit_lock_acquire>
 80051f4:	69a3      	ldr	r3, [r4, #24]
 80051f6:	b11b      	cbz	r3, 8005200 <__sinit+0x14>
 80051f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051fc:	f7ff bff0 	b.w	80051e0 <__sinit_lock_release>
 8005200:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005204:	6523      	str	r3, [r4, #80]	; 0x50
 8005206:	4b13      	ldr	r3, [pc, #76]	; (8005254 <__sinit+0x68>)
 8005208:	4a13      	ldr	r2, [pc, #76]	; (8005258 <__sinit+0x6c>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	62a2      	str	r2, [r4, #40]	; 0x28
 800520e:	42a3      	cmp	r3, r4
 8005210:	bf04      	itt	eq
 8005212:	2301      	moveq	r3, #1
 8005214:	61a3      	streq	r3, [r4, #24]
 8005216:	4620      	mov	r0, r4
 8005218:	f000 f820 	bl	800525c <__sfp>
 800521c:	6060      	str	r0, [r4, #4]
 800521e:	4620      	mov	r0, r4
 8005220:	f000 f81c 	bl	800525c <__sfp>
 8005224:	60a0      	str	r0, [r4, #8]
 8005226:	4620      	mov	r0, r4
 8005228:	f000 f818 	bl	800525c <__sfp>
 800522c:	2200      	movs	r2, #0
 800522e:	60e0      	str	r0, [r4, #12]
 8005230:	2104      	movs	r1, #4
 8005232:	6860      	ldr	r0, [r4, #4]
 8005234:	f7ff ff82 	bl	800513c <std>
 8005238:	68a0      	ldr	r0, [r4, #8]
 800523a:	2201      	movs	r2, #1
 800523c:	2109      	movs	r1, #9
 800523e:	f7ff ff7d 	bl	800513c <std>
 8005242:	68e0      	ldr	r0, [r4, #12]
 8005244:	2202      	movs	r2, #2
 8005246:	2112      	movs	r1, #18
 8005248:	f7ff ff78 	bl	800513c <std>
 800524c:	2301      	movs	r3, #1
 800524e:	61a3      	str	r3, [r4, #24]
 8005250:	e7d2      	b.n	80051f8 <__sinit+0xc>
 8005252:	bf00      	nop
 8005254:	0800654c 	.word	0x0800654c
 8005258:	08005185 	.word	0x08005185

0800525c <__sfp>:
 800525c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800525e:	4607      	mov	r7, r0
 8005260:	f7ff ffac 	bl	80051bc <__sfp_lock_acquire>
 8005264:	4b1e      	ldr	r3, [pc, #120]	; (80052e0 <__sfp+0x84>)
 8005266:	681e      	ldr	r6, [r3, #0]
 8005268:	69b3      	ldr	r3, [r6, #24]
 800526a:	b913      	cbnz	r3, 8005272 <__sfp+0x16>
 800526c:	4630      	mov	r0, r6
 800526e:	f7ff ffbd 	bl	80051ec <__sinit>
 8005272:	3648      	adds	r6, #72	; 0x48
 8005274:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005278:	3b01      	subs	r3, #1
 800527a:	d503      	bpl.n	8005284 <__sfp+0x28>
 800527c:	6833      	ldr	r3, [r6, #0]
 800527e:	b30b      	cbz	r3, 80052c4 <__sfp+0x68>
 8005280:	6836      	ldr	r6, [r6, #0]
 8005282:	e7f7      	b.n	8005274 <__sfp+0x18>
 8005284:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005288:	b9d5      	cbnz	r5, 80052c0 <__sfp+0x64>
 800528a:	4b16      	ldr	r3, [pc, #88]	; (80052e4 <__sfp+0x88>)
 800528c:	60e3      	str	r3, [r4, #12]
 800528e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005292:	6665      	str	r5, [r4, #100]	; 0x64
 8005294:	f000 f847 	bl	8005326 <__retarget_lock_init_recursive>
 8005298:	f7ff ff96 	bl	80051c8 <__sfp_lock_release>
 800529c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80052a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80052a4:	6025      	str	r5, [r4, #0]
 80052a6:	61a5      	str	r5, [r4, #24]
 80052a8:	2208      	movs	r2, #8
 80052aa:	4629      	mov	r1, r5
 80052ac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80052b0:	f7ff ff04 	bl	80050bc <memset>
 80052b4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80052b8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80052bc:	4620      	mov	r0, r4
 80052be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052c0:	3468      	adds	r4, #104	; 0x68
 80052c2:	e7d9      	b.n	8005278 <__sfp+0x1c>
 80052c4:	2104      	movs	r1, #4
 80052c6:	4638      	mov	r0, r7
 80052c8:	f7ff ff62 	bl	8005190 <__sfmoreglue>
 80052cc:	4604      	mov	r4, r0
 80052ce:	6030      	str	r0, [r6, #0]
 80052d0:	2800      	cmp	r0, #0
 80052d2:	d1d5      	bne.n	8005280 <__sfp+0x24>
 80052d4:	f7ff ff78 	bl	80051c8 <__sfp_lock_release>
 80052d8:	230c      	movs	r3, #12
 80052da:	603b      	str	r3, [r7, #0]
 80052dc:	e7ee      	b.n	80052bc <__sfp+0x60>
 80052de:	bf00      	nop
 80052e0:	0800654c 	.word	0x0800654c
 80052e4:	ffff0001 	.word	0xffff0001

080052e8 <_fwalk_reent>:
 80052e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052ec:	4606      	mov	r6, r0
 80052ee:	4688      	mov	r8, r1
 80052f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80052f4:	2700      	movs	r7, #0
 80052f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052fa:	f1b9 0901 	subs.w	r9, r9, #1
 80052fe:	d505      	bpl.n	800530c <_fwalk_reent+0x24>
 8005300:	6824      	ldr	r4, [r4, #0]
 8005302:	2c00      	cmp	r4, #0
 8005304:	d1f7      	bne.n	80052f6 <_fwalk_reent+0xe>
 8005306:	4638      	mov	r0, r7
 8005308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800530c:	89ab      	ldrh	r3, [r5, #12]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d907      	bls.n	8005322 <_fwalk_reent+0x3a>
 8005312:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005316:	3301      	adds	r3, #1
 8005318:	d003      	beq.n	8005322 <_fwalk_reent+0x3a>
 800531a:	4629      	mov	r1, r5
 800531c:	4630      	mov	r0, r6
 800531e:	47c0      	blx	r8
 8005320:	4307      	orrs	r7, r0
 8005322:	3568      	adds	r5, #104	; 0x68
 8005324:	e7e9      	b.n	80052fa <_fwalk_reent+0x12>

08005326 <__retarget_lock_init_recursive>:
 8005326:	4770      	bx	lr

08005328 <__retarget_lock_acquire_recursive>:
 8005328:	4770      	bx	lr

0800532a <__retarget_lock_release_recursive>:
 800532a:	4770      	bx	lr

0800532c <sbrk_aligned>:
 800532c:	b570      	push	{r4, r5, r6, lr}
 800532e:	4e0e      	ldr	r6, [pc, #56]	; (8005368 <sbrk_aligned+0x3c>)
 8005330:	460c      	mov	r4, r1
 8005332:	6831      	ldr	r1, [r6, #0]
 8005334:	4605      	mov	r5, r0
 8005336:	b911      	cbnz	r1, 800533e <sbrk_aligned+0x12>
 8005338:	f000 fcd6 	bl	8005ce8 <_sbrk_r>
 800533c:	6030      	str	r0, [r6, #0]
 800533e:	4621      	mov	r1, r4
 8005340:	4628      	mov	r0, r5
 8005342:	f000 fcd1 	bl	8005ce8 <_sbrk_r>
 8005346:	1c43      	adds	r3, r0, #1
 8005348:	d00a      	beq.n	8005360 <sbrk_aligned+0x34>
 800534a:	1cc4      	adds	r4, r0, #3
 800534c:	f024 0403 	bic.w	r4, r4, #3
 8005350:	42a0      	cmp	r0, r4
 8005352:	d007      	beq.n	8005364 <sbrk_aligned+0x38>
 8005354:	1a21      	subs	r1, r4, r0
 8005356:	4628      	mov	r0, r5
 8005358:	f000 fcc6 	bl	8005ce8 <_sbrk_r>
 800535c:	3001      	adds	r0, #1
 800535e:	d101      	bne.n	8005364 <sbrk_aligned+0x38>
 8005360:	f04f 34ff 	mov.w	r4, #4294967295
 8005364:	4620      	mov	r0, r4
 8005366:	bd70      	pop	{r4, r5, r6, pc}
 8005368:	20007294 	.word	0x20007294

0800536c <_malloc_r>:
 800536c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005370:	1ccd      	adds	r5, r1, #3
 8005372:	f025 0503 	bic.w	r5, r5, #3
 8005376:	3508      	adds	r5, #8
 8005378:	2d0c      	cmp	r5, #12
 800537a:	bf38      	it	cc
 800537c:	250c      	movcc	r5, #12
 800537e:	2d00      	cmp	r5, #0
 8005380:	4607      	mov	r7, r0
 8005382:	db01      	blt.n	8005388 <_malloc_r+0x1c>
 8005384:	42a9      	cmp	r1, r5
 8005386:	d905      	bls.n	8005394 <_malloc_r+0x28>
 8005388:	230c      	movs	r3, #12
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	2600      	movs	r6, #0
 800538e:	4630      	mov	r0, r6
 8005390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005394:	4e2e      	ldr	r6, [pc, #184]	; (8005450 <_malloc_r+0xe4>)
 8005396:	f000 ff31 	bl	80061fc <__malloc_lock>
 800539a:	6833      	ldr	r3, [r6, #0]
 800539c:	461c      	mov	r4, r3
 800539e:	bb34      	cbnz	r4, 80053ee <_malloc_r+0x82>
 80053a0:	4629      	mov	r1, r5
 80053a2:	4638      	mov	r0, r7
 80053a4:	f7ff ffc2 	bl	800532c <sbrk_aligned>
 80053a8:	1c43      	adds	r3, r0, #1
 80053aa:	4604      	mov	r4, r0
 80053ac:	d14d      	bne.n	800544a <_malloc_r+0xde>
 80053ae:	6834      	ldr	r4, [r6, #0]
 80053b0:	4626      	mov	r6, r4
 80053b2:	2e00      	cmp	r6, #0
 80053b4:	d140      	bne.n	8005438 <_malloc_r+0xcc>
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	4631      	mov	r1, r6
 80053ba:	4638      	mov	r0, r7
 80053bc:	eb04 0803 	add.w	r8, r4, r3
 80053c0:	f000 fc92 	bl	8005ce8 <_sbrk_r>
 80053c4:	4580      	cmp	r8, r0
 80053c6:	d13a      	bne.n	800543e <_malloc_r+0xd2>
 80053c8:	6821      	ldr	r1, [r4, #0]
 80053ca:	3503      	adds	r5, #3
 80053cc:	1a6d      	subs	r5, r5, r1
 80053ce:	f025 0503 	bic.w	r5, r5, #3
 80053d2:	3508      	adds	r5, #8
 80053d4:	2d0c      	cmp	r5, #12
 80053d6:	bf38      	it	cc
 80053d8:	250c      	movcc	r5, #12
 80053da:	4629      	mov	r1, r5
 80053dc:	4638      	mov	r0, r7
 80053de:	f7ff ffa5 	bl	800532c <sbrk_aligned>
 80053e2:	3001      	adds	r0, #1
 80053e4:	d02b      	beq.n	800543e <_malloc_r+0xd2>
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	442b      	add	r3, r5
 80053ea:	6023      	str	r3, [r4, #0]
 80053ec:	e00e      	b.n	800540c <_malloc_r+0xa0>
 80053ee:	6822      	ldr	r2, [r4, #0]
 80053f0:	1b52      	subs	r2, r2, r5
 80053f2:	d41e      	bmi.n	8005432 <_malloc_r+0xc6>
 80053f4:	2a0b      	cmp	r2, #11
 80053f6:	d916      	bls.n	8005426 <_malloc_r+0xba>
 80053f8:	1961      	adds	r1, r4, r5
 80053fa:	42a3      	cmp	r3, r4
 80053fc:	6025      	str	r5, [r4, #0]
 80053fe:	bf18      	it	ne
 8005400:	6059      	strne	r1, [r3, #4]
 8005402:	6863      	ldr	r3, [r4, #4]
 8005404:	bf08      	it	eq
 8005406:	6031      	streq	r1, [r6, #0]
 8005408:	5162      	str	r2, [r4, r5]
 800540a:	604b      	str	r3, [r1, #4]
 800540c:	4638      	mov	r0, r7
 800540e:	f104 060b 	add.w	r6, r4, #11
 8005412:	f000 fef9 	bl	8006208 <__malloc_unlock>
 8005416:	f026 0607 	bic.w	r6, r6, #7
 800541a:	1d23      	adds	r3, r4, #4
 800541c:	1af2      	subs	r2, r6, r3
 800541e:	d0b6      	beq.n	800538e <_malloc_r+0x22>
 8005420:	1b9b      	subs	r3, r3, r6
 8005422:	50a3      	str	r3, [r4, r2]
 8005424:	e7b3      	b.n	800538e <_malloc_r+0x22>
 8005426:	6862      	ldr	r2, [r4, #4]
 8005428:	42a3      	cmp	r3, r4
 800542a:	bf0c      	ite	eq
 800542c:	6032      	streq	r2, [r6, #0]
 800542e:	605a      	strne	r2, [r3, #4]
 8005430:	e7ec      	b.n	800540c <_malloc_r+0xa0>
 8005432:	4623      	mov	r3, r4
 8005434:	6864      	ldr	r4, [r4, #4]
 8005436:	e7b2      	b.n	800539e <_malloc_r+0x32>
 8005438:	4634      	mov	r4, r6
 800543a:	6876      	ldr	r6, [r6, #4]
 800543c:	e7b9      	b.n	80053b2 <_malloc_r+0x46>
 800543e:	230c      	movs	r3, #12
 8005440:	603b      	str	r3, [r7, #0]
 8005442:	4638      	mov	r0, r7
 8005444:	f000 fee0 	bl	8006208 <__malloc_unlock>
 8005448:	e7a1      	b.n	800538e <_malloc_r+0x22>
 800544a:	6025      	str	r5, [r4, #0]
 800544c:	e7de      	b.n	800540c <_malloc_r+0xa0>
 800544e:	bf00      	nop
 8005450:	20007290 	.word	0x20007290

08005454 <__ssputs_r>:
 8005454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005458:	688e      	ldr	r6, [r1, #8]
 800545a:	429e      	cmp	r6, r3
 800545c:	4682      	mov	sl, r0
 800545e:	460c      	mov	r4, r1
 8005460:	4690      	mov	r8, r2
 8005462:	461f      	mov	r7, r3
 8005464:	d838      	bhi.n	80054d8 <__ssputs_r+0x84>
 8005466:	898a      	ldrh	r2, [r1, #12]
 8005468:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800546c:	d032      	beq.n	80054d4 <__ssputs_r+0x80>
 800546e:	6825      	ldr	r5, [r4, #0]
 8005470:	6909      	ldr	r1, [r1, #16]
 8005472:	eba5 0901 	sub.w	r9, r5, r1
 8005476:	6965      	ldr	r5, [r4, #20]
 8005478:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800547c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005480:	3301      	adds	r3, #1
 8005482:	444b      	add	r3, r9
 8005484:	106d      	asrs	r5, r5, #1
 8005486:	429d      	cmp	r5, r3
 8005488:	bf38      	it	cc
 800548a:	461d      	movcc	r5, r3
 800548c:	0553      	lsls	r3, r2, #21
 800548e:	d531      	bpl.n	80054f4 <__ssputs_r+0xa0>
 8005490:	4629      	mov	r1, r5
 8005492:	f7ff ff6b 	bl	800536c <_malloc_r>
 8005496:	4606      	mov	r6, r0
 8005498:	b950      	cbnz	r0, 80054b0 <__ssputs_r+0x5c>
 800549a:	230c      	movs	r3, #12
 800549c:	f8ca 3000 	str.w	r3, [sl]
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80054a6:	81a3      	strh	r3, [r4, #12]
 80054a8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054b0:	6921      	ldr	r1, [r4, #16]
 80054b2:	464a      	mov	r2, r9
 80054b4:	f7ff fdf4 	bl	80050a0 <memcpy>
 80054b8:	89a3      	ldrh	r3, [r4, #12]
 80054ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80054be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054c2:	81a3      	strh	r3, [r4, #12]
 80054c4:	6126      	str	r6, [r4, #16]
 80054c6:	6165      	str	r5, [r4, #20]
 80054c8:	444e      	add	r6, r9
 80054ca:	eba5 0509 	sub.w	r5, r5, r9
 80054ce:	6026      	str	r6, [r4, #0]
 80054d0:	60a5      	str	r5, [r4, #8]
 80054d2:	463e      	mov	r6, r7
 80054d4:	42be      	cmp	r6, r7
 80054d6:	d900      	bls.n	80054da <__ssputs_r+0x86>
 80054d8:	463e      	mov	r6, r7
 80054da:	6820      	ldr	r0, [r4, #0]
 80054dc:	4632      	mov	r2, r6
 80054de:	4641      	mov	r1, r8
 80054e0:	f000 fe72 	bl	80061c8 <memmove>
 80054e4:	68a3      	ldr	r3, [r4, #8]
 80054e6:	1b9b      	subs	r3, r3, r6
 80054e8:	60a3      	str	r3, [r4, #8]
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	4433      	add	r3, r6
 80054ee:	6023      	str	r3, [r4, #0]
 80054f0:	2000      	movs	r0, #0
 80054f2:	e7db      	b.n	80054ac <__ssputs_r+0x58>
 80054f4:	462a      	mov	r2, r5
 80054f6:	f000 fed9 	bl	80062ac <_realloc_r>
 80054fa:	4606      	mov	r6, r0
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d1e1      	bne.n	80054c4 <__ssputs_r+0x70>
 8005500:	6921      	ldr	r1, [r4, #16]
 8005502:	4650      	mov	r0, sl
 8005504:	f000 fe86 	bl	8006214 <_free_r>
 8005508:	e7c7      	b.n	800549a <__ssputs_r+0x46>
	...

0800550c <_svfiprintf_r>:
 800550c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005510:	4698      	mov	r8, r3
 8005512:	898b      	ldrh	r3, [r1, #12]
 8005514:	061b      	lsls	r3, r3, #24
 8005516:	b09d      	sub	sp, #116	; 0x74
 8005518:	4607      	mov	r7, r0
 800551a:	460d      	mov	r5, r1
 800551c:	4614      	mov	r4, r2
 800551e:	d50e      	bpl.n	800553e <_svfiprintf_r+0x32>
 8005520:	690b      	ldr	r3, [r1, #16]
 8005522:	b963      	cbnz	r3, 800553e <_svfiprintf_r+0x32>
 8005524:	2140      	movs	r1, #64	; 0x40
 8005526:	f7ff ff21 	bl	800536c <_malloc_r>
 800552a:	6028      	str	r0, [r5, #0]
 800552c:	6128      	str	r0, [r5, #16]
 800552e:	b920      	cbnz	r0, 800553a <_svfiprintf_r+0x2e>
 8005530:	230c      	movs	r3, #12
 8005532:	603b      	str	r3, [r7, #0]
 8005534:	f04f 30ff 	mov.w	r0, #4294967295
 8005538:	e0d1      	b.n	80056de <_svfiprintf_r+0x1d2>
 800553a:	2340      	movs	r3, #64	; 0x40
 800553c:	616b      	str	r3, [r5, #20]
 800553e:	2300      	movs	r3, #0
 8005540:	9309      	str	r3, [sp, #36]	; 0x24
 8005542:	2320      	movs	r3, #32
 8005544:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005548:	f8cd 800c 	str.w	r8, [sp, #12]
 800554c:	2330      	movs	r3, #48	; 0x30
 800554e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056f8 <_svfiprintf_r+0x1ec>
 8005552:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005556:	f04f 0901 	mov.w	r9, #1
 800555a:	4623      	mov	r3, r4
 800555c:	469a      	mov	sl, r3
 800555e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005562:	b10a      	cbz	r2, 8005568 <_svfiprintf_r+0x5c>
 8005564:	2a25      	cmp	r2, #37	; 0x25
 8005566:	d1f9      	bne.n	800555c <_svfiprintf_r+0x50>
 8005568:	ebba 0b04 	subs.w	fp, sl, r4
 800556c:	d00b      	beq.n	8005586 <_svfiprintf_r+0x7a>
 800556e:	465b      	mov	r3, fp
 8005570:	4622      	mov	r2, r4
 8005572:	4629      	mov	r1, r5
 8005574:	4638      	mov	r0, r7
 8005576:	f7ff ff6d 	bl	8005454 <__ssputs_r>
 800557a:	3001      	adds	r0, #1
 800557c:	f000 80aa 	beq.w	80056d4 <_svfiprintf_r+0x1c8>
 8005580:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005582:	445a      	add	r2, fp
 8005584:	9209      	str	r2, [sp, #36]	; 0x24
 8005586:	f89a 3000 	ldrb.w	r3, [sl]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 80a2 	beq.w	80056d4 <_svfiprintf_r+0x1c8>
 8005590:	2300      	movs	r3, #0
 8005592:	f04f 32ff 	mov.w	r2, #4294967295
 8005596:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800559a:	f10a 0a01 	add.w	sl, sl, #1
 800559e:	9304      	str	r3, [sp, #16]
 80055a0:	9307      	str	r3, [sp, #28]
 80055a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055a6:	931a      	str	r3, [sp, #104]	; 0x68
 80055a8:	4654      	mov	r4, sl
 80055aa:	2205      	movs	r2, #5
 80055ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055b0:	4851      	ldr	r0, [pc, #324]	; (80056f8 <_svfiprintf_r+0x1ec>)
 80055b2:	f7fa ff55 	bl	8000460 <memchr>
 80055b6:	9a04      	ldr	r2, [sp, #16]
 80055b8:	b9d8      	cbnz	r0, 80055f2 <_svfiprintf_r+0xe6>
 80055ba:	06d0      	lsls	r0, r2, #27
 80055bc:	bf44      	itt	mi
 80055be:	2320      	movmi	r3, #32
 80055c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055c4:	0711      	lsls	r1, r2, #28
 80055c6:	bf44      	itt	mi
 80055c8:	232b      	movmi	r3, #43	; 0x2b
 80055ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80055ce:	f89a 3000 	ldrb.w	r3, [sl]
 80055d2:	2b2a      	cmp	r3, #42	; 0x2a
 80055d4:	d015      	beq.n	8005602 <_svfiprintf_r+0xf6>
 80055d6:	9a07      	ldr	r2, [sp, #28]
 80055d8:	4654      	mov	r4, sl
 80055da:	2000      	movs	r0, #0
 80055dc:	f04f 0c0a 	mov.w	ip, #10
 80055e0:	4621      	mov	r1, r4
 80055e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055e6:	3b30      	subs	r3, #48	; 0x30
 80055e8:	2b09      	cmp	r3, #9
 80055ea:	d94e      	bls.n	800568a <_svfiprintf_r+0x17e>
 80055ec:	b1b0      	cbz	r0, 800561c <_svfiprintf_r+0x110>
 80055ee:	9207      	str	r2, [sp, #28]
 80055f0:	e014      	b.n	800561c <_svfiprintf_r+0x110>
 80055f2:	eba0 0308 	sub.w	r3, r0, r8
 80055f6:	fa09 f303 	lsl.w	r3, r9, r3
 80055fa:	4313      	orrs	r3, r2
 80055fc:	9304      	str	r3, [sp, #16]
 80055fe:	46a2      	mov	sl, r4
 8005600:	e7d2      	b.n	80055a8 <_svfiprintf_r+0x9c>
 8005602:	9b03      	ldr	r3, [sp, #12]
 8005604:	1d19      	adds	r1, r3, #4
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	9103      	str	r1, [sp, #12]
 800560a:	2b00      	cmp	r3, #0
 800560c:	bfbb      	ittet	lt
 800560e:	425b      	neglt	r3, r3
 8005610:	f042 0202 	orrlt.w	r2, r2, #2
 8005614:	9307      	strge	r3, [sp, #28]
 8005616:	9307      	strlt	r3, [sp, #28]
 8005618:	bfb8      	it	lt
 800561a:	9204      	strlt	r2, [sp, #16]
 800561c:	7823      	ldrb	r3, [r4, #0]
 800561e:	2b2e      	cmp	r3, #46	; 0x2e
 8005620:	d10c      	bne.n	800563c <_svfiprintf_r+0x130>
 8005622:	7863      	ldrb	r3, [r4, #1]
 8005624:	2b2a      	cmp	r3, #42	; 0x2a
 8005626:	d135      	bne.n	8005694 <_svfiprintf_r+0x188>
 8005628:	9b03      	ldr	r3, [sp, #12]
 800562a:	1d1a      	adds	r2, r3, #4
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	9203      	str	r2, [sp, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	bfb8      	it	lt
 8005634:	f04f 33ff 	movlt.w	r3, #4294967295
 8005638:	3402      	adds	r4, #2
 800563a:	9305      	str	r3, [sp, #20]
 800563c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005708 <_svfiprintf_r+0x1fc>
 8005640:	7821      	ldrb	r1, [r4, #0]
 8005642:	2203      	movs	r2, #3
 8005644:	4650      	mov	r0, sl
 8005646:	f7fa ff0b 	bl	8000460 <memchr>
 800564a:	b140      	cbz	r0, 800565e <_svfiprintf_r+0x152>
 800564c:	2340      	movs	r3, #64	; 0x40
 800564e:	eba0 000a 	sub.w	r0, r0, sl
 8005652:	fa03 f000 	lsl.w	r0, r3, r0
 8005656:	9b04      	ldr	r3, [sp, #16]
 8005658:	4303      	orrs	r3, r0
 800565a:	3401      	adds	r4, #1
 800565c:	9304      	str	r3, [sp, #16]
 800565e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005662:	4826      	ldr	r0, [pc, #152]	; (80056fc <_svfiprintf_r+0x1f0>)
 8005664:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005668:	2206      	movs	r2, #6
 800566a:	f7fa fef9 	bl	8000460 <memchr>
 800566e:	2800      	cmp	r0, #0
 8005670:	d038      	beq.n	80056e4 <_svfiprintf_r+0x1d8>
 8005672:	4b23      	ldr	r3, [pc, #140]	; (8005700 <_svfiprintf_r+0x1f4>)
 8005674:	bb1b      	cbnz	r3, 80056be <_svfiprintf_r+0x1b2>
 8005676:	9b03      	ldr	r3, [sp, #12]
 8005678:	3307      	adds	r3, #7
 800567a:	f023 0307 	bic.w	r3, r3, #7
 800567e:	3308      	adds	r3, #8
 8005680:	9303      	str	r3, [sp, #12]
 8005682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005684:	4433      	add	r3, r6
 8005686:	9309      	str	r3, [sp, #36]	; 0x24
 8005688:	e767      	b.n	800555a <_svfiprintf_r+0x4e>
 800568a:	fb0c 3202 	mla	r2, ip, r2, r3
 800568e:	460c      	mov	r4, r1
 8005690:	2001      	movs	r0, #1
 8005692:	e7a5      	b.n	80055e0 <_svfiprintf_r+0xd4>
 8005694:	2300      	movs	r3, #0
 8005696:	3401      	adds	r4, #1
 8005698:	9305      	str	r3, [sp, #20]
 800569a:	4619      	mov	r1, r3
 800569c:	f04f 0c0a 	mov.w	ip, #10
 80056a0:	4620      	mov	r0, r4
 80056a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056a6:	3a30      	subs	r2, #48	; 0x30
 80056a8:	2a09      	cmp	r2, #9
 80056aa:	d903      	bls.n	80056b4 <_svfiprintf_r+0x1a8>
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d0c5      	beq.n	800563c <_svfiprintf_r+0x130>
 80056b0:	9105      	str	r1, [sp, #20]
 80056b2:	e7c3      	b.n	800563c <_svfiprintf_r+0x130>
 80056b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80056b8:	4604      	mov	r4, r0
 80056ba:	2301      	movs	r3, #1
 80056bc:	e7f0      	b.n	80056a0 <_svfiprintf_r+0x194>
 80056be:	ab03      	add	r3, sp, #12
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	462a      	mov	r2, r5
 80056c4:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <_svfiprintf_r+0x1f8>)
 80056c6:	a904      	add	r1, sp, #16
 80056c8:	4638      	mov	r0, r7
 80056ca:	f3af 8000 	nop.w
 80056ce:	1c42      	adds	r2, r0, #1
 80056d0:	4606      	mov	r6, r0
 80056d2:	d1d6      	bne.n	8005682 <_svfiprintf_r+0x176>
 80056d4:	89ab      	ldrh	r3, [r5, #12]
 80056d6:	065b      	lsls	r3, r3, #25
 80056d8:	f53f af2c 	bmi.w	8005534 <_svfiprintf_r+0x28>
 80056dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056de:	b01d      	add	sp, #116	; 0x74
 80056e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056e4:	ab03      	add	r3, sp, #12
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	462a      	mov	r2, r5
 80056ea:	4b06      	ldr	r3, [pc, #24]	; (8005704 <_svfiprintf_r+0x1f8>)
 80056ec:	a904      	add	r1, sp, #16
 80056ee:	4638      	mov	r0, r7
 80056f0:	f000 f9d4 	bl	8005a9c <_printf_i>
 80056f4:	e7eb      	b.n	80056ce <_svfiprintf_r+0x1c2>
 80056f6:	bf00      	nop
 80056f8:	080065b0 	.word	0x080065b0
 80056fc:	080065ba 	.word	0x080065ba
 8005700:	00000000 	.word	0x00000000
 8005704:	08005455 	.word	0x08005455
 8005708:	080065b6 	.word	0x080065b6

0800570c <__sfputc_r>:
 800570c:	6893      	ldr	r3, [r2, #8]
 800570e:	3b01      	subs	r3, #1
 8005710:	2b00      	cmp	r3, #0
 8005712:	b410      	push	{r4}
 8005714:	6093      	str	r3, [r2, #8]
 8005716:	da08      	bge.n	800572a <__sfputc_r+0x1e>
 8005718:	6994      	ldr	r4, [r2, #24]
 800571a:	42a3      	cmp	r3, r4
 800571c:	db01      	blt.n	8005722 <__sfputc_r+0x16>
 800571e:	290a      	cmp	r1, #10
 8005720:	d103      	bne.n	800572a <__sfputc_r+0x1e>
 8005722:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005726:	f000 bb33 	b.w	8005d90 <__swbuf_r>
 800572a:	6813      	ldr	r3, [r2, #0]
 800572c:	1c58      	adds	r0, r3, #1
 800572e:	6010      	str	r0, [r2, #0]
 8005730:	7019      	strb	r1, [r3, #0]
 8005732:	4608      	mov	r0, r1
 8005734:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005738:	4770      	bx	lr

0800573a <__sfputs_r>:
 800573a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800573c:	4606      	mov	r6, r0
 800573e:	460f      	mov	r7, r1
 8005740:	4614      	mov	r4, r2
 8005742:	18d5      	adds	r5, r2, r3
 8005744:	42ac      	cmp	r4, r5
 8005746:	d101      	bne.n	800574c <__sfputs_r+0x12>
 8005748:	2000      	movs	r0, #0
 800574a:	e007      	b.n	800575c <__sfputs_r+0x22>
 800574c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005750:	463a      	mov	r2, r7
 8005752:	4630      	mov	r0, r6
 8005754:	f7ff ffda 	bl	800570c <__sfputc_r>
 8005758:	1c43      	adds	r3, r0, #1
 800575a:	d1f3      	bne.n	8005744 <__sfputs_r+0xa>
 800575c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005760 <_vfiprintf_r>:
 8005760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005764:	460d      	mov	r5, r1
 8005766:	b09d      	sub	sp, #116	; 0x74
 8005768:	4614      	mov	r4, r2
 800576a:	4698      	mov	r8, r3
 800576c:	4606      	mov	r6, r0
 800576e:	b118      	cbz	r0, 8005778 <_vfiprintf_r+0x18>
 8005770:	6983      	ldr	r3, [r0, #24]
 8005772:	b90b      	cbnz	r3, 8005778 <_vfiprintf_r+0x18>
 8005774:	f7ff fd3a 	bl	80051ec <__sinit>
 8005778:	4b89      	ldr	r3, [pc, #548]	; (80059a0 <_vfiprintf_r+0x240>)
 800577a:	429d      	cmp	r5, r3
 800577c:	d11b      	bne.n	80057b6 <_vfiprintf_r+0x56>
 800577e:	6875      	ldr	r5, [r6, #4]
 8005780:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005782:	07d9      	lsls	r1, r3, #31
 8005784:	d405      	bmi.n	8005792 <_vfiprintf_r+0x32>
 8005786:	89ab      	ldrh	r3, [r5, #12]
 8005788:	059a      	lsls	r2, r3, #22
 800578a:	d402      	bmi.n	8005792 <_vfiprintf_r+0x32>
 800578c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800578e:	f7ff fdcb 	bl	8005328 <__retarget_lock_acquire_recursive>
 8005792:	89ab      	ldrh	r3, [r5, #12]
 8005794:	071b      	lsls	r3, r3, #28
 8005796:	d501      	bpl.n	800579c <_vfiprintf_r+0x3c>
 8005798:	692b      	ldr	r3, [r5, #16]
 800579a:	b9eb      	cbnz	r3, 80057d8 <_vfiprintf_r+0x78>
 800579c:	4629      	mov	r1, r5
 800579e:	4630      	mov	r0, r6
 80057a0:	f000 fb5a 	bl	8005e58 <__swsetup_r>
 80057a4:	b1c0      	cbz	r0, 80057d8 <_vfiprintf_r+0x78>
 80057a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80057a8:	07dc      	lsls	r4, r3, #31
 80057aa:	d50e      	bpl.n	80057ca <_vfiprintf_r+0x6a>
 80057ac:	f04f 30ff 	mov.w	r0, #4294967295
 80057b0:	b01d      	add	sp, #116	; 0x74
 80057b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b6:	4b7b      	ldr	r3, [pc, #492]	; (80059a4 <_vfiprintf_r+0x244>)
 80057b8:	429d      	cmp	r5, r3
 80057ba:	d101      	bne.n	80057c0 <_vfiprintf_r+0x60>
 80057bc:	68b5      	ldr	r5, [r6, #8]
 80057be:	e7df      	b.n	8005780 <_vfiprintf_r+0x20>
 80057c0:	4b79      	ldr	r3, [pc, #484]	; (80059a8 <_vfiprintf_r+0x248>)
 80057c2:	429d      	cmp	r5, r3
 80057c4:	bf08      	it	eq
 80057c6:	68f5      	ldreq	r5, [r6, #12]
 80057c8:	e7da      	b.n	8005780 <_vfiprintf_r+0x20>
 80057ca:	89ab      	ldrh	r3, [r5, #12]
 80057cc:	0598      	lsls	r0, r3, #22
 80057ce:	d4ed      	bmi.n	80057ac <_vfiprintf_r+0x4c>
 80057d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80057d2:	f7ff fdaa 	bl	800532a <__retarget_lock_release_recursive>
 80057d6:	e7e9      	b.n	80057ac <_vfiprintf_r+0x4c>
 80057d8:	2300      	movs	r3, #0
 80057da:	9309      	str	r3, [sp, #36]	; 0x24
 80057dc:	2320      	movs	r3, #32
 80057de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80057e6:	2330      	movs	r3, #48	; 0x30
 80057e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80059ac <_vfiprintf_r+0x24c>
 80057ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057f0:	f04f 0901 	mov.w	r9, #1
 80057f4:	4623      	mov	r3, r4
 80057f6:	469a      	mov	sl, r3
 80057f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057fc:	b10a      	cbz	r2, 8005802 <_vfiprintf_r+0xa2>
 80057fe:	2a25      	cmp	r2, #37	; 0x25
 8005800:	d1f9      	bne.n	80057f6 <_vfiprintf_r+0x96>
 8005802:	ebba 0b04 	subs.w	fp, sl, r4
 8005806:	d00b      	beq.n	8005820 <_vfiprintf_r+0xc0>
 8005808:	465b      	mov	r3, fp
 800580a:	4622      	mov	r2, r4
 800580c:	4629      	mov	r1, r5
 800580e:	4630      	mov	r0, r6
 8005810:	f7ff ff93 	bl	800573a <__sfputs_r>
 8005814:	3001      	adds	r0, #1
 8005816:	f000 80aa 	beq.w	800596e <_vfiprintf_r+0x20e>
 800581a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800581c:	445a      	add	r2, fp
 800581e:	9209      	str	r2, [sp, #36]	; 0x24
 8005820:	f89a 3000 	ldrb.w	r3, [sl]
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 80a2 	beq.w	800596e <_vfiprintf_r+0x20e>
 800582a:	2300      	movs	r3, #0
 800582c:	f04f 32ff 	mov.w	r2, #4294967295
 8005830:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005834:	f10a 0a01 	add.w	sl, sl, #1
 8005838:	9304      	str	r3, [sp, #16]
 800583a:	9307      	str	r3, [sp, #28]
 800583c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005840:	931a      	str	r3, [sp, #104]	; 0x68
 8005842:	4654      	mov	r4, sl
 8005844:	2205      	movs	r2, #5
 8005846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800584a:	4858      	ldr	r0, [pc, #352]	; (80059ac <_vfiprintf_r+0x24c>)
 800584c:	f7fa fe08 	bl	8000460 <memchr>
 8005850:	9a04      	ldr	r2, [sp, #16]
 8005852:	b9d8      	cbnz	r0, 800588c <_vfiprintf_r+0x12c>
 8005854:	06d1      	lsls	r1, r2, #27
 8005856:	bf44      	itt	mi
 8005858:	2320      	movmi	r3, #32
 800585a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800585e:	0713      	lsls	r3, r2, #28
 8005860:	bf44      	itt	mi
 8005862:	232b      	movmi	r3, #43	; 0x2b
 8005864:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005868:	f89a 3000 	ldrb.w	r3, [sl]
 800586c:	2b2a      	cmp	r3, #42	; 0x2a
 800586e:	d015      	beq.n	800589c <_vfiprintf_r+0x13c>
 8005870:	9a07      	ldr	r2, [sp, #28]
 8005872:	4654      	mov	r4, sl
 8005874:	2000      	movs	r0, #0
 8005876:	f04f 0c0a 	mov.w	ip, #10
 800587a:	4621      	mov	r1, r4
 800587c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005880:	3b30      	subs	r3, #48	; 0x30
 8005882:	2b09      	cmp	r3, #9
 8005884:	d94e      	bls.n	8005924 <_vfiprintf_r+0x1c4>
 8005886:	b1b0      	cbz	r0, 80058b6 <_vfiprintf_r+0x156>
 8005888:	9207      	str	r2, [sp, #28]
 800588a:	e014      	b.n	80058b6 <_vfiprintf_r+0x156>
 800588c:	eba0 0308 	sub.w	r3, r0, r8
 8005890:	fa09 f303 	lsl.w	r3, r9, r3
 8005894:	4313      	orrs	r3, r2
 8005896:	9304      	str	r3, [sp, #16]
 8005898:	46a2      	mov	sl, r4
 800589a:	e7d2      	b.n	8005842 <_vfiprintf_r+0xe2>
 800589c:	9b03      	ldr	r3, [sp, #12]
 800589e:	1d19      	adds	r1, r3, #4
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	9103      	str	r1, [sp, #12]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	bfbb      	ittet	lt
 80058a8:	425b      	neglt	r3, r3
 80058aa:	f042 0202 	orrlt.w	r2, r2, #2
 80058ae:	9307      	strge	r3, [sp, #28]
 80058b0:	9307      	strlt	r3, [sp, #28]
 80058b2:	bfb8      	it	lt
 80058b4:	9204      	strlt	r2, [sp, #16]
 80058b6:	7823      	ldrb	r3, [r4, #0]
 80058b8:	2b2e      	cmp	r3, #46	; 0x2e
 80058ba:	d10c      	bne.n	80058d6 <_vfiprintf_r+0x176>
 80058bc:	7863      	ldrb	r3, [r4, #1]
 80058be:	2b2a      	cmp	r3, #42	; 0x2a
 80058c0:	d135      	bne.n	800592e <_vfiprintf_r+0x1ce>
 80058c2:	9b03      	ldr	r3, [sp, #12]
 80058c4:	1d1a      	adds	r2, r3, #4
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	9203      	str	r2, [sp, #12]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bfb8      	it	lt
 80058ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80058d2:	3402      	adds	r4, #2
 80058d4:	9305      	str	r3, [sp, #20]
 80058d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80059bc <_vfiprintf_r+0x25c>
 80058da:	7821      	ldrb	r1, [r4, #0]
 80058dc:	2203      	movs	r2, #3
 80058de:	4650      	mov	r0, sl
 80058e0:	f7fa fdbe 	bl	8000460 <memchr>
 80058e4:	b140      	cbz	r0, 80058f8 <_vfiprintf_r+0x198>
 80058e6:	2340      	movs	r3, #64	; 0x40
 80058e8:	eba0 000a 	sub.w	r0, r0, sl
 80058ec:	fa03 f000 	lsl.w	r0, r3, r0
 80058f0:	9b04      	ldr	r3, [sp, #16]
 80058f2:	4303      	orrs	r3, r0
 80058f4:	3401      	adds	r4, #1
 80058f6:	9304      	str	r3, [sp, #16]
 80058f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058fc:	482c      	ldr	r0, [pc, #176]	; (80059b0 <_vfiprintf_r+0x250>)
 80058fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005902:	2206      	movs	r2, #6
 8005904:	f7fa fdac 	bl	8000460 <memchr>
 8005908:	2800      	cmp	r0, #0
 800590a:	d03f      	beq.n	800598c <_vfiprintf_r+0x22c>
 800590c:	4b29      	ldr	r3, [pc, #164]	; (80059b4 <_vfiprintf_r+0x254>)
 800590e:	bb1b      	cbnz	r3, 8005958 <_vfiprintf_r+0x1f8>
 8005910:	9b03      	ldr	r3, [sp, #12]
 8005912:	3307      	adds	r3, #7
 8005914:	f023 0307 	bic.w	r3, r3, #7
 8005918:	3308      	adds	r3, #8
 800591a:	9303      	str	r3, [sp, #12]
 800591c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591e:	443b      	add	r3, r7
 8005920:	9309      	str	r3, [sp, #36]	; 0x24
 8005922:	e767      	b.n	80057f4 <_vfiprintf_r+0x94>
 8005924:	fb0c 3202 	mla	r2, ip, r2, r3
 8005928:	460c      	mov	r4, r1
 800592a:	2001      	movs	r0, #1
 800592c:	e7a5      	b.n	800587a <_vfiprintf_r+0x11a>
 800592e:	2300      	movs	r3, #0
 8005930:	3401      	adds	r4, #1
 8005932:	9305      	str	r3, [sp, #20]
 8005934:	4619      	mov	r1, r3
 8005936:	f04f 0c0a 	mov.w	ip, #10
 800593a:	4620      	mov	r0, r4
 800593c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005940:	3a30      	subs	r2, #48	; 0x30
 8005942:	2a09      	cmp	r2, #9
 8005944:	d903      	bls.n	800594e <_vfiprintf_r+0x1ee>
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0c5      	beq.n	80058d6 <_vfiprintf_r+0x176>
 800594a:	9105      	str	r1, [sp, #20]
 800594c:	e7c3      	b.n	80058d6 <_vfiprintf_r+0x176>
 800594e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005952:	4604      	mov	r4, r0
 8005954:	2301      	movs	r3, #1
 8005956:	e7f0      	b.n	800593a <_vfiprintf_r+0x1da>
 8005958:	ab03      	add	r3, sp, #12
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	462a      	mov	r2, r5
 800595e:	4b16      	ldr	r3, [pc, #88]	; (80059b8 <_vfiprintf_r+0x258>)
 8005960:	a904      	add	r1, sp, #16
 8005962:	4630      	mov	r0, r6
 8005964:	f3af 8000 	nop.w
 8005968:	4607      	mov	r7, r0
 800596a:	1c78      	adds	r0, r7, #1
 800596c:	d1d6      	bne.n	800591c <_vfiprintf_r+0x1bc>
 800596e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005970:	07d9      	lsls	r1, r3, #31
 8005972:	d405      	bmi.n	8005980 <_vfiprintf_r+0x220>
 8005974:	89ab      	ldrh	r3, [r5, #12]
 8005976:	059a      	lsls	r2, r3, #22
 8005978:	d402      	bmi.n	8005980 <_vfiprintf_r+0x220>
 800597a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800597c:	f7ff fcd5 	bl	800532a <__retarget_lock_release_recursive>
 8005980:	89ab      	ldrh	r3, [r5, #12]
 8005982:	065b      	lsls	r3, r3, #25
 8005984:	f53f af12 	bmi.w	80057ac <_vfiprintf_r+0x4c>
 8005988:	9809      	ldr	r0, [sp, #36]	; 0x24
 800598a:	e711      	b.n	80057b0 <_vfiprintf_r+0x50>
 800598c:	ab03      	add	r3, sp, #12
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	462a      	mov	r2, r5
 8005992:	4b09      	ldr	r3, [pc, #36]	; (80059b8 <_vfiprintf_r+0x258>)
 8005994:	a904      	add	r1, sp, #16
 8005996:	4630      	mov	r0, r6
 8005998:	f000 f880 	bl	8005a9c <_printf_i>
 800599c:	e7e4      	b.n	8005968 <_vfiprintf_r+0x208>
 800599e:	bf00      	nop
 80059a0:	08006570 	.word	0x08006570
 80059a4:	08006590 	.word	0x08006590
 80059a8:	08006550 	.word	0x08006550
 80059ac:	080065b0 	.word	0x080065b0
 80059b0:	080065ba 	.word	0x080065ba
 80059b4:	00000000 	.word	0x00000000
 80059b8:	0800573b 	.word	0x0800573b
 80059bc:	080065b6 	.word	0x080065b6

080059c0 <_printf_common>:
 80059c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059c4:	4616      	mov	r6, r2
 80059c6:	4699      	mov	r9, r3
 80059c8:	688a      	ldr	r2, [r1, #8]
 80059ca:	690b      	ldr	r3, [r1, #16]
 80059cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80059d0:	4293      	cmp	r3, r2
 80059d2:	bfb8      	it	lt
 80059d4:	4613      	movlt	r3, r2
 80059d6:	6033      	str	r3, [r6, #0]
 80059d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80059dc:	4607      	mov	r7, r0
 80059de:	460c      	mov	r4, r1
 80059e0:	b10a      	cbz	r2, 80059e6 <_printf_common+0x26>
 80059e2:	3301      	adds	r3, #1
 80059e4:	6033      	str	r3, [r6, #0]
 80059e6:	6823      	ldr	r3, [r4, #0]
 80059e8:	0699      	lsls	r1, r3, #26
 80059ea:	bf42      	ittt	mi
 80059ec:	6833      	ldrmi	r3, [r6, #0]
 80059ee:	3302      	addmi	r3, #2
 80059f0:	6033      	strmi	r3, [r6, #0]
 80059f2:	6825      	ldr	r5, [r4, #0]
 80059f4:	f015 0506 	ands.w	r5, r5, #6
 80059f8:	d106      	bne.n	8005a08 <_printf_common+0x48>
 80059fa:	f104 0a19 	add.w	sl, r4, #25
 80059fe:	68e3      	ldr	r3, [r4, #12]
 8005a00:	6832      	ldr	r2, [r6, #0]
 8005a02:	1a9b      	subs	r3, r3, r2
 8005a04:	42ab      	cmp	r3, r5
 8005a06:	dc26      	bgt.n	8005a56 <_printf_common+0x96>
 8005a08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a0c:	1e13      	subs	r3, r2, #0
 8005a0e:	6822      	ldr	r2, [r4, #0]
 8005a10:	bf18      	it	ne
 8005a12:	2301      	movne	r3, #1
 8005a14:	0692      	lsls	r2, r2, #26
 8005a16:	d42b      	bmi.n	8005a70 <_printf_common+0xb0>
 8005a18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a1c:	4649      	mov	r1, r9
 8005a1e:	4638      	mov	r0, r7
 8005a20:	47c0      	blx	r8
 8005a22:	3001      	adds	r0, #1
 8005a24:	d01e      	beq.n	8005a64 <_printf_common+0xa4>
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	68e5      	ldr	r5, [r4, #12]
 8005a2a:	6832      	ldr	r2, [r6, #0]
 8005a2c:	f003 0306 	and.w	r3, r3, #6
 8005a30:	2b04      	cmp	r3, #4
 8005a32:	bf08      	it	eq
 8005a34:	1aad      	subeq	r5, r5, r2
 8005a36:	68a3      	ldr	r3, [r4, #8]
 8005a38:	6922      	ldr	r2, [r4, #16]
 8005a3a:	bf0c      	ite	eq
 8005a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a40:	2500      	movne	r5, #0
 8005a42:	4293      	cmp	r3, r2
 8005a44:	bfc4      	itt	gt
 8005a46:	1a9b      	subgt	r3, r3, r2
 8005a48:	18ed      	addgt	r5, r5, r3
 8005a4a:	2600      	movs	r6, #0
 8005a4c:	341a      	adds	r4, #26
 8005a4e:	42b5      	cmp	r5, r6
 8005a50:	d11a      	bne.n	8005a88 <_printf_common+0xc8>
 8005a52:	2000      	movs	r0, #0
 8005a54:	e008      	b.n	8005a68 <_printf_common+0xa8>
 8005a56:	2301      	movs	r3, #1
 8005a58:	4652      	mov	r2, sl
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	47c0      	blx	r8
 8005a60:	3001      	adds	r0, #1
 8005a62:	d103      	bne.n	8005a6c <_printf_common+0xac>
 8005a64:	f04f 30ff 	mov.w	r0, #4294967295
 8005a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a6c:	3501      	adds	r5, #1
 8005a6e:	e7c6      	b.n	80059fe <_printf_common+0x3e>
 8005a70:	18e1      	adds	r1, r4, r3
 8005a72:	1c5a      	adds	r2, r3, #1
 8005a74:	2030      	movs	r0, #48	; 0x30
 8005a76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a7a:	4422      	add	r2, r4
 8005a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a84:	3302      	adds	r3, #2
 8005a86:	e7c7      	b.n	8005a18 <_printf_common+0x58>
 8005a88:	2301      	movs	r3, #1
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	4649      	mov	r1, r9
 8005a8e:	4638      	mov	r0, r7
 8005a90:	47c0      	blx	r8
 8005a92:	3001      	adds	r0, #1
 8005a94:	d0e6      	beq.n	8005a64 <_printf_common+0xa4>
 8005a96:	3601      	adds	r6, #1
 8005a98:	e7d9      	b.n	8005a4e <_printf_common+0x8e>
	...

08005a9c <_printf_i>:
 8005a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa0:	7e0f      	ldrb	r7, [r1, #24]
 8005aa2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005aa4:	2f78      	cmp	r7, #120	; 0x78
 8005aa6:	4691      	mov	r9, r2
 8005aa8:	4680      	mov	r8, r0
 8005aaa:	460c      	mov	r4, r1
 8005aac:	469a      	mov	sl, r3
 8005aae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ab2:	d807      	bhi.n	8005ac4 <_printf_i+0x28>
 8005ab4:	2f62      	cmp	r7, #98	; 0x62
 8005ab6:	d80a      	bhi.n	8005ace <_printf_i+0x32>
 8005ab8:	2f00      	cmp	r7, #0
 8005aba:	f000 80d8 	beq.w	8005c6e <_printf_i+0x1d2>
 8005abe:	2f58      	cmp	r7, #88	; 0x58
 8005ac0:	f000 80a3 	beq.w	8005c0a <_printf_i+0x16e>
 8005ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ac8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005acc:	e03a      	b.n	8005b44 <_printf_i+0xa8>
 8005ace:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ad2:	2b15      	cmp	r3, #21
 8005ad4:	d8f6      	bhi.n	8005ac4 <_printf_i+0x28>
 8005ad6:	a101      	add	r1, pc, #4	; (adr r1, 8005adc <_printf_i+0x40>)
 8005ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005adc:	08005b35 	.word	0x08005b35
 8005ae0:	08005b49 	.word	0x08005b49
 8005ae4:	08005ac5 	.word	0x08005ac5
 8005ae8:	08005ac5 	.word	0x08005ac5
 8005aec:	08005ac5 	.word	0x08005ac5
 8005af0:	08005ac5 	.word	0x08005ac5
 8005af4:	08005b49 	.word	0x08005b49
 8005af8:	08005ac5 	.word	0x08005ac5
 8005afc:	08005ac5 	.word	0x08005ac5
 8005b00:	08005ac5 	.word	0x08005ac5
 8005b04:	08005ac5 	.word	0x08005ac5
 8005b08:	08005c55 	.word	0x08005c55
 8005b0c:	08005b79 	.word	0x08005b79
 8005b10:	08005c37 	.word	0x08005c37
 8005b14:	08005ac5 	.word	0x08005ac5
 8005b18:	08005ac5 	.word	0x08005ac5
 8005b1c:	08005c77 	.word	0x08005c77
 8005b20:	08005ac5 	.word	0x08005ac5
 8005b24:	08005b79 	.word	0x08005b79
 8005b28:	08005ac5 	.word	0x08005ac5
 8005b2c:	08005ac5 	.word	0x08005ac5
 8005b30:	08005c3f 	.word	0x08005c3f
 8005b34:	682b      	ldr	r3, [r5, #0]
 8005b36:	1d1a      	adds	r2, r3, #4
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	602a      	str	r2, [r5, #0]
 8005b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b44:	2301      	movs	r3, #1
 8005b46:	e0a3      	b.n	8005c90 <_printf_i+0x1f4>
 8005b48:	6820      	ldr	r0, [r4, #0]
 8005b4a:	6829      	ldr	r1, [r5, #0]
 8005b4c:	0606      	lsls	r6, r0, #24
 8005b4e:	f101 0304 	add.w	r3, r1, #4
 8005b52:	d50a      	bpl.n	8005b6a <_printf_i+0xce>
 8005b54:	680e      	ldr	r6, [r1, #0]
 8005b56:	602b      	str	r3, [r5, #0]
 8005b58:	2e00      	cmp	r6, #0
 8005b5a:	da03      	bge.n	8005b64 <_printf_i+0xc8>
 8005b5c:	232d      	movs	r3, #45	; 0x2d
 8005b5e:	4276      	negs	r6, r6
 8005b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b64:	485e      	ldr	r0, [pc, #376]	; (8005ce0 <_printf_i+0x244>)
 8005b66:	230a      	movs	r3, #10
 8005b68:	e019      	b.n	8005b9e <_printf_i+0x102>
 8005b6a:	680e      	ldr	r6, [r1, #0]
 8005b6c:	602b      	str	r3, [r5, #0]
 8005b6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005b72:	bf18      	it	ne
 8005b74:	b236      	sxthne	r6, r6
 8005b76:	e7ef      	b.n	8005b58 <_printf_i+0xbc>
 8005b78:	682b      	ldr	r3, [r5, #0]
 8005b7a:	6820      	ldr	r0, [r4, #0]
 8005b7c:	1d19      	adds	r1, r3, #4
 8005b7e:	6029      	str	r1, [r5, #0]
 8005b80:	0601      	lsls	r1, r0, #24
 8005b82:	d501      	bpl.n	8005b88 <_printf_i+0xec>
 8005b84:	681e      	ldr	r6, [r3, #0]
 8005b86:	e002      	b.n	8005b8e <_printf_i+0xf2>
 8005b88:	0646      	lsls	r6, r0, #25
 8005b8a:	d5fb      	bpl.n	8005b84 <_printf_i+0xe8>
 8005b8c:	881e      	ldrh	r6, [r3, #0]
 8005b8e:	4854      	ldr	r0, [pc, #336]	; (8005ce0 <_printf_i+0x244>)
 8005b90:	2f6f      	cmp	r7, #111	; 0x6f
 8005b92:	bf0c      	ite	eq
 8005b94:	2308      	moveq	r3, #8
 8005b96:	230a      	movne	r3, #10
 8005b98:	2100      	movs	r1, #0
 8005b9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005b9e:	6865      	ldr	r5, [r4, #4]
 8005ba0:	60a5      	str	r5, [r4, #8]
 8005ba2:	2d00      	cmp	r5, #0
 8005ba4:	bfa2      	ittt	ge
 8005ba6:	6821      	ldrge	r1, [r4, #0]
 8005ba8:	f021 0104 	bicge.w	r1, r1, #4
 8005bac:	6021      	strge	r1, [r4, #0]
 8005bae:	b90e      	cbnz	r6, 8005bb4 <_printf_i+0x118>
 8005bb0:	2d00      	cmp	r5, #0
 8005bb2:	d04d      	beq.n	8005c50 <_printf_i+0x1b4>
 8005bb4:	4615      	mov	r5, r2
 8005bb6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bba:	fb03 6711 	mls	r7, r3, r1, r6
 8005bbe:	5dc7      	ldrb	r7, [r0, r7]
 8005bc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bc4:	4637      	mov	r7, r6
 8005bc6:	42bb      	cmp	r3, r7
 8005bc8:	460e      	mov	r6, r1
 8005bca:	d9f4      	bls.n	8005bb6 <_printf_i+0x11a>
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d10b      	bne.n	8005be8 <_printf_i+0x14c>
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	07de      	lsls	r6, r3, #31
 8005bd4:	d508      	bpl.n	8005be8 <_printf_i+0x14c>
 8005bd6:	6923      	ldr	r3, [r4, #16]
 8005bd8:	6861      	ldr	r1, [r4, #4]
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	bfde      	ittt	le
 8005bde:	2330      	movle	r3, #48	; 0x30
 8005be0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005be4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005be8:	1b52      	subs	r2, r2, r5
 8005bea:	6122      	str	r2, [r4, #16]
 8005bec:	f8cd a000 	str.w	sl, [sp]
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	aa03      	add	r2, sp, #12
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4640      	mov	r0, r8
 8005bf8:	f7ff fee2 	bl	80059c0 <_printf_common>
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d14c      	bne.n	8005c9a <_printf_i+0x1fe>
 8005c00:	f04f 30ff 	mov.w	r0, #4294967295
 8005c04:	b004      	add	sp, #16
 8005c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0a:	4835      	ldr	r0, [pc, #212]	; (8005ce0 <_printf_i+0x244>)
 8005c0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c10:	6829      	ldr	r1, [r5, #0]
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c18:	6029      	str	r1, [r5, #0]
 8005c1a:	061d      	lsls	r5, r3, #24
 8005c1c:	d514      	bpl.n	8005c48 <_printf_i+0x1ac>
 8005c1e:	07df      	lsls	r7, r3, #31
 8005c20:	bf44      	itt	mi
 8005c22:	f043 0320 	orrmi.w	r3, r3, #32
 8005c26:	6023      	strmi	r3, [r4, #0]
 8005c28:	b91e      	cbnz	r6, 8005c32 <_printf_i+0x196>
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	f023 0320 	bic.w	r3, r3, #32
 8005c30:	6023      	str	r3, [r4, #0]
 8005c32:	2310      	movs	r3, #16
 8005c34:	e7b0      	b.n	8005b98 <_printf_i+0xfc>
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	f043 0320 	orr.w	r3, r3, #32
 8005c3c:	6023      	str	r3, [r4, #0]
 8005c3e:	2378      	movs	r3, #120	; 0x78
 8005c40:	4828      	ldr	r0, [pc, #160]	; (8005ce4 <_printf_i+0x248>)
 8005c42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c46:	e7e3      	b.n	8005c10 <_printf_i+0x174>
 8005c48:	0659      	lsls	r1, r3, #25
 8005c4a:	bf48      	it	mi
 8005c4c:	b2b6      	uxthmi	r6, r6
 8005c4e:	e7e6      	b.n	8005c1e <_printf_i+0x182>
 8005c50:	4615      	mov	r5, r2
 8005c52:	e7bb      	b.n	8005bcc <_printf_i+0x130>
 8005c54:	682b      	ldr	r3, [r5, #0]
 8005c56:	6826      	ldr	r6, [r4, #0]
 8005c58:	6961      	ldr	r1, [r4, #20]
 8005c5a:	1d18      	adds	r0, r3, #4
 8005c5c:	6028      	str	r0, [r5, #0]
 8005c5e:	0635      	lsls	r5, r6, #24
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	d501      	bpl.n	8005c68 <_printf_i+0x1cc>
 8005c64:	6019      	str	r1, [r3, #0]
 8005c66:	e002      	b.n	8005c6e <_printf_i+0x1d2>
 8005c68:	0670      	lsls	r0, r6, #25
 8005c6a:	d5fb      	bpl.n	8005c64 <_printf_i+0x1c8>
 8005c6c:	8019      	strh	r1, [r3, #0]
 8005c6e:	2300      	movs	r3, #0
 8005c70:	6123      	str	r3, [r4, #16]
 8005c72:	4615      	mov	r5, r2
 8005c74:	e7ba      	b.n	8005bec <_printf_i+0x150>
 8005c76:	682b      	ldr	r3, [r5, #0]
 8005c78:	1d1a      	adds	r2, r3, #4
 8005c7a:	602a      	str	r2, [r5, #0]
 8005c7c:	681d      	ldr	r5, [r3, #0]
 8005c7e:	6862      	ldr	r2, [r4, #4]
 8005c80:	2100      	movs	r1, #0
 8005c82:	4628      	mov	r0, r5
 8005c84:	f7fa fbec 	bl	8000460 <memchr>
 8005c88:	b108      	cbz	r0, 8005c8e <_printf_i+0x1f2>
 8005c8a:	1b40      	subs	r0, r0, r5
 8005c8c:	6060      	str	r0, [r4, #4]
 8005c8e:	6863      	ldr	r3, [r4, #4]
 8005c90:	6123      	str	r3, [r4, #16]
 8005c92:	2300      	movs	r3, #0
 8005c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c98:	e7a8      	b.n	8005bec <_printf_i+0x150>
 8005c9a:	6923      	ldr	r3, [r4, #16]
 8005c9c:	462a      	mov	r2, r5
 8005c9e:	4649      	mov	r1, r9
 8005ca0:	4640      	mov	r0, r8
 8005ca2:	47d0      	blx	sl
 8005ca4:	3001      	adds	r0, #1
 8005ca6:	d0ab      	beq.n	8005c00 <_printf_i+0x164>
 8005ca8:	6823      	ldr	r3, [r4, #0]
 8005caa:	079b      	lsls	r3, r3, #30
 8005cac:	d413      	bmi.n	8005cd6 <_printf_i+0x23a>
 8005cae:	68e0      	ldr	r0, [r4, #12]
 8005cb0:	9b03      	ldr	r3, [sp, #12]
 8005cb2:	4298      	cmp	r0, r3
 8005cb4:	bfb8      	it	lt
 8005cb6:	4618      	movlt	r0, r3
 8005cb8:	e7a4      	b.n	8005c04 <_printf_i+0x168>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	4632      	mov	r2, r6
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	4640      	mov	r0, r8
 8005cc2:	47d0      	blx	sl
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d09b      	beq.n	8005c00 <_printf_i+0x164>
 8005cc8:	3501      	adds	r5, #1
 8005cca:	68e3      	ldr	r3, [r4, #12]
 8005ccc:	9903      	ldr	r1, [sp, #12]
 8005cce:	1a5b      	subs	r3, r3, r1
 8005cd0:	42ab      	cmp	r3, r5
 8005cd2:	dcf2      	bgt.n	8005cba <_printf_i+0x21e>
 8005cd4:	e7eb      	b.n	8005cae <_printf_i+0x212>
 8005cd6:	2500      	movs	r5, #0
 8005cd8:	f104 0619 	add.w	r6, r4, #25
 8005cdc:	e7f5      	b.n	8005cca <_printf_i+0x22e>
 8005cde:	bf00      	nop
 8005ce0:	080065c1 	.word	0x080065c1
 8005ce4:	080065d2 	.word	0x080065d2

08005ce8 <_sbrk_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d06      	ldr	r5, [pc, #24]	; (8005d04 <_sbrk_r+0x1c>)
 8005cec:	2300      	movs	r3, #0
 8005cee:	4604      	mov	r4, r0
 8005cf0:	4608      	mov	r0, r1
 8005cf2:	602b      	str	r3, [r5, #0]
 8005cf4:	f7fb f9b4 	bl	8001060 <_sbrk>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_sbrk_r+0x1a>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_sbrk_r+0x1a>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	20007298 	.word	0x20007298

08005d08 <__sread>:
 8005d08:	b510      	push	{r4, lr}
 8005d0a:	460c      	mov	r4, r1
 8005d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d10:	f000 fafc 	bl	800630c <_read_r>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	bfab      	itete	ge
 8005d18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005d1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005d1c:	181b      	addge	r3, r3, r0
 8005d1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005d22:	bfac      	ite	ge
 8005d24:	6563      	strge	r3, [r4, #84]	; 0x54
 8005d26:	81a3      	strhlt	r3, [r4, #12]
 8005d28:	bd10      	pop	{r4, pc}

08005d2a <__swrite>:
 8005d2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d2e:	461f      	mov	r7, r3
 8005d30:	898b      	ldrh	r3, [r1, #12]
 8005d32:	05db      	lsls	r3, r3, #23
 8005d34:	4605      	mov	r5, r0
 8005d36:	460c      	mov	r4, r1
 8005d38:	4616      	mov	r6, r2
 8005d3a:	d505      	bpl.n	8005d48 <__swrite+0x1e>
 8005d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d40:	2302      	movs	r3, #2
 8005d42:	2200      	movs	r2, #0
 8005d44:	f000 f9c8 	bl	80060d8 <_lseek_r>
 8005d48:	89a3      	ldrh	r3, [r4, #12]
 8005d4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d52:	81a3      	strh	r3, [r4, #12]
 8005d54:	4632      	mov	r2, r6
 8005d56:	463b      	mov	r3, r7
 8005d58:	4628      	mov	r0, r5
 8005d5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d5e:	f000 b869 	b.w	8005e34 <_write_r>

08005d62 <__sseek>:
 8005d62:	b510      	push	{r4, lr}
 8005d64:	460c      	mov	r4, r1
 8005d66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d6a:	f000 f9b5 	bl	80060d8 <_lseek_r>
 8005d6e:	1c43      	adds	r3, r0, #1
 8005d70:	89a3      	ldrh	r3, [r4, #12]
 8005d72:	bf15      	itete	ne
 8005d74:	6560      	strne	r0, [r4, #84]	; 0x54
 8005d76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d7e:	81a3      	strheq	r3, [r4, #12]
 8005d80:	bf18      	it	ne
 8005d82:	81a3      	strhne	r3, [r4, #12]
 8005d84:	bd10      	pop	{r4, pc}

08005d86 <__sclose>:
 8005d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d8a:	f000 b8d3 	b.w	8005f34 <_close_r>
	...

08005d90 <__swbuf_r>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	460e      	mov	r6, r1
 8005d94:	4614      	mov	r4, r2
 8005d96:	4605      	mov	r5, r0
 8005d98:	b118      	cbz	r0, 8005da2 <__swbuf_r+0x12>
 8005d9a:	6983      	ldr	r3, [r0, #24]
 8005d9c:	b90b      	cbnz	r3, 8005da2 <__swbuf_r+0x12>
 8005d9e:	f7ff fa25 	bl	80051ec <__sinit>
 8005da2:	4b21      	ldr	r3, [pc, #132]	; (8005e28 <__swbuf_r+0x98>)
 8005da4:	429c      	cmp	r4, r3
 8005da6:	d12b      	bne.n	8005e00 <__swbuf_r+0x70>
 8005da8:	686c      	ldr	r4, [r5, #4]
 8005daa:	69a3      	ldr	r3, [r4, #24]
 8005dac:	60a3      	str	r3, [r4, #8]
 8005dae:	89a3      	ldrh	r3, [r4, #12]
 8005db0:	071a      	lsls	r2, r3, #28
 8005db2:	d52f      	bpl.n	8005e14 <__swbuf_r+0x84>
 8005db4:	6923      	ldr	r3, [r4, #16]
 8005db6:	b36b      	cbz	r3, 8005e14 <__swbuf_r+0x84>
 8005db8:	6923      	ldr	r3, [r4, #16]
 8005dba:	6820      	ldr	r0, [r4, #0]
 8005dbc:	1ac0      	subs	r0, r0, r3
 8005dbe:	6963      	ldr	r3, [r4, #20]
 8005dc0:	b2f6      	uxtb	r6, r6
 8005dc2:	4283      	cmp	r3, r0
 8005dc4:	4637      	mov	r7, r6
 8005dc6:	dc04      	bgt.n	8005dd2 <__swbuf_r+0x42>
 8005dc8:	4621      	mov	r1, r4
 8005dca:	4628      	mov	r0, r5
 8005dcc:	f000 f948 	bl	8006060 <_fflush_r>
 8005dd0:	bb30      	cbnz	r0, 8005e20 <__swbuf_r+0x90>
 8005dd2:	68a3      	ldr	r3, [r4, #8]
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	60a3      	str	r3, [r4, #8]
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	1c5a      	adds	r2, r3, #1
 8005ddc:	6022      	str	r2, [r4, #0]
 8005dde:	701e      	strb	r6, [r3, #0]
 8005de0:	6963      	ldr	r3, [r4, #20]
 8005de2:	3001      	adds	r0, #1
 8005de4:	4283      	cmp	r3, r0
 8005de6:	d004      	beq.n	8005df2 <__swbuf_r+0x62>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	07db      	lsls	r3, r3, #31
 8005dec:	d506      	bpl.n	8005dfc <__swbuf_r+0x6c>
 8005dee:	2e0a      	cmp	r6, #10
 8005df0:	d104      	bne.n	8005dfc <__swbuf_r+0x6c>
 8005df2:	4621      	mov	r1, r4
 8005df4:	4628      	mov	r0, r5
 8005df6:	f000 f933 	bl	8006060 <_fflush_r>
 8005dfa:	b988      	cbnz	r0, 8005e20 <__swbuf_r+0x90>
 8005dfc:	4638      	mov	r0, r7
 8005dfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e00:	4b0a      	ldr	r3, [pc, #40]	; (8005e2c <__swbuf_r+0x9c>)
 8005e02:	429c      	cmp	r4, r3
 8005e04:	d101      	bne.n	8005e0a <__swbuf_r+0x7a>
 8005e06:	68ac      	ldr	r4, [r5, #8]
 8005e08:	e7cf      	b.n	8005daa <__swbuf_r+0x1a>
 8005e0a:	4b09      	ldr	r3, [pc, #36]	; (8005e30 <__swbuf_r+0xa0>)
 8005e0c:	429c      	cmp	r4, r3
 8005e0e:	bf08      	it	eq
 8005e10:	68ec      	ldreq	r4, [r5, #12]
 8005e12:	e7ca      	b.n	8005daa <__swbuf_r+0x1a>
 8005e14:	4621      	mov	r1, r4
 8005e16:	4628      	mov	r0, r5
 8005e18:	f000 f81e 	bl	8005e58 <__swsetup_r>
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	d0cb      	beq.n	8005db8 <__swbuf_r+0x28>
 8005e20:	f04f 37ff 	mov.w	r7, #4294967295
 8005e24:	e7ea      	b.n	8005dfc <__swbuf_r+0x6c>
 8005e26:	bf00      	nop
 8005e28:	08006570 	.word	0x08006570
 8005e2c:	08006590 	.word	0x08006590
 8005e30:	08006550 	.word	0x08006550

08005e34 <_write_r>:
 8005e34:	b538      	push	{r3, r4, r5, lr}
 8005e36:	4d07      	ldr	r5, [pc, #28]	; (8005e54 <_write_r+0x20>)
 8005e38:	4604      	mov	r4, r0
 8005e3a:	4608      	mov	r0, r1
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	2200      	movs	r2, #0
 8005e40:	602a      	str	r2, [r5, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	f7fa fd14 	bl	8000870 <_write>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d102      	bne.n	8005e52 <_write_r+0x1e>
 8005e4c:	682b      	ldr	r3, [r5, #0]
 8005e4e:	b103      	cbz	r3, 8005e52 <_write_r+0x1e>
 8005e50:	6023      	str	r3, [r4, #0]
 8005e52:	bd38      	pop	{r3, r4, r5, pc}
 8005e54:	20007298 	.word	0x20007298

08005e58 <__swsetup_r>:
 8005e58:	4b32      	ldr	r3, [pc, #200]	; (8005f24 <__swsetup_r+0xcc>)
 8005e5a:	b570      	push	{r4, r5, r6, lr}
 8005e5c:	681d      	ldr	r5, [r3, #0]
 8005e5e:	4606      	mov	r6, r0
 8005e60:	460c      	mov	r4, r1
 8005e62:	b125      	cbz	r5, 8005e6e <__swsetup_r+0x16>
 8005e64:	69ab      	ldr	r3, [r5, #24]
 8005e66:	b913      	cbnz	r3, 8005e6e <__swsetup_r+0x16>
 8005e68:	4628      	mov	r0, r5
 8005e6a:	f7ff f9bf 	bl	80051ec <__sinit>
 8005e6e:	4b2e      	ldr	r3, [pc, #184]	; (8005f28 <__swsetup_r+0xd0>)
 8005e70:	429c      	cmp	r4, r3
 8005e72:	d10f      	bne.n	8005e94 <__swsetup_r+0x3c>
 8005e74:	686c      	ldr	r4, [r5, #4]
 8005e76:	89a3      	ldrh	r3, [r4, #12]
 8005e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e7c:	0719      	lsls	r1, r3, #28
 8005e7e:	d42c      	bmi.n	8005eda <__swsetup_r+0x82>
 8005e80:	06dd      	lsls	r5, r3, #27
 8005e82:	d411      	bmi.n	8005ea8 <__swsetup_r+0x50>
 8005e84:	2309      	movs	r3, #9
 8005e86:	6033      	str	r3, [r6, #0]
 8005e88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e8c:	81a3      	strh	r3, [r4, #12]
 8005e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e92:	e03e      	b.n	8005f12 <__swsetup_r+0xba>
 8005e94:	4b25      	ldr	r3, [pc, #148]	; (8005f2c <__swsetup_r+0xd4>)
 8005e96:	429c      	cmp	r4, r3
 8005e98:	d101      	bne.n	8005e9e <__swsetup_r+0x46>
 8005e9a:	68ac      	ldr	r4, [r5, #8]
 8005e9c:	e7eb      	b.n	8005e76 <__swsetup_r+0x1e>
 8005e9e:	4b24      	ldr	r3, [pc, #144]	; (8005f30 <__swsetup_r+0xd8>)
 8005ea0:	429c      	cmp	r4, r3
 8005ea2:	bf08      	it	eq
 8005ea4:	68ec      	ldreq	r4, [r5, #12]
 8005ea6:	e7e6      	b.n	8005e76 <__swsetup_r+0x1e>
 8005ea8:	0758      	lsls	r0, r3, #29
 8005eaa:	d512      	bpl.n	8005ed2 <__swsetup_r+0x7a>
 8005eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005eae:	b141      	cbz	r1, 8005ec2 <__swsetup_r+0x6a>
 8005eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005eb4:	4299      	cmp	r1, r3
 8005eb6:	d002      	beq.n	8005ebe <__swsetup_r+0x66>
 8005eb8:	4630      	mov	r0, r6
 8005eba:	f000 f9ab 	bl	8006214 <_free_r>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005ec8:	81a3      	strh	r3, [r4, #12]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6063      	str	r3, [r4, #4]
 8005ece:	6923      	ldr	r3, [r4, #16]
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	89a3      	ldrh	r3, [r4, #12]
 8005ed4:	f043 0308 	orr.w	r3, r3, #8
 8005ed8:	81a3      	strh	r3, [r4, #12]
 8005eda:	6923      	ldr	r3, [r4, #16]
 8005edc:	b94b      	cbnz	r3, 8005ef2 <__swsetup_r+0x9a>
 8005ede:	89a3      	ldrh	r3, [r4, #12]
 8005ee0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ee4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ee8:	d003      	beq.n	8005ef2 <__swsetup_r+0x9a>
 8005eea:	4621      	mov	r1, r4
 8005eec:	4630      	mov	r0, r6
 8005eee:	f000 f92b 	bl	8006148 <__smakebuf_r>
 8005ef2:	89a0      	ldrh	r0, [r4, #12]
 8005ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ef8:	f010 0301 	ands.w	r3, r0, #1
 8005efc:	d00a      	beq.n	8005f14 <__swsetup_r+0xbc>
 8005efe:	2300      	movs	r3, #0
 8005f00:	60a3      	str	r3, [r4, #8]
 8005f02:	6963      	ldr	r3, [r4, #20]
 8005f04:	425b      	negs	r3, r3
 8005f06:	61a3      	str	r3, [r4, #24]
 8005f08:	6923      	ldr	r3, [r4, #16]
 8005f0a:	b943      	cbnz	r3, 8005f1e <__swsetup_r+0xc6>
 8005f0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f10:	d1ba      	bne.n	8005e88 <__swsetup_r+0x30>
 8005f12:	bd70      	pop	{r4, r5, r6, pc}
 8005f14:	0781      	lsls	r1, r0, #30
 8005f16:	bf58      	it	pl
 8005f18:	6963      	ldrpl	r3, [r4, #20]
 8005f1a:	60a3      	str	r3, [r4, #8]
 8005f1c:	e7f4      	b.n	8005f08 <__swsetup_r+0xb0>
 8005f1e:	2000      	movs	r0, #0
 8005f20:	e7f7      	b.n	8005f12 <__swsetup_r+0xba>
 8005f22:	bf00      	nop
 8005f24:	20000010 	.word	0x20000010
 8005f28:	08006570 	.word	0x08006570
 8005f2c:	08006590 	.word	0x08006590
 8005f30:	08006550 	.word	0x08006550

08005f34 <_close_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4d06      	ldr	r5, [pc, #24]	; (8005f50 <_close_r+0x1c>)
 8005f38:	2300      	movs	r3, #0
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	4608      	mov	r0, r1
 8005f3e:	602b      	str	r3, [r5, #0]
 8005f40:	f7fb f859 	bl	8000ff6 <_close>
 8005f44:	1c43      	adds	r3, r0, #1
 8005f46:	d102      	bne.n	8005f4e <_close_r+0x1a>
 8005f48:	682b      	ldr	r3, [r5, #0]
 8005f4a:	b103      	cbz	r3, 8005f4e <_close_r+0x1a>
 8005f4c:	6023      	str	r3, [r4, #0]
 8005f4e:	bd38      	pop	{r3, r4, r5, pc}
 8005f50:	20007298 	.word	0x20007298

08005f54 <__sflush_r>:
 8005f54:	898a      	ldrh	r2, [r1, #12]
 8005f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5a:	4605      	mov	r5, r0
 8005f5c:	0710      	lsls	r0, r2, #28
 8005f5e:	460c      	mov	r4, r1
 8005f60:	d458      	bmi.n	8006014 <__sflush_r+0xc0>
 8005f62:	684b      	ldr	r3, [r1, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	dc05      	bgt.n	8005f74 <__sflush_r+0x20>
 8005f68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	dc02      	bgt.n	8005f74 <__sflush_r+0x20>
 8005f6e:	2000      	movs	r0, #0
 8005f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f76:	2e00      	cmp	r6, #0
 8005f78:	d0f9      	beq.n	8005f6e <__sflush_r+0x1a>
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f80:	682f      	ldr	r7, [r5, #0]
 8005f82:	602b      	str	r3, [r5, #0]
 8005f84:	d032      	beq.n	8005fec <__sflush_r+0x98>
 8005f86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f88:	89a3      	ldrh	r3, [r4, #12]
 8005f8a:	075a      	lsls	r2, r3, #29
 8005f8c:	d505      	bpl.n	8005f9a <__sflush_r+0x46>
 8005f8e:	6863      	ldr	r3, [r4, #4]
 8005f90:	1ac0      	subs	r0, r0, r3
 8005f92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f94:	b10b      	cbz	r3, 8005f9a <__sflush_r+0x46>
 8005f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f98:	1ac0      	subs	r0, r0, r3
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005fa0:	6a21      	ldr	r1, [r4, #32]
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	47b0      	blx	r6
 8005fa6:	1c43      	adds	r3, r0, #1
 8005fa8:	89a3      	ldrh	r3, [r4, #12]
 8005faa:	d106      	bne.n	8005fba <__sflush_r+0x66>
 8005fac:	6829      	ldr	r1, [r5, #0]
 8005fae:	291d      	cmp	r1, #29
 8005fb0:	d82c      	bhi.n	800600c <__sflush_r+0xb8>
 8005fb2:	4a2a      	ldr	r2, [pc, #168]	; (800605c <__sflush_r+0x108>)
 8005fb4:	40ca      	lsrs	r2, r1
 8005fb6:	07d6      	lsls	r6, r2, #31
 8005fb8:	d528      	bpl.n	800600c <__sflush_r+0xb8>
 8005fba:	2200      	movs	r2, #0
 8005fbc:	6062      	str	r2, [r4, #4]
 8005fbe:	04d9      	lsls	r1, r3, #19
 8005fc0:	6922      	ldr	r2, [r4, #16]
 8005fc2:	6022      	str	r2, [r4, #0]
 8005fc4:	d504      	bpl.n	8005fd0 <__sflush_r+0x7c>
 8005fc6:	1c42      	adds	r2, r0, #1
 8005fc8:	d101      	bne.n	8005fce <__sflush_r+0x7a>
 8005fca:	682b      	ldr	r3, [r5, #0]
 8005fcc:	b903      	cbnz	r3, 8005fd0 <__sflush_r+0x7c>
 8005fce:	6560      	str	r0, [r4, #84]	; 0x54
 8005fd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fd2:	602f      	str	r7, [r5, #0]
 8005fd4:	2900      	cmp	r1, #0
 8005fd6:	d0ca      	beq.n	8005f6e <__sflush_r+0x1a>
 8005fd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fdc:	4299      	cmp	r1, r3
 8005fde:	d002      	beq.n	8005fe6 <__sflush_r+0x92>
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	f000 f917 	bl	8006214 <_free_r>
 8005fe6:	2000      	movs	r0, #0
 8005fe8:	6360      	str	r0, [r4, #52]	; 0x34
 8005fea:	e7c1      	b.n	8005f70 <__sflush_r+0x1c>
 8005fec:	6a21      	ldr	r1, [r4, #32]
 8005fee:	2301      	movs	r3, #1
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b0      	blx	r6
 8005ff4:	1c41      	adds	r1, r0, #1
 8005ff6:	d1c7      	bne.n	8005f88 <__sflush_r+0x34>
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d0c4      	beq.n	8005f88 <__sflush_r+0x34>
 8005ffe:	2b1d      	cmp	r3, #29
 8006000:	d001      	beq.n	8006006 <__sflush_r+0xb2>
 8006002:	2b16      	cmp	r3, #22
 8006004:	d101      	bne.n	800600a <__sflush_r+0xb6>
 8006006:	602f      	str	r7, [r5, #0]
 8006008:	e7b1      	b.n	8005f6e <__sflush_r+0x1a>
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	e7ad      	b.n	8005f70 <__sflush_r+0x1c>
 8006014:	690f      	ldr	r7, [r1, #16]
 8006016:	2f00      	cmp	r7, #0
 8006018:	d0a9      	beq.n	8005f6e <__sflush_r+0x1a>
 800601a:	0793      	lsls	r3, r2, #30
 800601c:	680e      	ldr	r6, [r1, #0]
 800601e:	bf08      	it	eq
 8006020:	694b      	ldreq	r3, [r1, #20]
 8006022:	600f      	str	r7, [r1, #0]
 8006024:	bf18      	it	ne
 8006026:	2300      	movne	r3, #0
 8006028:	eba6 0807 	sub.w	r8, r6, r7
 800602c:	608b      	str	r3, [r1, #8]
 800602e:	f1b8 0f00 	cmp.w	r8, #0
 8006032:	dd9c      	ble.n	8005f6e <__sflush_r+0x1a>
 8006034:	6a21      	ldr	r1, [r4, #32]
 8006036:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006038:	4643      	mov	r3, r8
 800603a:	463a      	mov	r2, r7
 800603c:	4628      	mov	r0, r5
 800603e:	47b0      	blx	r6
 8006040:	2800      	cmp	r0, #0
 8006042:	dc06      	bgt.n	8006052 <__sflush_r+0xfe>
 8006044:	89a3      	ldrh	r3, [r4, #12]
 8006046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800604a:	81a3      	strh	r3, [r4, #12]
 800604c:	f04f 30ff 	mov.w	r0, #4294967295
 8006050:	e78e      	b.n	8005f70 <__sflush_r+0x1c>
 8006052:	4407      	add	r7, r0
 8006054:	eba8 0800 	sub.w	r8, r8, r0
 8006058:	e7e9      	b.n	800602e <__sflush_r+0xda>
 800605a:	bf00      	nop
 800605c:	20400001 	.word	0x20400001

08006060 <_fflush_r>:
 8006060:	b538      	push	{r3, r4, r5, lr}
 8006062:	690b      	ldr	r3, [r1, #16]
 8006064:	4605      	mov	r5, r0
 8006066:	460c      	mov	r4, r1
 8006068:	b913      	cbnz	r3, 8006070 <_fflush_r+0x10>
 800606a:	2500      	movs	r5, #0
 800606c:	4628      	mov	r0, r5
 800606e:	bd38      	pop	{r3, r4, r5, pc}
 8006070:	b118      	cbz	r0, 800607a <_fflush_r+0x1a>
 8006072:	6983      	ldr	r3, [r0, #24]
 8006074:	b90b      	cbnz	r3, 800607a <_fflush_r+0x1a>
 8006076:	f7ff f8b9 	bl	80051ec <__sinit>
 800607a:	4b14      	ldr	r3, [pc, #80]	; (80060cc <_fflush_r+0x6c>)
 800607c:	429c      	cmp	r4, r3
 800607e:	d11b      	bne.n	80060b8 <_fflush_r+0x58>
 8006080:	686c      	ldr	r4, [r5, #4]
 8006082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d0ef      	beq.n	800606a <_fflush_r+0xa>
 800608a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800608c:	07d0      	lsls	r0, r2, #31
 800608e:	d404      	bmi.n	800609a <_fflush_r+0x3a>
 8006090:	0599      	lsls	r1, r3, #22
 8006092:	d402      	bmi.n	800609a <_fflush_r+0x3a>
 8006094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006096:	f7ff f947 	bl	8005328 <__retarget_lock_acquire_recursive>
 800609a:	4628      	mov	r0, r5
 800609c:	4621      	mov	r1, r4
 800609e:	f7ff ff59 	bl	8005f54 <__sflush_r>
 80060a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060a4:	07da      	lsls	r2, r3, #31
 80060a6:	4605      	mov	r5, r0
 80060a8:	d4e0      	bmi.n	800606c <_fflush_r+0xc>
 80060aa:	89a3      	ldrh	r3, [r4, #12]
 80060ac:	059b      	lsls	r3, r3, #22
 80060ae:	d4dd      	bmi.n	800606c <_fflush_r+0xc>
 80060b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060b2:	f7ff f93a 	bl	800532a <__retarget_lock_release_recursive>
 80060b6:	e7d9      	b.n	800606c <_fflush_r+0xc>
 80060b8:	4b05      	ldr	r3, [pc, #20]	; (80060d0 <_fflush_r+0x70>)
 80060ba:	429c      	cmp	r4, r3
 80060bc:	d101      	bne.n	80060c2 <_fflush_r+0x62>
 80060be:	68ac      	ldr	r4, [r5, #8]
 80060c0:	e7df      	b.n	8006082 <_fflush_r+0x22>
 80060c2:	4b04      	ldr	r3, [pc, #16]	; (80060d4 <_fflush_r+0x74>)
 80060c4:	429c      	cmp	r4, r3
 80060c6:	bf08      	it	eq
 80060c8:	68ec      	ldreq	r4, [r5, #12]
 80060ca:	e7da      	b.n	8006082 <_fflush_r+0x22>
 80060cc:	08006570 	.word	0x08006570
 80060d0:	08006590 	.word	0x08006590
 80060d4:	08006550 	.word	0x08006550

080060d8 <_lseek_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	4d07      	ldr	r5, [pc, #28]	; (80060f8 <_lseek_r+0x20>)
 80060dc:	4604      	mov	r4, r0
 80060de:	4608      	mov	r0, r1
 80060e0:	4611      	mov	r1, r2
 80060e2:	2200      	movs	r2, #0
 80060e4:	602a      	str	r2, [r5, #0]
 80060e6:	461a      	mov	r2, r3
 80060e8:	f7fa ffac 	bl	8001044 <_lseek>
 80060ec:	1c43      	adds	r3, r0, #1
 80060ee:	d102      	bne.n	80060f6 <_lseek_r+0x1e>
 80060f0:	682b      	ldr	r3, [r5, #0]
 80060f2:	b103      	cbz	r3, 80060f6 <_lseek_r+0x1e>
 80060f4:	6023      	str	r3, [r4, #0]
 80060f6:	bd38      	pop	{r3, r4, r5, pc}
 80060f8:	20007298 	.word	0x20007298

080060fc <__swhatbuf_r>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	460e      	mov	r6, r1
 8006100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006104:	2900      	cmp	r1, #0
 8006106:	b096      	sub	sp, #88	; 0x58
 8006108:	4614      	mov	r4, r2
 800610a:	461d      	mov	r5, r3
 800610c:	da08      	bge.n	8006120 <__swhatbuf_r+0x24>
 800610e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	602a      	str	r2, [r5, #0]
 8006116:	061a      	lsls	r2, r3, #24
 8006118:	d410      	bmi.n	800613c <__swhatbuf_r+0x40>
 800611a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800611e:	e00e      	b.n	800613e <__swhatbuf_r+0x42>
 8006120:	466a      	mov	r2, sp
 8006122:	f000 f905 	bl	8006330 <_fstat_r>
 8006126:	2800      	cmp	r0, #0
 8006128:	dbf1      	blt.n	800610e <__swhatbuf_r+0x12>
 800612a:	9a01      	ldr	r2, [sp, #4]
 800612c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006130:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006134:	425a      	negs	r2, r3
 8006136:	415a      	adcs	r2, r3
 8006138:	602a      	str	r2, [r5, #0]
 800613a:	e7ee      	b.n	800611a <__swhatbuf_r+0x1e>
 800613c:	2340      	movs	r3, #64	; 0x40
 800613e:	2000      	movs	r0, #0
 8006140:	6023      	str	r3, [r4, #0]
 8006142:	b016      	add	sp, #88	; 0x58
 8006144:	bd70      	pop	{r4, r5, r6, pc}
	...

08006148 <__smakebuf_r>:
 8006148:	898b      	ldrh	r3, [r1, #12]
 800614a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800614c:	079d      	lsls	r5, r3, #30
 800614e:	4606      	mov	r6, r0
 8006150:	460c      	mov	r4, r1
 8006152:	d507      	bpl.n	8006164 <__smakebuf_r+0x1c>
 8006154:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	6123      	str	r3, [r4, #16]
 800615c:	2301      	movs	r3, #1
 800615e:	6163      	str	r3, [r4, #20]
 8006160:	b002      	add	sp, #8
 8006162:	bd70      	pop	{r4, r5, r6, pc}
 8006164:	ab01      	add	r3, sp, #4
 8006166:	466a      	mov	r2, sp
 8006168:	f7ff ffc8 	bl	80060fc <__swhatbuf_r>
 800616c:	9900      	ldr	r1, [sp, #0]
 800616e:	4605      	mov	r5, r0
 8006170:	4630      	mov	r0, r6
 8006172:	f7ff f8fb 	bl	800536c <_malloc_r>
 8006176:	b948      	cbnz	r0, 800618c <__smakebuf_r+0x44>
 8006178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800617c:	059a      	lsls	r2, r3, #22
 800617e:	d4ef      	bmi.n	8006160 <__smakebuf_r+0x18>
 8006180:	f023 0303 	bic.w	r3, r3, #3
 8006184:	f043 0302 	orr.w	r3, r3, #2
 8006188:	81a3      	strh	r3, [r4, #12]
 800618a:	e7e3      	b.n	8006154 <__smakebuf_r+0xc>
 800618c:	4b0d      	ldr	r3, [pc, #52]	; (80061c4 <__smakebuf_r+0x7c>)
 800618e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	6020      	str	r0, [r4, #0]
 8006194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006198:	81a3      	strh	r3, [r4, #12]
 800619a:	9b00      	ldr	r3, [sp, #0]
 800619c:	6163      	str	r3, [r4, #20]
 800619e:	9b01      	ldr	r3, [sp, #4]
 80061a0:	6120      	str	r0, [r4, #16]
 80061a2:	b15b      	cbz	r3, 80061bc <__smakebuf_r+0x74>
 80061a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061a8:	4630      	mov	r0, r6
 80061aa:	f000 f8d3 	bl	8006354 <_isatty_r>
 80061ae:	b128      	cbz	r0, 80061bc <__smakebuf_r+0x74>
 80061b0:	89a3      	ldrh	r3, [r4, #12]
 80061b2:	f023 0303 	bic.w	r3, r3, #3
 80061b6:	f043 0301 	orr.w	r3, r3, #1
 80061ba:	81a3      	strh	r3, [r4, #12]
 80061bc:	89a0      	ldrh	r0, [r4, #12]
 80061be:	4305      	orrs	r5, r0
 80061c0:	81a5      	strh	r5, [r4, #12]
 80061c2:	e7cd      	b.n	8006160 <__smakebuf_r+0x18>
 80061c4:	08005185 	.word	0x08005185

080061c8 <memmove>:
 80061c8:	4288      	cmp	r0, r1
 80061ca:	b510      	push	{r4, lr}
 80061cc:	eb01 0402 	add.w	r4, r1, r2
 80061d0:	d902      	bls.n	80061d8 <memmove+0x10>
 80061d2:	4284      	cmp	r4, r0
 80061d4:	4623      	mov	r3, r4
 80061d6:	d807      	bhi.n	80061e8 <memmove+0x20>
 80061d8:	1e43      	subs	r3, r0, #1
 80061da:	42a1      	cmp	r1, r4
 80061dc:	d008      	beq.n	80061f0 <memmove+0x28>
 80061de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80061e6:	e7f8      	b.n	80061da <memmove+0x12>
 80061e8:	4402      	add	r2, r0
 80061ea:	4601      	mov	r1, r0
 80061ec:	428a      	cmp	r2, r1
 80061ee:	d100      	bne.n	80061f2 <memmove+0x2a>
 80061f0:	bd10      	pop	{r4, pc}
 80061f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80061fa:	e7f7      	b.n	80061ec <memmove+0x24>

080061fc <__malloc_lock>:
 80061fc:	4801      	ldr	r0, [pc, #4]	; (8006204 <__malloc_lock+0x8>)
 80061fe:	f7ff b893 	b.w	8005328 <__retarget_lock_acquire_recursive>
 8006202:	bf00      	nop
 8006204:	2000728c 	.word	0x2000728c

08006208 <__malloc_unlock>:
 8006208:	4801      	ldr	r0, [pc, #4]	; (8006210 <__malloc_unlock+0x8>)
 800620a:	f7ff b88e 	b.w	800532a <__retarget_lock_release_recursive>
 800620e:	bf00      	nop
 8006210:	2000728c 	.word	0x2000728c

08006214 <_free_r>:
 8006214:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006216:	2900      	cmp	r1, #0
 8006218:	d044      	beq.n	80062a4 <_free_r+0x90>
 800621a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800621e:	9001      	str	r0, [sp, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f1a1 0404 	sub.w	r4, r1, #4
 8006226:	bfb8      	it	lt
 8006228:	18e4      	addlt	r4, r4, r3
 800622a:	f7ff ffe7 	bl	80061fc <__malloc_lock>
 800622e:	4a1e      	ldr	r2, [pc, #120]	; (80062a8 <_free_r+0x94>)
 8006230:	9801      	ldr	r0, [sp, #4]
 8006232:	6813      	ldr	r3, [r2, #0]
 8006234:	b933      	cbnz	r3, 8006244 <_free_r+0x30>
 8006236:	6063      	str	r3, [r4, #4]
 8006238:	6014      	str	r4, [r2, #0]
 800623a:	b003      	add	sp, #12
 800623c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006240:	f7ff bfe2 	b.w	8006208 <__malloc_unlock>
 8006244:	42a3      	cmp	r3, r4
 8006246:	d908      	bls.n	800625a <_free_r+0x46>
 8006248:	6825      	ldr	r5, [r4, #0]
 800624a:	1961      	adds	r1, r4, r5
 800624c:	428b      	cmp	r3, r1
 800624e:	bf01      	itttt	eq
 8006250:	6819      	ldreq	r1, [r3, #0]
 8006252:	685b      	ldreq	r3, [r3, #4]
 8006254:	1949      	addeq	r1, r1, r5
 8006256:	6021      	streq	r1, [r4, #0]
 8006258:	e7ed      	b.n	8006236 <_free_r+0x22>
 800625a:	461a      	mov	r2, r3
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b10b      	cbz	r3, 8006264 <_free_r+0x50>
 8006260:	42a3      	cmp	r3, r4
 8006262:	d9fa      	bls.n	800625a <_free_r+0x46>
 8006264:	6811      	ldr	r1, [r2, #0]
 8006266:	1855      	adds	r5, r2, r1
 8006268:	42a5      	cmp	r5, r4
 800626a:	d10b      	bne.n	8006284 <_free_r+0x70>
 800626c:	6824      	ldr	r4, [r4, #0]
 800626e:	4421      	add	r1, r4
 8006270:	1854      	adds	r4, r2, r1
 8006272:	42a3      	cmp	r3, r4
 8006274:	6011      	str	r1, [r2, #0]
 8006276:	d1e0      	bne.n	800623a <_free_r+0x26>
 8006278:	681c      	ldr	r4, [r3, #0]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	6053      	str	r3, [r2, #4]
 800627e:	4421      	add	r1, r4
 8006280:	6011      	str	r1, [r2, #0]
 8006282:	e7da      	b.n	800623a <_free_r+0x26>
 8006284:	d902      	bls.n	800628c <_free_r+0x78>
 8006286:	230c      	movs	r3, #12
 8006288:	6003      	str	r3, [r0, #0]
 800628a:	e7d6      	b.n	800623a <_free_r+0x26>
 800628c:	6825      	ldr	r5, [r4, #0]
 800628e:	1961      	adds	r1, r4, r5
 8006290:	428b      	cmp	r3, r1
 8006292:	bf04      	itt	eq
 8006294:	6819      	ldreq	r1, [r3, #0]
 8006296:	685b      	ldreq	r3, [r3, #4]
 8006298:	6063      	str	r3, [r4, #4]
 800629a:	bf04      	itt	eq
 800629c:	1949      	addeq	r1, r1, r5
 800629e:	6021      	streq	r1, [r4, #0]
 80062a0:	6054      	str	r4, [r2, #4]
 80062a2:	e7ca      	b.n	800623a <_free_r+0x26>
 80062a4:	b003      	add	sp, #12
 80062a6:	bd30      	pop	{r4, r5, pc}
 80062a8:	20007290 	.word	0x20007290

080062ac <_realloc_r>:
 80062ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062b0:	4680      	mov	r8, r0
 80062b2:	4614      	mov	r4, r2
 80062b4:	460e      	mov	r6, r1
 80062b6:	b921      	cbnz	r1, 80062c2 <_realloc_r+0x16>
 80062b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062bc:	4611      	mov	r1, r2
 80062be:	f7ff b855 	b.w	800536c <_malloc_r>
 80062c2:	b92a      	cbnz	r2, 80062d0 <_realloc_r+0x24>
 80062c4:	f7ff ffa6 	bl	8006214 <_free_r>
 80062c8:	4625      	mov	r5, r4
 80062ca:	4628      	mov	r0, r5
 80062cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d0:	f000 f850 	bl	8006374 <_malloc_usable_size_r>
 80062d4:	4284      	cmp	r4, r0
 80062d6:	4607      	mov	r7, r0
 80062d8:	d802      	bhi.n	80062e0 <_realloc_r+0x34>
 80062da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062de:	d812      	bhi.n	8006306 <_realloc_r+0x5a>
 80062e0:	4621      	mov	r1, r4
 80062e2:	4640      	mov	r0, r8
 80062e4:	f7ff f842 	bl	800536c <_malloc_r>
 80062e8:	4605      	mov	r5, r0
 80062ea:	2800      	cmp	r0, #0
 80062ec:	d0ed      	beq.n	80062ca <_realloc_r+0x1e>
 80062ee:	42bc      	cmp	r4, r7
 80062f0:	4622      	mov	r2, r4
 80062f2:	4631      	mov	r1, r6
 80062f4:	bf28      	it	cs
 80062f6:	463a      	movcs	r2, r7
 80062f8:	f7fe fed2 	bl	80050a0 <memcpy>
 80062fc:	4631      	mov	r1, r6
 80062fe:	4640      	mov	r0, r8
 8006300:	f7ff ff88 	bl	8006214 <_free_r>
 8006304:	e7e1      	b.n	80062ca <_realloc_r+0x1e>
 8006306:	4635      	mov	r5, r6
 8006308:	e7df      	b.n	80062ca <_realloc_r+0x1e>
	...

0800630c <_read_r>:
 800630c:	b538      	push	{r3, r4, r5, lr}
 800630e:	4d07      	ldr	r5, [pc, #28]	; (800632c <_read_r+0x20>)
 8006310:	4604      	mov	r4, r0
 8006312:	4608      	mov	r0, r1
 8006314:	4611      	mov	r1, r2
 8006316:	2200      	movs	r2, #0
 8006318:	602a      	str	r2, [r5, #0]
 800631a:	461a      	mov	r2, r3
 800631c:	f7fa fe4e 	bl	8000fbc <_read>
 8006320:	1c43      	adds	r3, r0, #1
 8006322:	d102      	bne.n	800632a <_read_r+0x1e>
 8006324:	682b      	ldr	r3, [r5, #0]
 8006326:	b103      	cbz	r3, 800632a <_read_r+0x1e>
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	bd38      	pop	{r3, r4, r5, pc}
 800632c:	20007298 	.word	0x20007298

08006330 <_fstat_r>:
 8006330:	b538      	push	{r3, r4, r5, lr}
 8006332:	4d07      	ldr	r5, [pc, #28]	; (8006350 <_fstat_r+0x20>)
 8006334:	2300      	movs	r3, #0
 8006336:	4604      	mov	r4, r0
 8006338:	4608      	mov	r0, r1
 800633a:	4611      	mov	r1, r2
 800633c:	602b      	str	r3, [r5, #0]
 800633e:	f7fa fe66 	bl	800100e <_fstat>
 8006342:	1c43      	adds	r3, r0, #1
 8006344:	d102      	bne.n	800634c <_fstat_r+0x1c>
 8006346:	682b      	ldr	r3, [r5, #0]
 8006348:	b103      	cbz	r3, 800634c <_fstat_r+0x1c>
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	bd38      	pop	{r3, r4, r5, pc}
 800634e:	bf00      	nop
 8006350:	20007298 	.word	0x20007298

08006354 <_isatty_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	4d06      	ldr	r5, [pc, #24]	; (8006370 <_isatty_r+0x1c>)
 8006358:	2300      	movs	r3, #0
 800635a:	4604      	mov	r4, r0
 800635c:	4608      	mov	r0, r1
 800635e:	602b      	str	r3, [r5, #0]
 8006360:	f7fa fe65 	bl	800102e <_isatty>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	d102      	bne.n	800636e <_isatty_r+0x1a>
 8006368:	682b      	ldr	r3, [r5, #0]
 800636a:	b103      	cbz	r3, 800636e <_isatty_r+0x1a>
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	bd38      	pop	{r3, r4, r5, pc}
 8006370:	20007298 	.word	0x20007298

08006374 <_malloc_usable_size_r>:
 8006374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006378:	1f18      	subs	r0, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	bfbc      	itt	lt
 800637e:	580b      	ldrlt	r3, [r1, r0]
 8006380:	18c0      	addlt	r0, r0, r3
 8006382:	4770      	bx	lr

08006384 <_init>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr

08006390 <_fini>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	bf00      	nop
 8006394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006396:	bc08      	pop	{r3}
 8006398:	469e      	mov	lr, r3
 800639a:	4770      	bx	lr
