#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Jan 13 04:36:23 2025
# Process ID: 3360
# Current directory: C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.runs/synth_1
# Command line: vivado.exe -log TS_CTRL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TS_CTRL.tcl
# Log file: C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.runs/synth_1/TS_CTRL.vds
# Journal file: C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TS_CTRL.tcl -notrace
Command: synth_design -top TS_CTRL -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 754.195 ; gain = 176.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TS_CTRL' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/TS_CTRL.vhd:24]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/UART.vhd:23' bound to instance 'UART01' of component 'UART' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/TS_CTRL.vhd:84]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/UART.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'UART' (1#1) [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/UART.vhd:31]
INFO: [Synth 8-3491] module 'RST_DTCTR' declared at 'C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/RST_DTCTR.vhd:16' bound to instance 'RST01' of component 'RST_DTCTR' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/TS_CTRL.vhd:92]
INFO: [Synth 8-638] synthesizing module 'RST_DTCTR' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/RST_DTCTR.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'RST_DTCTR' (2#1) [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/RST_DTCTR.vhd:23]
INFO: [Synth 8-3491] module 'FT_CNTR' declared at 'C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd:20' bound to instance 'CNTR01' of component 'FT_CNTR' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/TS_CTRL.vhd:99]
INFO: [Synth 8-638] synthesizing module 'FT_CNTR' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd:28]
WARNING: [Synth 8-614] signal 'CNT_BUFFER' is read in the process but is not in the sensitivity list [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FT_CNTR' (3#1) [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'TS_CTRL' (4#1) [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/TS_CTRL.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 818.449 ; gain = 241.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 818.449 ; gain = 241.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 818.449 ; gain = 241.113
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TS_CTRL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TS_CTRL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 937.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TS_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART'
WARNING: [Synth 8-327] inferring latch for variable 'CNT_reg' [C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.srcs/sources_1/new/FT_CNTR.vhd:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               load_data |                              001 |                              001
               send_data |                              010 |                              010
              wait_start |                              011 |                              011
              wait_ready |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'TS_CTRL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TS_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module UART 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\CNTR01/CNT_BUFFER_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\UART01/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART01/txData_reg[0] )
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[31]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[23]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[15]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[7]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[30]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[22]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[14]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[6]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[29]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[21]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[13]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[5]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[28]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[20]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[12]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[4]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[27]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[19]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[11]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[3]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[26]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[18]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[10]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[2]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[25]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[17]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[9]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[1]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[24]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[16]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3886] merging instance 'CNTR01/CNT_reg[8]' (LD) to 'CNTR01/CNT_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CNTR01/CNT_reg[0] )
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[8]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[7]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[6]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[5]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[4]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[3]' (FDE) to 'UART01/txData_reg[1]'
INFO: [Synth 8-3886] merging instance 'UART01/txData_reg[2]' (FDE) to 'UART01/txData_reg[1]'
WARNING: [Synth 8-3332] Sequential element (CNTR01/CNT_reg[0]) is unused and will be removed from module TS_CTRL.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 937.031 ; gain = 359.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 939.484 ; gain = 362.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     5|
|6     |LUT4   |    11|
|7     |LUT5   |     2|
|8     |LUT6   |    11|
|9     |FDRE   |    57|
|10    |FDSE   |     1|
|11    |IBUF   |     4|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
|2     |  UART01 |UART   |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 944.273 ; gain = 248.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 944.273 ; gain = 366.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 964.957 ; gain = 672.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/giuff/OneDrive/Documents/UTEC/Neutrino/Sincronizador_neutrinos_study/Time_Stamp_Controller/Time_Stamp_Controller.runs/synth_1/TS_CTRL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TS_CTRL_utilization_synth.rpt -pb TS_CTRL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 04:36:49 2025...
