
STM32_HelloWorld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080033ac  080033ac  000133ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003430  08003430  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08003430  08003430  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003430  08003430  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003430  08003430  00013430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003434  08003434  00013434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003438  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012ec8  20000030  08003468  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012ef8  08003468  00022ef8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad0a  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000186b  00000000  00000000  0002ad6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000900  00000000  00000000  0002c5d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000848  00000000  00000000  0002ced8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000242a  00000000  00000000  0002d720  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000078a8  00000000  00000000  0002fb4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007276f  00000000  00000000  000373f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a9b61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025d0  00000000  00000000  000a9bdc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000030 	.word	0x20000030
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003394 	.word	0x08003394

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000034 	.word	0x20000034
 800020c:	08003394 	.word	0x08003394

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000220:	b480      	push	{r7}
 8000222:	b087      	sub	sp, #28
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800022a:	2300      	movs	r3, #0
 800022c:	617b      	str	r3, [r7, #20]
 800022e:	2300      	movs	r3, #0
 8000230:	613b      	str	r3, [r7, #16]
 8000232:	2300      	movs	r3, #0
 8000234:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000236:	2300      	movs	r3, #0
 8000238:	617b      	str	r3, [r7, #20]
 800023a:	e076      	b.n	800032a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800023c:	2201      	movs	r2, #1
 800023e:	697b      	ldr	r3, [r7, #20]
 8000240:	fa02 f303 	lsl.w	r3, r2, r3
 8000244:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	693a      	ldr	r2, [r7, #16]
 800024c:	4013      	ands	r3, r2
 800024e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000250:	68fa      	ldr	r2, [r7, #12]
 8000252:	693b      	ldr	r3, [r7, #16]
 8000254:	429a      	cmp	r2, r3
 8000256:	d165      	bne.n	8000324 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	005b      	lsls	r3, r3, #1
 8000260:	2103      	movs	r1, #3
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	43db      	mvns	r3, r3
 8000268:	401a      	ands	r2, r3
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	681a      	ldr	r2, [r3, #0]
 8000272:	683b      	ldr	r3, [r7, #0]
 8000274:	791b      	ldrb	r3, [r3, #4]
 8000276:	4619      	mov	r1, r3
 8000278:	697b      	ldr	r3, [r7, #20]
 800027a:	005b      	lsls	r3, r3, #1
 800027c:	fa01 f303 	lsl.w	r3, r1, r3
 8000280:	431a      	orrs	r2, r3
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	791b      	ldrb	r3, [r3, #4]
 800028a:	2b01      	cmp	r3, #1
 800028c:	d003      	beq.n	8000296 <GPIO_Init+0x76>
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	791b      	ldrb	r3, [r3, #4]
 8000292:	2b02      	cmp	r3, #2
 8000294:	d12e      	bne.n	80002f4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	689a      	ldr	r2, [r3, #8]
 800029a:	697b      	ldr	r3, [r7, #20]
 800029c:	005b      	lsls	r3, r3, #1
 800029e:	2103      	movs	r1, #3
 80002a0:	fa01 f303 	lsl.w	r3, r1, r3
 80002a4:	43db      	mvns	r3, r3
 80002a6:	401a      	ands	r2, r3
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	689a      	ldr	r2, [r3, #8]
 80002b0:	683b      	ldr	r3, [r7, #0]
 80002b2:	795b      	ldrb	r3, [r3, #5]
 80002b4:	4619      	mov	r1, r3
 80002b6:	697b      	ldr	r3, [r7, #20]
 80002b8:	005b      	lsls	r3, r3, #1
 80002ba:	fa01 f303 	lsl.w	r3, r1, r3
 80002be:	431a      	orrs	r2, r3
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	685a      	ldr	r2, [r3, #4]
 80002c8:	697b      	ldr	r3, [r7, #20]
 80002ca:	b29b      	uxth	r3, r3
 80002cc:	4619      	mov	r1, r3
 80002ce:	2301      	movs	r3, #1
 80002d0:	408b      	lsls	r3, r1
 80002d2:	43db      	mvns	r3, r3
 80002d4:	401a      	ands	r2, r3
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	683a      	ldr	r2, [r7, #0]
 80002e0:	7992      	ldrb	r2, [r2, #6]
 80002e2:	4611      	mov	r1, r2
 80002e4:	697a      	ldr	r2, [r7, #20]
 80002e6:	b292      	uxth	r2, r2
 80002e8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ec:	b292      	uxth	r2, r2
 80002ee:	431a      	orrs	r2, r3
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68da      	ldr	r2, [r3, #12]
 80002f8:	697b      	ldr	r3, [r7, #20]
 80002fa:	b29b      	uxth	r3, r3
 80002fc:	005b      	lsls	r3, r3, #1
 80002fe:	2103      	movs	r1, #3
 8000300:	fa01 f303 	lsl.w	r3, r1, r3
 8000304:	43db      	mvns	r3, r3
 8000306:	401a      	ands	r2, r3
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	68da      	ldr	r2, [r3, #12]
 8000310:	683b      	ldr	r3, [r7, #0]
 8000312:	79db      	ldrb	r3, [r3, #7]
 8000314:	4619      	mov	r1, r3
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	fa01 f303 	lsl.w	r3, r1, r3
 800031e:	431a      	orrs	r2, r3
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	3301      	adds	r3, #1
 8000328:	617b      	str	r3, [r7, #20]
 800032a:	697b      	ldr	r3, [r7, #20]
 800032c:	2b0f      	cmp	r3, #15
 800032e:	d985      	bls.n	800023c <GPIO_Init+0x1c>
    }
  }
}
 8000330:	bf00      	nop
 8000332:	371c      	adds	r7, #28
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr

0800033c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800033c:	b480      	push	{r7}
 800033e:	b085      	sub	sp, #20
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	460b      	mov	r3, r1
 8000346:	807b      	strh	r3, [r7, #2]
 8000348:	4613      	mov	r3, r2
 800034a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000350:	2300      	movs	r3, #0
 8000352:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000354:	787a      	ldrb	r2, [r7, #1]
 8000356:	887b      	ldrh	r3, [r7, #2]
 8000358:	f003 0307 	and.w	r3, r3, #7
 800035c:	009b      	lsls	r3, r3, #2
 800035e:	fa02 f303 	lsl.w	r3, r2, r3
 8000362:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000364:	887b      	ldrh	r3, [r7, #2]
 8000366:	08db      	lsrs	r3, r3, #3
 8000368:	b29b      	uxth	r3, r3
 800036a:	461a      	mov	r2, r3
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	3208      	adds	r2, #8
 8000370:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000374:	887b      	ldrh	r3, [r7, #2]
 8000376:	f003 0307 	and.w	r3, r3, #7
 800037a:	009b      	lsls	r3, r3, #2
 800037c:	210f      	movs	r1, #15
 800037e:	fa01 f303 	lsl.w	r3, r1, r3
 8000382:	43db      	mvns	r3, r3
 8000384:	8879      	ldrh	r1, [r7, #2]
 8000386:	08c9      	lsrs	r1, r1, #3
 8000388:	b289      	uxth	r1, r1
 800038a:	4608      	mov	r0, r1
 800038c:	ea02 0103 	and.w	r1, r2, r3
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	f100 0208 	add.w	r2, r0, #8
 8000396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800039a:	887b      	ldrh	r3, [r7, #2]
 800039c:	08db      	lsrs	r3, r3, #3
 800039e:	b29b      	uxth	r3, r3
 80003a0:	461a      	mov	r2, r3
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	3208      	adds	r2, #8
 80003a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80003aa:	68fa      	ldr	r2, [r7, #12]
 80003ac:	4313      	orrs	r3, r2
 80003ae:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80003b0:	887b      	ldrh	r3, [r7, #2]
 80003b2:	08db      	lsrs	r3, r3, #3
 80003b4:	b29b      	uxth	r3, r3
 80003b6:	461a      	mov	r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3208      	adds	r2, #8
 80003bc:	68b9      	ldr	r1, [r7, #8]
 80003be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80003c2:	bf00      	nop
 80003c4:	3714      	adds	r7, #20
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
	...

080003d0 <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80003d4:	4b16      	ldr	r3, [pc, #88]	; (8000430 <RCC_DeInit+0x60>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a15      	ldr	r2, [pc, #84]	; (8000430 <RCC_DeInit+0x60>)
 80003da:	f043 0301 	orr.w	r3, r3, #1
 80003de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003e0:	4b13      	ldr	r3, [pc, #76]	; (8000430 <RCC_DeInit+0x60>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 80003e6:	4b12      	ldr	r3, [pc, #72]	; (8000430 <RCC_DeInit+0x60>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4a11      	ldr	r2, [pc, #68]	; (8000430 <RCC_DeInit+0x60>)
 80003ec:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80003f0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80003f4:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80003f6:	4b0e      	ldr	r3, [pc, #56]	; (8000430 <RCC_DeInit+0x60>)
 80003f8:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <RCC_DeInit+0x64>)
 80003fa:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 80003fc:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <RCC_DeInit+0x60>)
 80003fe:	4a0e      	ldr	r2, [pc, #56]	; (8000438 <RCC_DeInit+0x68>)
 8000400:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8000404:	4b0a      	ldr	r3, [pc, #40]	; (8000430 <RCC_DeInit+0x60>)
 8000406:	4a0d      	ldr	r2, [pc, #52]	; (800043c <RCC_DeInit+0x6c>)
 8000408:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800040c:	4b08      	ldr	r3, [pc, #32]	; (8000430 <RCC_DeInit+0x60>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	4a07      	ldr	r2, [pc, #28]	; (8000430 <RCC_DeInit+0x60>)
 8000412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000416:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000418:	4b05      	ldr	r3, [pc, #20]	; (8000430 <RCC_DeInit+0x60>)
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 800041e:	4b04      	ldr	r3, [pc, #16]	; (8000430 <RCC_DeInit+0x60>)
 8000420:	2200      	movs	r2, #0
 8000422:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8000426:	bf00      	nop
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	40023800 	.word	0x40023800
 8000434:	24003010 	.word	0x24003010
 8000438:	20003000 	.word	0x20003000
 800043c:	24003000 	.word	0x24003000

08000440 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000440:	b480      	push	{r7}
 8000442:	b089      	sub	sp, #36	; 0x24
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000448:	2300      	movs	r3, #0
 800044a:	61bb      	str	r3, [r7, #24]
 800044c:	2300      	movs	r3, #0
 800044e:	617b      	str	r3, [r7, #20]
 8000450:	2300      	movs	r3, #0
 8000452:	61fb      	str	r3, [r7, #28]
 8000454:	2302      	movs	r3, #2
 8000456:	613b      	str	r3, [r7, #16]
 8000458:	2300      	movs	r3, #0
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	2302      	movs	r3, #2
 800045e:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000460:	4b47      	ldr	r3, [pc, #284]	; (8000580 <RCC_GetClocksFreq+0x140>)
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	f003 030c 	and.w	r3, r3, #12
 8000468:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 800046a:	69bb      	ldr	r3, [r7, #24]
 800046c:	2b04      	cmp	r3, #4
 800046e:	d007      	beq.n	8000480 <RCC_GetClocksFreq+0x40>
 8000470:	2b08      	cmp	r3, #8
 8000472:	d009      	beq.n	8000488 <RCC_GetClocksFreq+0x48>
 8000474:	2b00      	cmp	r3, #0
 8000476:	d13d      	bne.n	80004f4 <RCC_GetClocksFreq+0xb4>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	4a42      	ldr	r2, [pc, #264]	; (8000584 <RCC_GetClocksFreq+0x144>)
 800047c:	601a      	str	r2, [r3, #0]
    break;
 800047e:	e03d      	b.n	80004fc <RCC_GetClocksFreq+0xbc>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	4a41      	ldr	r2, [pc, #260]	; (8000588 <RCC_GetClocksFreq+0x148>)
 8000484:	601a      	str	r2, [r3, #0]
    break;
 8000486:	e039      	b.n	80004fc <RCC_GetClocksFreq+0xbc>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000488:	4b3d      	ldr	r3, [pc, #244]	; (8000580 <RCC_GetClocksFreq+0x140>)
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	0d9b      	lsrs	r3, r3, #22
 800048e:	f003 0301 	and.w	r3, r3, #1
 8000492:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000494:	4b3a      	ldr	r3, [pc, #232]	; (8000580 <RCC_GetClocksFreq+0x140>)
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800049c:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d00c      	beq.n	80004be <RCC_GetClocksFreq+0x7e>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80004a4:	4a38      	ldr	r2, [pc, #224]	; (8000588 <RCC_GetClocksFreq+0x148>)
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ac:	4a34      	ldr	r2, [pc, #208]	; (8000580 <RCC_GetClocksFreq+0x140>)
 80004ae:	6852      	ldr	r2, [r2, #4]
 80004b0:	0992      	lsrs	r2, r2, #6
 80004b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80004b6:	fb02 f303 	mul.w	r3, r2, r3
 80004ba:	61fb      	str	r3, [r7, #28]
 80004bc:	e00b      	b.n	80004d6 <RCC_GetClocksFreq+0x96>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80004be:	4a31      	ldr	r2, [pc, #196]	; (8000584 <RCC_GetClocksFreq+0x144>)
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80004c6:	4a2e      	ldr	r2, [pc, #184]	; (8000580 <RCC_GetClocksFreq+0x140>)
 80004c8:	6852      	ldr	r2, [r2, #4]
 80004ca:	0992      	lsrs	r2, r2, #6
 80004cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80004d0:	fb02 f303 	mul.w	r3, r2, r3
 80004d4:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80004d6:	4b2a      	ldr	r3, [pc, #168]	; (8000580 <RCC_GetClocksFreq+0x140>)
 80004d8:	685b      	ldr	r3, [r3, #4]
 80004da:	0c1b      	lsrs	r3, r3, #16
 80004dc:	f003 0303 	and.w	r3, r3, #3
 80004e0:	3301      	adds	r3, #1
 80004e2:	005b      	lsls	r3, r3, #1
 80004e4:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80004e6:	69fa      	ldr	r2, [r7, #28]
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	601a      	str	r2, [r3, #0]
    break;
 80004f2:	e003      	b.n	80004fc <RCC_GetClocksFreq+0xbc>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	4a23      	ldr	r2, [pc, #140]	; (8000584 <RCC_GetClocksFreq+0x144>)
 80004f8:	601a      	str	r2, [r3, #0]
    break;
 80004fa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80004fc:	4b20      	ldr	r3, [pc, #128]	; (8000580 <RCC_GetClocksFreq+0x140>)
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000504:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000506:	69bb      	ldr	r3, [r7, #24]
 8000508:	091b      	lsrs	r3, r3, #4
 800050a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800050c:	4a1f      	ldr	r2, [pc, #124]	; (800058c <RCC_GetClocksFreq+0x14c>)
 800050e:	69bb      	ldr	r3, [r7, #24]
 8000510:	4413      	add	r3, r2
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	b2db      	uxtb	r3, r3
 8000516:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681a      	ldr	r2, [r3, #0]
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	40da      	lsrs	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000524:	4b16      	ldr	r3, [pc, #88]	; (8000580 <RCC_GetClocksFreq+0x140>)
 8000526:	689b      	ldr	r3, [r3, #8]
 8000528:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800052c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800052e:	69bb      	ldr	r3, [r7, #24]
 8000530:	0a9b      	lsrs	r3, r3, #10
 8000532:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000534:	4a15      	ldr	r2, [pc, #84]	; (800058c <RCC_GetClocksFreq+0x14c>)
 8000536:	69bb      	ldr	r3, [r7, #24]
 8000538:	4413      	add	r3, r2
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	b2db      	uxtb	r3, r3
 800053e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	685a      	ldr	r2, [r3, #4]
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	40da      	lsrs	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <RCC_GetClocksFreq+0x140>)
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000554:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000556:	69bb      	ldr	r3, [r7, #24]
 8000558:	0b5b      	lsrs	r3, r3, #13
 800055a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800055c:	4a0b      	ldr	r2, [pc, #44]	; (800058c <RCC_GetClocksFreq+0x14c>)
 800055e:	69bb      	ldr	r3, [r7, #24]
 8000560:	4413      	add	r3, r2
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	b2db      	uxtb	r3, r3
 8000566:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	685a      	ldr	r2, [r3, #4]
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	40da      	lsrs	r2, r3
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	60da      	str	r2, [r3, #12]
}
 8000574:	bf00      	nop
 8000576:	3724      	adds	r7, #36	; 0x24
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40023800 	.word	0x40023800
 8000584:	00f42400 	.word	0x00f42400
 8000588:	017d7840 	.word	0x017d7840
 800058c:	20000000 	.word	0x20000000

08000590 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	460b      	mov	r3, r1
 800059a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800059c:	78fb      	ldrb	r3, [r7, #3]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d006      	beq.n	80005b0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80005a2:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80005a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005a6:	4909      	ldr	r1, [pc, #36]	; (80005cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80005ae:	e006      	b.n	80005be <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80005b0:	4b06      	ldr	r3, [pc, #24]	; (80005cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80005b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	43db      	mvns	r3, r3
 80005b8:	4904      	ldr	r1, [pc, #16]	; (80005cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80005ba:	4013      	ands	r3, r2
 80005bc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40023800 	.word	0x40023800

080005d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80005dc:	78fb      	ldrb	r3, [r7, #3]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d006      	beq.n	80005f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80005e2:	4b0a      	ldr	r3, [pc, #40]	; (800060c <RCC_APB1PeriphClockCmd+0x3c>)
 80005e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005e6:	4909      	ldr	r1, [pc, #36]	; (800060c <RCC_APB1PeriphClockCmd+0x3c>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4313      	orrs	r3, r2
 80005ec:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80005ee:	e006      	b.n	80005fe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <RCC_APB1PeriphClockCmd+0x3c>)
 80005f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4904      	ldr	r1, [pc, #16]	; (800060c <RCC_APB1PeriphClockCmd+0x3c>)
 80005fa:	4013      	ands	r3, r2
 80005fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	40023800 	.word	0x40023800

08000610 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	; 0x28
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800061a:	2300      	movs	r3, #0
 800061c:	627b      	str	r3, [r7, #36]	; 0x24
 800061e:	2300      	movs	r3, #0
 8000620:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000622:	2300      	movs	r3, #0
 8000624:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000626:	2300      	movs	r3, #0
 8000628:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	8a1b      	ldrh	r3, [r3, #16]
 800062e:	b29b      	uxth	r3, r3
 8000630:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000634:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000638:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	88db      	ldrh	r3, [r3, #6]
 800063e:	461a      	mov	r2, r3
 8000640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000642:	4313      	orrs	r3, r2
 8000644:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000648:	b29a      	uxth	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	899b      	ldrh	r3, [r3, #12]
 8000652:	b29b      	uxth	r3, r3
 8000654:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000658:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800065c:	f023 030c 	bic.w	r3, r3, #12
 8000660:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	889a      	ldrh	r2, [r3, #4]
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	891b      	ldrh	r3, [r3, #8]
 800066a:	4313      	orrs	r3, r2
 800066c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000672:	4313      	orrs	r3, r2
 8000674:	b29b      	uxth	r3, r3
 8000676:	461a      	mov	r2, r3
 8000678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067a:	4313      	orrs	r3, r2
 800067c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800067e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000680:	b29a      	uxth	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	8a9b      	ldrh	r3, [r3, #20]
 800068a:	b29b      	uxth	r3, r3
 800068c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800068e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000694:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	899b      	ldrh	r3, [r3, #12]
 800069a:	461a      	mov	r2, r3
 800069c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069e:	4313      	orrs	r3, r2
 80006a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80006a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006a4:	b29a      	uxth	r2, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fec6 	bl	8000440 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a30      	ldr	r2, [pc, #192]	; (8000778 <USART_Init+0x168>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d003      	beq.n	80006c4 <USART_Init+0xb4>
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4a2f      	ldr	r2, [pc, #188]	; (800077c <USART_Init+0x16c>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d102      	bne.n	80006ca <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	623b      	str	r3, [r7, #32]
 80006c8:	e001      	b.n	80006ce <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80006ca:	693b      	ldr	r3, [r7, #16]
 80006cc:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	899b      	ldrh	r3, [r3, #12]
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	da0c      	bge.n	80006f4 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80006da:	6a3a      	ldr	r2, [r7, #32]
 80006dc:	4613      	mov	r3, r2
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	009a      	lsls	r2, r3, #2
 80006e4:	441a      	add	r2, r3
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f0:	61fb      	str	r3, [r7, #28]
 80006f2:	e00b      	b.n	800070c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80006f4:	6a3a      	ldr	r2, [r7, #32]
 80006f6:	4613      	mov	r3, r2
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	4413      	add	r3, r2
 80006fc:	009a      	lsls	r2, r3, #2
 80006fe:	441a      	add	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	fbb2 f3f3 	udiv	r3, r2, r3
 800070a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	4a1c      	ldr	r2, [pc, #112]	; (8000780 <USART_Init+0x170>)
 8000710:	fba2 2303 	umull	r2, r3, r2, r3
 8000714:	095b      	lsrs	r3, r3, #5
 8000716:	011b      	lsls	r3, r3, #4
 8000718:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800071a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800071c:	091b      	lsrs	r3, r3, #4
 800071e:	2264      	movs	r2, #100	; 0x64
 8000720:	fb02 f303 	mul.w	r3, r2, r3
 8000724:	69fa      	ldr	r2, [r7, #28]
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	899b      	ldrh	r3, [r3, #12]
 800072e:	b29b      	uxth	r3, r3
 8000730:	b21b      	sxth	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	da0c      	bge.n	8000750 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000736:	69bb      	ldr	r3, [r7, #24]
 8000738:	00db      	lsls	r3, r3, #3
 800073a:	3332      	adds	r3, #50	; 0x32
 800073c:	4a10      	ldr	r2, [pc, #64]	; (8000780 <USART_Init+0x170>)
 800073e:	fba2 2303 	umull	r2, r3, r2, r3
 8000742:	095b      	lsrs	r3, r3, #5
 8000744:	f003 0307 	and.w	r3, r3, #7
 8000748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800074a:	4313      	orrs	r3, r2
 800074c:	627b      	str	r3, [r7, #36]	; 0x24
 800074e:	e00b      	b.n	8000768 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	3332      	adds	r3, #50	; 0x32
 8000756:	4a0a      	ldr	r2, [pc, #40]	; (8000780 <USART_Init+0x170>)
 8000758:	fba2 2303 	umull	r2, r3, r2, r3
 800075c:	095b      	lsrs	r3, r3, #5
 800075e:	f003 030f 	and.w	r3, r3, #15
 8000762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000764:	4313      	orrs	r3, r2
 8000766:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076a:	b29a      	uxth	r2, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	811a      	strh	r2, [r3, #8]
}
 8000770:	bf00      	nop
 8000772:	3728      	adds	r7, #40	; 0x28
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40011000 	.word	0x40011000
 800077c:	40011400 	.word	0x40011400
 8000780:	51eb851f 	.word	0x51eb851f

08000784 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	460b      	mov	r3, r1
 800078e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000790:	78fb      	ldrb	r3, [r7, #3]
 8000792:	2b00      	cmp	r3, #0
 8000794:	d008      	beq.n	80007a8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	899b      	ldrh	r3, [r3, #12]
 800079a:	b29b      	uxth	r3, r3
 800079c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80007a0:	b29a      	uxth	r2, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80007a6:	e007      	b.n	80007b8 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	899b      	ldrh	r3, [r3, #12]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	819a      	strh	r2, [r3, #12]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	460b      	mov	r3, r1
 80007ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80007d0:	887b      	ldrh	r3, [r7, #2]
 80007d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	809a      	strh	r2, [r3, #4]
}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80007f4:	2300      	movs	r3, #0
 80007f6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	b29a      	uxth	r2, r3
 80007fe:	887b      	ldrh	r3, [r7, #2]
 8000800:	4013      	ands	r3, r2
 8000802:	b29b      	uxth	r3, r3
 8000804:	2b00      	cmp	r3, #0
 8000806:	d002      	beq.n	800080e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000808:	2301      	movs	r3, #1
 800080a:	73fb      	strb	r3, [r7, #15]
 800080c:	e001      	b.n	8000812 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800080e:	2300      	movs	r3, #0
 8000810:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000812:	7bfb      	ldrb	r3, [r7, #15]
}
 8000814:	4618      	mov	r0, r3
 8000816:	3714      	adds	r7, #20
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr

08000820 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	f103 0208 	add.w	r2, r3, #8
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	f04f 32ff 	mov.w	r2, #4294967295
 8000838:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	f103 0208 	add.w	r2, r3, #8
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	f103 0208 	add.w	r2, r3, #8
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800087a:	b480      	push	{r7}
 800087c:	b085      	sub	sp, #20
 800087e:	af00      	add	r7, sp, #0
 8000880:	6078      	str	r0, [r7, #4]
 8000882:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	68fa      	ldr	r2, [r7, #12]
 800088e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	689a      	ldr	r2, [r3, #8]
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	689b      	ldr	r3, [r3, #8]
 800089c:	683a      	ldr	r2, [r7, #0]
 800089e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	683a      	ldr	r2, [r7, #0]
 80008a4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	1c5a      	adds	r2, r3, #1
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	601a      	str	r2, [r3, #0]
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr

080008c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80008c2:	b480      	push	{r7}
 80008c4:	b085      	sub	sp, #20
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
 80008ca:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d8:	d103      	bne.n	80008e2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	691b      	ldr	r3, [r3, #16]
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	e00c      	b.n	80008fc <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	3308      	adds	r3, #8
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	e002      	b.n	80008f0 <vListInsert+0x2e>
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	60fb      	str	r3, [r7, #12]
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	68ba      	ldr	r2, [r7, #8]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d2f6      	bcs.n	80008ea <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	685a      	ldr	r2, [r3, #4]
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	683a      	ldr	r2, [r7, #0]
 800090a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	68fa      	ldr	r2, [r7, #12]
 8000910:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	1c5a      	adds	r2, r3, #1
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	601a      	str	r2, [r3, #0]
}
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr

08000934 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	691b      	ldr	r3, [r3, #16]
 8000940:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	6892      	ldr	r2, [r2, #8]
 800094a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	6852      	ldr	r2, [r2, #4]
 8000954:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	429a      	cmp	r2, r3
 800095e:	d103      	bne.n	8000968 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	689a      	ldr	r2, [r3, #8]
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	1e5a      	subs	r2, r3, #1
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	681b      	ldr	r3, [r3, #0]
}
 800097c:	4618      	mov	r0, r3
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d109      	bne.n	80009b0 <xQueueGenericReset+0x28>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800099c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009a0:	f383 8811 	msr	BASEPRI, r3
 80009a4:	f3bf 8f6f 	isb	sy
 80009a8:	f3bf 8f4f 	dsb	sy
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	e7fe      	b.n	80009ae <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 80009b0:	f001 ff36 	bl	8002820 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009bc:	68f9      	ldr	r1, [r7, #12]
 80009be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80009c0:	fb01 f303 	mul.w	r3, r1, r3
 80009c4:	441a      	add	r2, r3
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	2200      	movs	r2, #0
 80009ce:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009e0:	3b01      	subs	r3, #1
 80009e2:	68f9      	ldr	r1, [r7, #12]
 80009e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80009e6:	fb01 f303 	mul.w	r3, r1, r3
 80009ea:	441a      	add	r2, r3
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	22ff      	movs	r2, #255	; 0xff
 80009f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	22ff      	movs	r2, #255	; 0xff
 80009fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d114      	bne.n	8000a30 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	691b      	ldr	r3, [r3, #16]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d01a      	beq.n	8000a44 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	3310      	adds	r3, #16
 8000a12:	4618      	mov	r0, r3
 8000a14:	f001 f836 	bl	8001a84 <xTaskRemoveFromEventList>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d012      	beq.n	8000a44 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8000a1e:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <xQueueGenericReset+0xcc>)
 8000a20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	f3bf 8f4f 	dsb	sy
 8000a2a:	f3bf 8f6f 	isb	sy
 8000a2e:	e009      	b.n	8000a44 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	3310      	adds	r3, #16
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff fef3 	bl	8000820 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	3324      	adds	r3, #36	; 0x24
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff feee 	bl	8000820 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8000a44:	f001 ff1a 	bl	800287c <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8000a48:	2301      	movs	r3, #1
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	e000ed04 	.word	0xe000ed04

08000a58 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08c      	sub	sp, #48	; 0x30
 8000a5c:	af02      	add	r7, sp, #8
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	4613      	mov	r3, r2
 8000a64:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d109      	bne.n	8000a80 <xQueueGenericCreate+0x28>
 8000a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a70:	f383 8811 	msr	BASEPRI, r3
 8000a74:	f3bf 8f6f 	isb	sy
 8000a78:	f3bf 8f4f 	dsb	sy
 8000a7c:	61bb      	str	r3, [r7, #24]
 8000a7e:	e7fe      	b.n	8000a7e <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	68ba      	ldr	r2, [r7, #8]
 8000a84:	fb02 f303 	mul.w	r3, r2, r3
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d006      	beq.n	8000a9e <xQueueGenericCreate+0x46>
 8000a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a92:	68bb      	ldr	r3, [r7, #8]
 8000a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a98:	68fa      	ldr	r2, [r7, #12]
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d101      	bne.n	8000aa2 <xQueueGenericCreate+0x4a>
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e000      	b.n	8000aa4 <xQueueGenericCreate+0x4c>
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d109      	bne.n	8000abc <xQueueGenericCreate+0x64>
 8000aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aac:	f383 8811 	msr	BASEPRI, r3
 8000ab0:	f3bf 8f6f 	isb	sy
 8000ab4:	f3bf 8f4f 	dsb	sy
 8000ab8:	617b      	str	r3, [r7, #20]
 8000aba:	e7fe      	b.n	8000aba <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8000abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abe:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8000ac2:	d909      	bls.n	8000ad8 <xQueueGenericCreate+0x80>
 8000ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ac8:	f383 8811 	msr	BASEPRI, r3
 8000acc:	f3bf 8f6f 	isb	sy
 8000ad0:	f3bf 8f4f 	dsb	sy
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	e7fe      	b.n	8000ad6 <xQueueGenericCreate+0x7e>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ada:	3350      	adds	r3, #80	; 0x50
 8000adc:	4618      	mov	r0, r3
 8000ade:	f001 ffb9 	bl	8002a54 <pvPortMalloc>
 8000ae2:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8000ae4:	6a3b      	ldr	r3, [r7, #32]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00d      	beq.n	8000b06 <xQueueGenericCreate+0xae>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000aea:	6a3b      	ldr	r3, [r7, #32]
 8000aec:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3350      	adds	r3, #80	; 0x50
 8000af2:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000af4:	79fa      	ldrb	r2, [r7, #7]
 8000af6:	6a3b      	ldr	r3, [r7, #32]
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	4613      	mov	r3, r2
 8000afc:	69fa      	ldr	r2, [r7, #28]
 8000afe:	68b9      	ldr	r1, [r7, #8]
 8000b00:	68f8      	ldr	r0, [r7, #12]
 8000b02:	f000 f805 	bl	8000b10 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000b06:	6a3b      	ldr	r3, [r7, #32]
    }
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3728      	adds	r7, #40	; 0x28
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
 8000b1c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d103      	bne.n	8000b2c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	69ba      	ldr	r2, [r7, #24]
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	e002      	b.n	8000b32 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	68fa      	ldr	r2, [r7, #12]
 8000b36:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	68ba      	ldr	r2, [r7, #8]
 8000b3c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000b3e:	2101      	movs	r1, #1
 8000b40:	69b8      	ldr	r0, [r7, #24]
 8000b42:	f7ff ff21 	bl	8000988 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8000b46:	69bb      	ldr	r3, [r7, #24]
 8000b48:	78fa      	ldrb	r2, [r7, #3]
 8000b4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08e      	sub	sp, #56	; 0x38
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
 8000b64:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000b66:	2300      	movs	r3, #0
 8000b68:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8000b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d109      	bne.n	8000b88 <xQueueGenericSend+0x30>
 8000b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b78:	f383 8811 	msr	BASEPRI, r3
 8000b7c:	f3bf 8f6f 	isb	sy
 8000b80:	f3bf 8f4f 	dsb	sy
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b86:	e7fe      	b.n	8000b86 <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d103      	bne.n	8000b96 <xQueueGenericSend+0x3e>
 8000b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d101      	bne.n	8000b9a <xQueueGenericSend+0x42>
 8000b96:	2301      	movs	r3, #1
 8000b98:	e000      	b.n	8000b9c <xQueueGenericSend+0x44>
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d109      	bne.n	8000bb4 <xQueueGenericSend+0x5c>
 8000ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ba4:	f383 8811 	msr	BASEPRI, r3
 8000ba8:	f3bf 8f6f 	isb	sy
 8000bac:	f3bf 8f4f 	dsb	sy
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8000bb2:	e7fe      	b.n	8000bb2 <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	d103      	bne.n	8000bc2 <xQueueGenericSend+0x6a>
 8000bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d101      	bne.n	8000bc6 <xQueueGenericSend+0x6e>
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e000      	b.n	8000bc8 <xQueueGenericSend+0x70>
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d109      	bne.n	8000be0 <xQueueGenericSend+0x88>
 8000bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bd0:	f383 8811 	msr	BASEPRI, r3
 8000bd4:	f3bf 8f6f 	isb	sy
 8000bd8:	f3bf 8f4f 	dsb	sy
 8000bdc:	623b      	str	r3, [r7, #32]
 8000bde:	e7fe      	b.n	8000bde <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000be0:	f001 f8e8 	bl	8001db4 <xTaskGetSchedulerState>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d102      	bne.n	8000bf0 <xQueueGenericSend+0x98>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d101      	bne.n	8000bf4 <xQueueGenericSend+0x9c>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <xQueueGenericSend+0x9e>
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d109      	bne.n	8000c0e <xQueueGenericSend+0xb6>
 8000bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bfe:	f383 8811 	msr	BASEPRI, r3
 8000c02:	f3bf 8f6f 	isb	sy
 8000c06:	f3bf 8f4f 	dsb	sy
 8000c0a:	61fb      	str	r3, [r7, #28]
 8000c0c:	e7fe      	b.n	8000c0c <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000c0e:	f001 fe07 	bl	8002820 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d302      	bcc.n	8000c24 <xQueueGenericSend+0xcc>
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	2b02      	cmp	r3, #2
 8000c22:	d129      	bne.n	8000c78 <xQueueGenericSend+0x120>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000c24:	683a      	ldr	r2, [r7, #0]
 8000c26:	68b9      	ldr	r1, [r7, #8]
 8000c28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000c2a:	f000 fa11 	bl	8001050 <prvCopyDataToQueue>
 8000c2e:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d010      	beq.n	8000c5a <xQueueGenericSend+0x102>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c3a:	3324      	adds	r3, #36	; 0x24
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f000 ff21 	bl	8001a84 <xTaskRemoveFromEventList>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d013      	beq.n	8000c70 <xQueueGenericSend+0x118>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8000c48:	4b3f      	ldr	r3, [pc, #252]	; (8000d48 <xQueueGenericSend+0x1f0>)
 8000c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	f3bf 8f4f 	dsb	sy
 8000c54:	f3bf 8f6f 	isb	sy
 8000c58:	e00a      	b.n	8000c70 <xQueueGenericSend+0x118>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8000c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d007      	beq.n	8000c70 <xQueueGenericSend+0x118>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8000c60:	4b39      	ldr	r3, [pc, #228]	; (8000d48 <xQueueGenericSend+0x1f0>)
 8000c62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	f3bf 8f4f 	dsb	sy
 8000c6c:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8000c70:	f001 fe04 	bl	800287c <vPortExitCritical>
                return pdPASS;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e063      	b.n	8000d40 <xQueueGenericSend+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d103      	bne.n	8000c86 <xQueueGenericSend+0x12e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000c7e:	f001 fdfd 	bl	800287c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	e05c      	b.n	8000d40 <xQueueGenericSend+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d106      	bne.n	8000c9a <xQueueGenericSend+0x142>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 ff59 	bl	8001b48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000c96:	2301      	movs	r3, #1
 8000c98:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000c9a:	f001 fdef 	bl	800287c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000c9e:	f000 fcd7 	bl	8001650 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000ca2:	f001 fdbd 	bl	8002820 <vPortEnterCritical>
 8000ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000cac:	b25b      	sxtb	r3, r3
 8000cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cb2:	d103      	bne.n	8000cbc <xQueueGenericSend+0x164>
 8000cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cc8:	d103      	bne.n	8000cd2 <xQueueGenericSend+0x17a>
 8000cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000cd2:	f001 fdd3 	bl	800287c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000cd6:	1d3a      	adds	r2, r7, #4
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4611      	mov	r1, r2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 ff48 	bl	8001b74 <xTaskCheckForTimeOut>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d124      	bne.n	8000d34 <xQueueGenericSend+0x1dc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000cea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cec:	f000 faa8 	bl	8001240 <prvIsQueueFull>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d018      	beq.n	8000d28 <xQueueGenericSend+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cf8:	3310      	adds	r3, #16
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	4611      	mov	r1, r2
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 fe72 	bl	80019e8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000d04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d06:	f000 fa33 	bl	8001170 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000d0a:	f000 fcaf 	bl	800166c <xTaskResumeAll>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	f47f af7c 	bne.w	8000c0e <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <xQueueGenericSend+0x1f0>)
 8000d18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	f3bf 8f4f 	dsb	sy
 8000d22:	f3bf 8f6f 	isb	sy
 8000d26:	e772      	b.n	8000c0e <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000d28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d2a:	f000 fa21 	bl	8001170 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000d2e:	f000 fc9d 	bl	800166c <xTaskResumeAll>
 8000d32:	e76c      	b.n	8000c0e <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000d34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000d36:	f000 fa1b 	bl	8001170 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000d3a:	f000 fc97 	bl	800166c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8000d3e:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3738      	adds	r7, #56	; 0x38
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	e000ed04 	.word	0xe000ed04

08000d4c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b090      	sub	sp, #64	; 0x40
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
 8000d58:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8000d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d109      	bne.n	8000d78 <xQueueGenericSendFromISR+0x2c>
 8000d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d68:	f383 8811 	msr	BASEPRI, r3
 8000d6c:	f3bf 8f6f 	isb	sy
 8000d70:	f3bf 8f4f 	dsb	sy
 8000d74:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d76:	e7fe      	b.n	8000d76 <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d103      	bne.n	8000d86 <xQueueGenericSendFromISR+0x3a>
 8000d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <xQueueGenericSendFromISR+0x3e>
 8000d86:	2301      	movs	r3, #1
 8000d88:	e000      	b.n	8000d8c <xQueueGenericSendFromISR+0x40>
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d109      	bne.n	8000da4 <xQueueGenericSendFromISR+0x58>
 8000d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d94:	f383 8811 	msr	BASEPRI, r3
 8000d98:	f3bf 8f6f 	isb	sy
 8000d9c:	f3bf 8f4f 	dsb	sy
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
 8000da2:	e7fe      	b.n	8000da2 <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	2b02      	cmp	r3, #2
 8000da8:	d103      	bne.n	8000db2 <xQueueGenericSendFromISR+0x66>
 8000daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d101      	bne.n	8000db6 <xQueueGenericSendFromISR+0x6a>
 8000db2:	2301      	movs	r3, #1
 8000db4:	e000      	b.n	8000db8 <xQueueGenericSendFromISR+0x6c>
 8000db6:	2300      	movs	r3, #0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d109      	bne.n	8000dd0 <xQueueGenericSendFromISR+0x84>
 8000dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dc0:	f383 8811 	msr	BASEPRI, r3
 8000dc4:	f3bf 8f6f 	isb	sy
 8000dc8:	f3bf 8f4f 	dsb	sy
 8000dcc:	623b      	str	r3, [r7, #32]
 8000dce:	e7fe      	b.n	8000dce <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000dd0:	f001 fe02 	bl	80029d8 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8000dd4:	f3ef 8211 	mrs	r2, BASEPRI
 8000dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ddc:	f383 8811 	msr	BASEPRI, r3
 8000de0:	f3bf 8f6f 	isb	sy
 8000de4:	f3bf 8f4f 	dsb	sy
 8000de8:	61fa      	str	r2, [r7, #28]
 8000dea:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8000dec:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000dee:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000df2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d302      	bcc.n	8000e02 <xQueueGenericSendFromISR+0xb6>
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	2b02      	cmp	r3, #2
 8000e00:	d13d      	bne.n	8000e7e <xQueueGenericSendFromISR+0x132>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8000e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e10:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000e12:	683a      	ldr	r2, [r7, #0]
 8000e14:	68b9      	ldr	r1, [r7, #8]
 8000e16:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000e18:	f000 f91a 	bl	8001050 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000e1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e24:	d112      	bne.n	8000e4c <xQueueGenericSendFromISR+0x100>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d024      	beq.n	8000e78 <xQueueGenericSendFromISR+0x12c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e30:	3324      	adds	r3, #36	; 0x24
 8000e32:	4618      	mov	r0, r3
 8000e34:	f000 fe26 	bl	8001a84 <xTaskRemoveFromEventList>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d01c      	beq.n	8000e78 <xQueueGenericSendFromISR+0x12c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d019      	beq.n	8000e78 <xQueueGenericSendFromISR+0x12c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2201      	movs	r2, #1
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	e015      	b.n	8000e78 <xQueueGenericSendFromISR+0x12c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8000e4c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000e50:	2b7f      	cmp	r3, #127	; 0x7f
 8000e52:	d109      	bne.n	8000e68 <xQueueGenericSendFromISR+0x11c>
        __asm volatile
 8000e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e58:	f383 8811 	msr	BASEPRI, r3
 8000e5c:	f3bf 8f6f 	isb	sy
 8000e60:	f3bf 8f4f 	dsb	sy
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	e7fe      	b.n	8000e66 <xQueueGenericSendFromISR+0x11a>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000e68:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	b25a      	sxtb	r2, r3
 8000e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8000e7c:	e001      	b.n	8000e82 <xQueueGenericSendFromISR+0x136>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e84:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3740      	adds	r7, #64	; 0x40
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08c      	sub	sp, #48	; 0x30
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d109      	bne.n	8000ec6 <xQueueReceive+0x2e>
        __asm volatile
 8000eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000eb6:	f383 8811 	msr	BASEPRI, r3
 8000eba:	f3bf 8f6f 	isb	sy
 8000ebe:	f3bf 8f4f 	dsb	sy
 8000ec2:	623b      	str	r3, [r7, #32]
 8000ec4:	e7fe      	b.n	8000ec4 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d103      	bne.n	8000ed4 <xQueueReceive+0x3c>
 8000ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d101      	bne.n	8000ed8 <xQueueReceive+0x40>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e000      	b.n	8000eda <xQueueReceive+0x42>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d109      	bne.n	8000ef2 <xQueueReceive+0x5a>
 8000ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ee2:	f383 8811 	msr	BASEPRI, r3
 8000ee6:	f3bf 8f6f 	isb	sy
 8000eea:	f3bf 8f4f 	dsb	sy
 8000eee:	61fb      	str	r3, [r7, #28]
 8000ef0:	e7fe      	b.n	8000ef0 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000ef2:	f000 ff5f 	bl	8001db4 <xTaskGetSchedulerState>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <xQueueReceive+0x6a>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d101      	bne.n	8000f06 <xQueueReceive+0x6e>
 8000f02:	2301      	movs	r3, #1
 8000f04:	e000      	b.n	8000f08 <xQueueReceive+0x70>
 8000f06:	2300      	movs	r3, #0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d109      	bne.n	8000f20 <xQueueReceive+0x88>
 8000f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f10:	f383 8811 	msr	BASEPRI, r3
 8000f14:	f3bf 8f6f 	isb	sy
 8000f18:	f3bf 8f4f 	dsb	sy
 8000f1c:	61bb      	str	r3, [r7, #24]
 8000f1e:	e7fe      	b.n	8000f1e <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000f20:	f001 fc7e 	bl	8002820 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d01f      	beq.n	8000f70 <xQueueReceive+0xd8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000f30:	68b9      	ldr	r1, [r7, #8]
 8000f32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f34:	f000 f8f6 	bl	8001124 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3a:	1e5a      	subs	r2, r3, #1
 8000f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3e:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d00f      	beq.n	8000f68 <xQueueReceive+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f4a:	3310      	adds	r3, #16
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fd99 	bl	8001a84 <xTaskRemoveFromEventList>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d007      	beq.n	8000f68 <xQueueReceive+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000f58:	4b3c      	ldr	r3, [pc, #240]	; (800104c <xQueueReceive+0x1b4>)
 8000f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	f3bf 8f4f 	dsb	sy
 8000f64:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000f68:	f001 fc88 	bl	800287c <vPortExitCritical>
                return pdPASS;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e069      	b.n	8001044 <xQueueReceive+0x1ac>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d103      	bne.n	8000f7e <xQueueReceive+0xe6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000f76:	f001 fc81 	bl	800287c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e062      	b.n	8001044 <xQueueReceive+0x1ac>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d106      	bne.n	8000f92 <xQueueReceive+0xfa>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000f84:	f107 0310 	add.w	r3, r7, #16
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f000 fddd 	bl	8001b48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000f92:	f001 fc73 	bl	800287c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000f96:	f000 fb5b 	bl	8001650 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000f9a:	f001 fc41 	bl	8002820 <vPortEnterCritical>
 8000f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000faa:	d103      	bne.n	8000fb4 <xQueueReceive+0x11c>
 8000fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc0:	d103      	bne.n	8000fca <xQueueReceive+0x132>
 8000fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000fca:	f001 fc57 	bl	800287c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000fce:	1d3a      	adds	r2, r7, #4
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	4611      	mov	r1, r2
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 fdcc 	bl	8001b74 <xTaskCheckForTimeOut>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d123      	bne.n	800102a <xQueueReceive+0x192>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000fe2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000fe4:	f000 f916 	bl	8001214 <prvIsQueueEmpty>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d017      	beq.n	800101e <xQueueReceive+0x186>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ff0:	3324      	adds	r3, #36	; 0x24
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	4611      	mov	r1, r2
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fcf6 	bl	80019e8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000ffc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000ffe:	f000 f8b7 	bl	8001170 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001002:	f000 fb33 	bl	800166c <xTaskResumeAll>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d189      	bne.n	8000f20 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 800100c:	4b0f      	ldr	r3, [pc, #60]	; (800104c <xQueueReceive+0x1b4>)
 800100e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	f3bf 8f4f 	dsb	sy
 8001018:	f3bf 8f6f 	isb	sy
 800101c:	e780      	b.n	8000f20 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800101e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001020:	f000 f8a6 	bl	8001170 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001024:	f000 fb22 	bl	800166c <xTaskResumeAll>
 8001028:	e77a      	b.n	8000f20 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800102a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800102c:	f000 f8a0 	bl	8001170 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001030:	f000 fb1c 	bl	800166c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001034:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001036:	f000 f8ed 	bl	8001214 <prvIsQueueEmpty>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	f43f af6f 	beq.w	8000f20 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001042:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001044:	4618      	mov	r0, r3
 8001046:	3730      	adds	r7, #48	; 0x30
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	e000ed04 	.word	0xe000ed04

08001050 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b086      	sub	sp, #24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001064:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	2b00      	cmp	r3, #0
 800106c:	d10d      	bne.n	800108a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d14d      	bne.n	8001112 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	4618      	mov	r0, r3
 800107c:	f000 feb8 	bl	8001df0 <xTaskPriorityDisinherit>
 8001080:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	e043      	b.n	8001112 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d119      	bne.n	80010c4 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6858      	ldr	r0, [r3, #4]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001098:	461a      	mov	r2, r3
 800109a:	68b9      	ldr	r1, [r7, #8]
 800109c:	f002 f966 	bl	800336c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	685a      	ldr	r2, [r3, #4]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	441a      	add	r2, r3
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d32b      	bcc.n	8001112 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	e026      	b.n	8001112 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	68d8      	ldr	r0, [r3, #12]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010cc:	461a      	mov	r2, r3
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	f002 f94c 	bl	800336c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	68da      	ldr	r2, [r3, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	425b      	negs	r3, r3
 80010de:	441a      	add	r2, r3
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	68da      	ldr	r2, [r3, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d207      	bcs.n	8001100 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f8:	425b      	negs	r3, r3
 80010fa:	441a      	add	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b02      	cmp	r3, #2
 8001104:	d105      	bne.n	8001112 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	3b01      	subs	r3, #1
 8001110:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800111a:	697b      	ldr	r3, [r7, #20]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001132:	2b00      	cmp	r3, #0
 8001134:	d018      	beq.n	8001168 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68da      	ldr	r2, [r3, #12]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	441a      	add	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68da      	ldr	r2, [r3, #12]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	429a      	cmp	r2, r3
 800114e:	d303      	bcc.n	8001158 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68d9      	ldr	r1, [r3, #12]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	461a      	mov	r2, r3
 8001162:	6838      	ldr	r0, [r7, #0]
 8001164:	f002 f902 	bl	800336c <memcpy>
    }
}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001178:	f001 fb52 	bl	8002820 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001182:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001184:	e011      	b.n	80011aa <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	2b00      	cmp	r3, #0
 800118c:	d012      	beq.n	80011b4 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3324      	adds	r3, #36	; 0x24
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fc76 	bl	8001a84 <xTaskRemoveFromEventList>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800119e:	f000 fd4d 	bl	8001c3c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80011aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	dce9      	bgt.n	8001186 <prvUnlockQueue+0x16>
 80011b2:	e000      	b.n	80011b6 <prvUnlockQueue+0x46>
                        break;
 80011b4:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	22ff      	movs	r2, #255	; 0xff
 80011ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80011be:	f001 fb5d 	bl	800287c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80011c2:	f001 fb2d 	bl	8002820 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80011cc:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80011ce:	e011      	b.n	80011f4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d012      	beq.n	80011fe <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3310      	adds	r3, #16
 80011dc:	4618      	mov	r0, r3
 80011de:	f000 fc51 	bl	8001a84 <xTaskRemoveFromEventList>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80011e8:	f000 fd28 	bl	8001c3c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80011f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	dce9      	bgt.n	80011d0 <prvUnlockQueue+0x60>
 80011fc:	e000      	b.n	8001200 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80011fe:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	22ff      	movs	r2, #255	; 0xff
 8001204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001208:	f001 fb38 	bl	800287c <vPortExitCritical>
}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800121c:	f001 fb00 	bl	8002820 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001224:	2b00      	cmp	r3, #0
 8001226:	d102      	bne.n	800122e <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001228:	2301      	movs	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	e001      	b.n	8001232 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800122e:	2300      	movs	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001232:	f001 fb23 	bl	800287c <vPortExitCritical>

    return xReturn;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001248:	f001 faea 	bl	8002820 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001254:	429a      	cmp	r2, r3
 8001256:	d102      	bne.n	800125e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8001258:	2301      	movs	r3, #1
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	e001      	b.n	8001262 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800125e:	2300      	movs	r3, #0
 8001260:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001262:	f001 fb0b 	bl	800287c <vPortExitCritical>

    return xReturn;
 8001266:	68fb      	ldr	r3, [r7, #12]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	e014      	b.n	80012aa <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8001280:	4a0e      	ldr	r2, [pc, #56]	; (80012bc <vQueueAddToRegistry+0x4c>)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d10b      	bne.n	80012a4 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800128c:	490b      	ldr	r1, [pc, #44]	; (80012bc <vQueueAddToRegistry+0x4c>)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8001296:	4a09      	ldr	r2, [pc, #36]	; (80012bc <vQueueAddToRegistry+0x4c>)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	00db      	lsls	r3, r3, #3
 800129c:	4413      	add	r3, r2
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80012a2:	e005      	b.n	80012b0 <vQueueAddToRegistry+0x40>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b07      	cmp	r3, #7
 80012ae:	d9e7      	bls.n	8001280 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	20012eb8 	.word	0x20012eb8

080012c0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80012d0:	f001 faa6 	bl	8002820 <vPortEnterCritical>
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012e0:	d103      	bne.n	80012ea <vQueueWaitForMessageRestricted+0x2a>
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2200      	movs	r2, #0
 80012e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012f0:	b25b      	sxtb	r3, r3
 80012f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012f6:	d103      	bne.n	8001300 <vQueueWaitForMessageRestricted+0x40>
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2200      	movs	r2, #0
 80012fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001300:	f001 fabc 	bl	800287c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001308:	2b00      	cmp	r3, #0
 800130a:	d106      	bne.n	800131a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	3324      	adds	r3, #36	; 0x24
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	68b9      	ldr	r1, [r7, #8]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fb8b 	bl	8001a30 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800131a:	6978      	ldr	r0, [r7, #20]
 800131c:	f7ff ff28 	bl	8001170 <prvUnlockQueue>
    }
 8001320:	bf00      	nop
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001328:	b580      	push	{r7, lr}
 800132a:	b08c      	sub	sp, #48	; 0x30
 800132c:	af04      	add	r7, sp, #16
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	603b      	str	r3, [r7, #0]
 8001334:	4613      	mov	r3, r2
 8001336:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4618      	mov	r0, r3
 800133e:	f001 fb89 	bl	8002a54 <pvPortMalloc>
 8001342:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00e      	beq.n	8001368 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800134a:	2058      	movs	r0, #88	; 0x58
 800134c:	f001 fb82 	bl	8002a54 <pvPortMalloc>
 8001350:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d003      	beq.n	8001360 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	631a      	str	r2, [r3, #48]	; 0x30
 800135e:	e005      	b.n	800136c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f001 fc53 	bl	8002c0c <vPortFree>
 8001366:	e001      	b.n	800136c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d013      	beq.n	800139a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001372:	88fa      	ldrh	r2, [r7, #6]
 8001374:	2300      	movs	r3, #0
 8001376:	9303      	str	r3, [sp, #12]
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	9302      	str	r3, [sp, #8]
 800137c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800137e:	9301      	str	r3, [sp, #4]
 8001380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	68b9      	ldr	r1, [r7, #8]
 8001388:	68f8      	ldr	r0, [r7, #12]
 800138a:	f000 f80e 	bl	80013aa <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800138e:	69f8      	ldr	r0, [r7, #28]
 8001390:	f000 f8a0 	bl	80014d4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001394:	2301      	movs	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	e002      	b.n	80013a0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800139a:	f04f 33ff 	mov.w	r3, #4294967295
 800139e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80013a0:	69bb      	ldr	r3, [r7, #24]
    }
 80013a2:	4618      	mov	r0, r3
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b088      	sub	sp, #32
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	60f8      	str	r0, [r7, #12]
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80013b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	461a      	mov	r2, r3
 80013c2:	21a5      	movs	r1, #165	; 0xa5
 80013c4:	f001 ffdd 	bl	8003382 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80013c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013d2:	3b01      	subs	r3, #1
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	f023 0307 	bic.w	r3, r3, #7
 80013e0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d009      	beq.n	8001400 <prvInitialiseNewTask+0x56>
 80013ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013f0:	f383 8811 	msr	BASEPRI, r3
 80013f4:	f3bf 8f6f 	isb	sy
 80013f8:	f3bf 8f4f 	dsb	sy
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	e7fe      	b.n	80013fe <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d01f      	beq.n	8001446 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001406:	2300      	movs	r3, #0
 8001408:	61fb      	str	r3, [r7, #28]
 800140a:	e012      	b.n	8001432 <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800140c:	68ba      	ldr	r2, [r7, #8]
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	4413      	add	r3, r2
 8001412:	7819      	ldrb	r1, [r3, #0]
 8001414:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	4413      	add	r3, r2
 800141a:	3334      	adds	r3, #52	; 0x34
 800141c:	460a      	mov	r2, r1
 800141e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	4413      	add	r3, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d006      	beq.n	800143a <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	3301      	adds	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	2b09      	cmp	r3, #9
 8001436:	d9e9      	bls.n	800140c <prvInitialiseNewTask+0x62>
 8001438:	e000      	b.n	800143c <prvInitialiseNewTask+0x92>
            {
                break;
 800143a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800143c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143e:	2200      	movs	r2, #0
 8001440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001444:	e003      	b.n	800144e <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001448:	2200      	movs	r2, #0
 800144a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800144e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001450:	2b04      	cmp	r3, #4
 8001452:	d901      	bls.n	8001458 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001454:	2304      	movs	r3, #4
 8001456:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800145a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800145c:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800145e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001460:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001462:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8001464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001466:	2200      	movs	r2, #0
 8001468:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800146a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800146c:	3304      	adds	r3, #4
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f9f6 	bl	8000860 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001476:	3318      	adds	r3, #24
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff f9f1 	bl	8000860 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800147e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001482:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001486:	f1c3 0205 	rsb	r2, r3, #5
 800148a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800148c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800148e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001492:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001496:	3350      	adds	r3, #80	; 0x50
 8001498:	2204      	movs	r2, #4
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f001 ff70 	bl	8003382 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80014a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014a4:	3354      	adds	r3, #84	; 0x54
 80014a6:	2201      	movs	r2, #1
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f001 ff69 	bl	8003382 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	68f9      	ldr	r1, [r7, #12]
 80014b4:	69b8      	ldr	r0, [r7, #24]
 80014b6:	f001 f887 	bl	80025c8 <pxPortInitialiseStack>
 80014ba:	4602      	mov	r2, r0
 80014bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014be:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80014c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d002      	beq.n	80014cc <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80014c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014ca:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80014dc:	f001 f9a0 	bl	8002820 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80014e0:	4b2c      	ldr	r3, [pc, #176]	; (8001594 <prvAddNewTaskToReadyList+0xc0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	4a2b      	ldr	r2, [pc, #172]	; (8001594 <prvAddNewTaskToReadyList+0xc0>)
 80014e8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80014ea:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <prvAddNewTaskToReadyList+0xc4>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d109      	bne.n	8001506 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80014f2:	4a29      	ldr	r2, [pc, #164]	; (8001598 <prvAddNewTaskToReadyList+0xc4>)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80014f8:	4b26      	ldr	r3, [pc, #152]	; (8001594 <prvAddNewTaskToReadyList+0xc0>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d110      	bne.n	8001522 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001500:	f000 fbc0 	bl	8001c84 <prvInitialiseTaskLists>
 8001504:	e00d      	b.n	8001522 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001506:	4b25      	ldr	r3, [pc, #148]	; (800159c <prvAddNewTaskToReadyList+0xc8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d109      	bne.n	8001522 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800150e:	4b22      	ldr	r3, [pc, #136]	; (8001598 <prvAddNewTaskToReadyList+0xc4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001518:	429a      	cmp	r2, r3
 800151a:	d802      	bhi.n	8001522 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800151c:	4a1e      	ldr	r2, [pc, #120]	; (8001598 <prvAddNewTaskToReadyList+0xc4>)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001522:	4b1f      	ldr	r3, [pc, #124]	; (80015a0 <prvAddNewTaskToReadyList+0xcc>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	3301      	adds	r3, #1
 8001528:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <prvAddNewTaskToReadyList+0xcc>)
 800152a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800152c:	4b1c      	ldr	r3, [pc, #112]	; (80015a0 <prvAddNewTaskToReadyList+0xcc>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001538:	2201      	movs	r2, #1
 800153a:	409a      	lsls	r2, r3
 800153c:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <prvAddNewTaskToReadyList+0xd0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4313      	orrs	r3, r2
 8001542:	4a18      	ldr	r2, [pc, #96]	; (80015a4 <prvAddNewTaskToReadyList+0xd0>)
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4a15      	ldr	r2, [pc, #84]	; (80015a8 <prvAddNewTaskToReadyList+0xd4>)
 8001554:	441a      	add	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3304      	adds	r3, #4
 800155a:	4619      	mov	r1, r3
 800155c:	4610      	mov	r0, r2
 800155e:	f7ff f98c 	bl	800087a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001562:	f001 f98b 	bl	800287c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001566:	4b0d      	ldr	r3, [pc, #52]	; (800159c <prvAddNewTaskToReadyList+0xc8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00e      	beq.n	800158c <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <prvAddNewTaskToReadyList+0xc4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001578:	429a      	cmp	r2, r3
 800157a:	d207      	bcs.n	800158c <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800157c:	4b0b      	ldr	r3, [pc, #44]	; (80015ac <prvAddNewTaskToReadyList+0xd8>)
 800157e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	f3bf 8f4f 	dsb	sy
 8001588:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000124 	.word	0x20000124
 8001598:	2000004c 	.word	0x2000004c
 800159c:	20000130 	.word	0x20000130
 80015a0:	20000140 	.word	0x20000140
 80015a4:	2000012c 	.word	0x2000012c
 80015a8:	20000050 	.word	0x20000050
 80015ac:	e000ed04 	.word	0xe000ed04

080015b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <vTaskStartScheduler+0x84>)
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	2300      	movs	r3, #0
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2300      	movs	r3, #0
 80015c0:	2282      	movs	r2, #130	; 0x82
 80015c2:	491d      	ldr	r1, [pc, #116]	; (8001638 <vTaskStartScheduler+0x88>)
 80015c4:	481d      	ldr	r0, [pc, #116]	; (800163c <vTaskStartScheduler+0x8c>)
 80015c6:	f7ff feaf 	bl	8001328 <xTaskCreate>
 80015ca:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d102      	bne.n	80015d8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80015d2:	f000 fceb 	bl	8001fac <xTimerCreateTimerTask>
 80015d6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d115      	bne.n	800160a <vTaskStartScheduler+0x5a>
 80015de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015e2:	f383 8811 	msr	BASEPRI, r3
 80015e6:	f3bf 8f6f 	isb	sy
 80015ea:	f3bf 8f4f 	dsb	sy
 80015ee:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80015f0:	4b13      	ldr	r3, [pc, #76]	; (8001640 <vTaskStartScheduler+0x90>)
 80015f2:	f04f 32ff 	mov.w	r2, #4294967295
 80015f6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <vTaskStartScheduler+0x94>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80015fe:	4b12      	ldr	r3, [pc, #72]	; (8001648 <vTaskStartScheduler+0x98>)
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001604:	f001 f86e 	bl	80026e4 <xPortStartScheduler>
 8001608:	e00d      	b.n	8001626 <vTaskStartScheduler+0x76>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001610:	d109      	bne.n	8001626 <vTaskStartScheduler+0x76>
 8001612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001616:	f383 8811 	msr	BASEPRI, r3
 800161a:	f3bf 8f6f 	isb	sy
 800161e:	f3bf 8f4f 	dsb	sy
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	e7fe      	b.n	8001624 <vTaskStartScheduler+0x74>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <vTaskStartScheduler+0x9c>)
 8001628:	681b      	ldr	r3, [r3, #0]
}
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000148 	.word	0x20000148
 8001638:	080033ac 	.word	0x080033ac
 800163c:	08001c55 	.word	0x08001c55
 8001640:	20000144 	.word	0x20000144
 8001644:	20000130 	.word	0x20000130
 8001648:	20000128 	.word	0x20000128
 800164c:	20000010 	.word	0x20000010

08001650 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001654:	4b04      	ldr	r3, [pc, #16]	; (8001668 <vTaskSuspendAll+0x18>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	3301      	adds	r3, #1
 800165a:	4a03      	ldr	r2, [pc, #12]	; (8001668 <vTaskSuspendAll+0x18>)
 800165c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	2000014c 	.word	0x2000014c

0800166c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800167a:	4b41      	ldr	r3, [pc, #260]	; (8001780 <xTaskResumeAll+0x114>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d109      	bne.n	8001696 <xTaskResumeAll+0x2a>
 8001682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001686:	f383 8811 	msr	BASEPRI, r3
 800168a:	f3bf 8f6f 	isb	sy
 800168e:	f3bf 8f4f 	dsb	sy
 8001692:	603b      	str	r3, [r7, #0]
 8001694:	e7fe      	b.n	8001694 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001696:	f001 f8c3 	bl	8002820 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800169a:	4b39      	ldr	r3, [pc, #228]	; (8001780 <xTaskResumeAll+0x114>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3b01      	subs	r3, #1
 80016a0:	4a37      	ldr	r2, [pc, #220]	; (8001780 <xTaskResumeAll+0x114>)
 80016a2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80016a4:	4b36      	ldr	r3, [pc, #216]	; (8001780 <xTaskResumeAll+0x114>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d161      	bne.n	8001770 <xTaskResumeAll+0x104>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80016ac:	4b35      	ldr	r3, [pc, #212]	; (8001784 <xTaskResumeAll+0x118>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d05d      	beq.n	8001770 <xTaskResumeAll+0x104>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80016b4:	e02e      	b.n	8001714 <xTaskResumeAll+0xa8>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80016b6:	4b34      	ldr	r3, [pc, #208]	; (8001788 <xTaskResumeAll+0x11c>)
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3318      	adds	r3, #24
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff f936 	bl	8000934 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	3304      	adds	r3, #4
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff f931 	bl	8000934 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d6:	2201      	movs	r2, #1
 80016d8:	409a      	lsls	r2, r3
 80016da:	4b2c      	ldr	r3, [pc, #176]	; (800178c <xTaskResumeAll+0x120>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4313      	orrs	r3, r2
 80016e0:	4a2a      	ldr	r2, [pc, #168]	; (800178c <xTaskResumeAll+0x120>)
 80016e2:	6013      	str	r3, [r2, #0]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4a27      	ldr	r2, [pc, #156]	; (8001790 <xTaskResumeAll+0x124>)
 80016f2:	441a      	add	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	3304      	adds	r3, #4
 80016f8:	4619      	mov	r1, r3
 80016fa:	4610      	mov	r0, r2
 80016fc:	f7ff f8bd 	bl	800087a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001704:	4b23      	ldr	r3, [pc, #140]	; (8001794 <xTaskResumeAll+0x128>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800170a:	429a      	cmp	r2, r3
 800170c:	d302      	bcc.n	8001714 <xTaskResumeAll+0xa8>
                    {
                        xYieldPending = pdTRUE;
 800170e:	4b22      	ldr	r3, [pc, #136]	; (8001798 <xTaskResumeAll+0x12c>)
 8001710:	2201      	movs	r2, #1
 8001712:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001714:	4b1c      	ldr	r3, [pc, #112]	; (8001788 <xTaskResumeAll+0x11c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1cc      	bne.n	80016b6 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <xTaskResumeAll+0xba>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001722:	f000 fb2b 	bl	8001d7c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001726:	4b1d      	ldr	r3, [pc, #116]	; (800179c <xTaskResumeAll+0x130>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d010      	beq.n	8001754 <xTaskResumeAll+0xe8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001732:	f000 f847 	bl	80017c4 <xTaskIncrementTick>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <xTaskResumeAll+0xd6>
                            {
                                xYieldPending = pdTRUE;
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <xTaskResumeAll+0x12c>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3b01      	subs	r3, #1
 8001746:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f1      	bne.n	8001732 <xTaskResumeAll+0xc6>

                        xPendedTicks = 0;
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <xTaskResumeAll+0x130>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <xTaskResumeAll+0x12c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d009      	beq.n	8001770 <xTaskResumeAll+0x104>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800175c:	2301      	movs	r3, #1
 800175e:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <xTaskResumeAll+0x134>)
 8001762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	f3bf 8f4f 	dsb	sy
 800176c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001770:	f001 f884 	bl	800287c <vPortExitCritical>

    return xAlreadyYielded;
 8001774:	68bb      	ldr	r3, [r7, #8]
}
 8001776:	4618      	mov	r0, r3
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	2000014c 	.word	0x2000014c
 8001784:	20000124 	.word	0x20000124
 8001788:	200000e4 	.word	0x200000e4
 800178c:	2000012c 	.word	0x2000012c
 8001790:	20000050 	.word	0x20000050
 8001794:	2000004c 	.word	0x2000004c
 8001798:	20000138 	.word	0x20000138
 800179c:	20000134 	.word	0x20000134
 80017a0:	e000ed04 	.word	0xe000ed04

080017a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80017aa:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <xTaskGetTickCount+0x1c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80017b0:	687b      	ldr	r3, [r7, #4]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	20000128 	.word	0x20000128

080017c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80017ce:	4b4e      	ldr	r3, [pc, #312]	; (8001908 <xTaskIncrementTick+0x144>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f040 808d 	bne.w	80018f2 <xTaskIncrementTick+0x12e>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80017d8:	4b4c      	ldr	r3, [pc, #304]	; (800190c <xTaskIncrementTick+0x148>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3301      	adds	r3, #1
 80017de:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80017e0:	4a4a      	ldr	r2, [pc, #296]	; (800190c <xTaskIncrementTick+0x148>)
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d11f      	bne.n	800182c <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80017ec:	4b48      	ldr	r3, [pc, #288]	; (8001910 <xTaskIncrementTick+0x14c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d009      	beq.n	800180a <xTaskIncrementTick+0x46>
 80017f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017fa:	f383 8811 	msr	BASEPRI, r3
 80017fe:	f3bf 8f6f 	isb	sy
 8001802:	f3bf 8f4f 	dsb	sy
 8001806:	603b      	str	r3, [r7, #0]
 8001808:	e7fe      	b.n	8001808 <xTaskIncrementTick+0x44>
 800180a:	4b41      	ldr	r3, [pc, #260]	; (8001910 <xTaskIncrementTick+0x14c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	4b40      	ldr	r3, [pc, #256]	; (8001914 <xTaskIncrementTick+0x150>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a3e      	ldr	r2, [pc, #248]	; (8001910 <xTaskIncrementTick+0x14c>)
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	4a3e      	ldr	r2, [pc, #248]	; (8001914 <xTaskIncrementTick+0x150>)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6013      	str	r3, [r2, #0]
 800181e:	4b3e      	ldr	r3, [pc, #248]	; (8001918 <xTaskIncrementTick+0x154>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	4a3c      	ldr	r2, [pc, #240]	; (8001918 <xTaskIncrementTick+0x154>)
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	f000 faa8 	bl	8001d7c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800182c:	4b3b      	ldr	r3, [pc, #236]	; (800191c <xTaskIncrementTick+0x158>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	429a      	cmp	r2, r3
 8001834:	d348      	bcc.n	80018c8 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001836:	4b36      	ldr	r3, [pc, #216]	; (8001910 <xTaskIncrementTick+0x14c>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d104      	bne.n	800184a <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001840:	4b36      	ldr	r3, [pc, #216]	; (800191c <xTaskIncrementTick+0x158>)
 8001842:	f04f 32ff 	mov.w	r2, #4294967295
 8001846:	601a      	str	r2, [r3, #0]
                    break;
 8001848:	e03e      	b.n	80018c8 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800184a:	4b31      	ldr	r3, [pc, #196]	; (8001910 <xTaskIncrementTick+0x14c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	429a      	cmp	r2, r3
 8001860:	d203      	bcs.n	800186a <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001862:	4a2e      	ldr	r2, [pc, #184]	; (800191c <xTaskIncrementTick+0x158>)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001868:	e02e      	b.n	80018c8 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	3304      	adds	r3, #4
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff f860 	bl	8000934 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001874:	68bb      	ldr	r3, [r7, #8]
 8001876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001878:	2b00      	cmp	r3, #0
 800187a:	d004      	beq.n	8001886 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	3318      	adds	r3, #24
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff f857 	bl	8000934 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	2201      	movs	r2, #1
 800188c:	409a      	lsls	r2, r3
 800188e:	4b24      	ldr	r3, [pc, #144]	; (8001920 <xTaskIncrementTick+0x15c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4313      	orrs	r3, r2
 8001894:	4a22      	ldr	r2, [pc, #136]	; (8001920 <xTaskIncrementTick+0x15c>)
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4a1f      	ldr	r2, [pc, #124]	; (8001924 <xTaskIncrementTick+0x160>)
 80018a6:	441a      	add	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	3304      	adds	r3, #4
 80018ac:	4619      	mov	r1, r3
 80018ae:	4610      	mov	r0, r2
 80018b0:	f7fe ffe3 	bl	800087a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018b8:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <xTaskIncrementTick+0x164>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018be:	429a      	cmp	r2, r3
 80018c0:	d3b9      	bcc.n	8001836 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 80018c2:	2301      	movs	r3, #1
 80018c4:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80018c6:	e7b6      	b.n	8001836 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80018c8:	4b17      	ldr	r3, [pc, #92]	; (8001928 <xTaskIncrementTick+0x164>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018ce:	4915      	ldr	r1, [pc, #84]	; (8001924 <xTaskIncrementTick+0x160>)
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	440b      	add	r3, r1
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d901      	bls.n	80018e4 <xTaskIncrementTick+0x120>
                {
                    xSwitchRequired = pdTRUE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80018e4:	4b11      	ldr	r3, [pc, #68]	; (800192c <xTaskIncrementTick+0x168>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d007      	beq.n	80018fc <xTaskIncrementTick+0x138>
                {
                    xSwitchRequired = pdTRUE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	e004      	b.n	80018fc <xTaskIncrementTick+0x138>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <xTaskIncrementTick+0x16c>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	4a0d      	ldr	r2, [pc, #52]	; (8001930 <xTaskIncrementTick+0x16c>)
 80018fa:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80018fc:	697b      	ldr	r3, [r7, #20]
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	2000014c 	.word	0x2000014c
 800190c:	20000128 	.word	0x20000128
 8001910:	200000dc 	.word	0x200000dc
 8001914:	200000e0 	.word	0x200000e0
 8001918:	2000013c 	.word	0x2000013c
 800191c:	20000144 	.word	0x20000144
 8001920:	2000012c 	.word	0x2000012c
 8001924:	20000050 	.word	0x20000050
 8001928:	2000004c 	.word	0x2000004c
 800192c:	20000138 	.word	0x20000138
 8001930:	20000134 	.word	0x20000134

08001934 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001934:	b480      	push	{r7}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800193a:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <vTaskSwitchContext+0xa0>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001942:	4b25      	ldr	r3, [pc, #148]	; (80019d8 <vTaskSwitchContext+0xa4>)
 8001944:	2201      	movs	r2, #1
 8001946:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001948:	e03e      	b.n	80019c8 <vTaskSwitchContext+0x94>
        xYieldPending = pdFALSE;
 800194a:	4b23      	ldr	r3, [pc, #140]	; (80019d8 <vTaskSwitchContext+0xa4>)
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001950:	4b22      	ldr	r3, [pc, #136]	; (80019dc <vTaskSwitchContext+0xa8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	fab3 f383 	clz	r3, r3
 800195c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800195e:	7afb      	ldrb	r3, [r7, #11]
 8001960:	f1c3 031f 	rsb	r3, r3, #31
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	491e      	ldr	r1, [pc, #120]	; (80019e0 <vTaskSwitchContext+0xac>)
 8001968:	697a      	ldr	r2, [r7, #20]
 800196a:	4613      	mov	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	440b      	add	r3, r1
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d109      	bne.n	800198e <vTaskSwitchContext+0x5a>
        __asm volatile
 800197a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800197e:	f383 8811 	msr	BASEPRI, r3
 8001982:	f3bf 8f6f 	isb	sy
 8001986:	f3bf 8f4f 	dsb	sy
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	e7fe      	b.n	800198c <vTaskSwitchContext+0x58>
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4a11      	ldr	r2, [pc, #68]	; (80019e0 <vTaskSwitchContext+0xac>)
 800199a:	4413      	add	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	605a      	str	r2, [r3, #4]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	3308      	adds	r3, #8
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d104      	bne.n	80019be <vTaskSwitchContext+0x8a>
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <vTaskSwitchContext+0xb0>)
 80019c6:	6013      	str	r3, [r2, #0]
}
 80019c8:	bf00      	nop
 80019ca:	371c      	adds	r7, #28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	2000014c 	.word	0x2000014c
 80019d8:	20000138 	.word	0x20000138
 80019dc:	2000012c 	.word	0x2000012c
 80019e0:	20000050 	.word	0x20000050
 80019e4:	2000004c 	.word	0x2000004c

080019e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d109      	bne.n	8001a0c <vTaskPlaceOnEventList+0x24>
 80019f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019fc:	f383 8811 	msr	BASEPRI, r3
 8001a00:	f3bf 8f6f 	isb	sy
 8001a04:	f3bf 8f4f 	dsb	sy
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	e7fe      	b.n	8001a0a <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a0c:	4b07      	ldr	r3, [pc, #28]	; (8001a2c <vTaskPlaceOnEventList+0x44>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	3318      	adds	r3, #24
 8001a12:	4619      	mov	r1, r3
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7fe ff54 	bl	80008c2 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	6838      	ldr	r0, [r7, #0]
 8001a1e:	f000 fa5f 	bl	8001ee0 <prvAddCurrentTaskToDelayedList>
}
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	2000004c 	.word	0x2000004c

08001a30 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <vTaskPlaceOnEventListRestricted+0x26>
 8001a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a46:	f383 8811 	msr	BASEPRI, r3
 8001a4a:	f3bf 8f6f 	isb	sy
 8001a4e:	f3bf 8f4f 	dsb	sy
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	e7fe      	b.n	8001a54 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001a56:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <vTaskPlaceOnEventListRestricted+0x50>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	3318      	adds	r3, #24
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7fe ff0b 	bl	800087a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d002      	beq.n	8001a70 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	68b8      	ldr	r0, [r7, #8]
 8001a74:	f000 fa34 	bl	8001ee0 <prvAddCurrentTaskToDelayedList>
    }
 8001a78:	bf00      	nop
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000004c 	.word	0x2000004c

08001a84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d109      	bne.n	8001aae <xTaskRemoveFromEventList+0x2a>
 8001a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a9e:	f383 8811 	msr	BASEPRI, r3
 8001aa2:	f3bf 8f6f 	isb	sy
 8001aa6:	f3bf 8f4f 	dsb	sy
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	e7fe      	b.n	8001aac <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	3318      	adds	r3, #24
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7fe ff3e 	bl	8000934 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ab8:	4b1d      	ldr	r3, [pc, #116]	; (8001b30 <xTaskRemoveFromEventList+0xac>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d11c      	bne.n	8001afa <xTaskRemoveFromEventList+0x76>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe ff35 	bl	8000934 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ace:	2201      	movs	r2, #1
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <xTaskRemoveFromEventList+0xb0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	4a16      	ldr	r2, [pc, #88]	; (8001b34 <xTaskRemoveFromEventList+0xb0>)
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4a13      	ldr	r2, [pc, #76]	; (8001b38 <xTaskRemoveFromEventList+0xb4>)
 8001aea:	441a      	add	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	3304      	adds	r3, #4
 8001af0:	4619      	mov	r1, r3
 8001af2:	4610      	mov	r0, r2
 8001af4:	f7fe fec1 	bl	800087a <vListInsertEnd>
 8001af8:	e005      	b.n	8001b06 <xTaskRemoveFromEventList+0x82>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	3318      	adds	r3, #24
 8001afe:	4619      	mov	r1, r3
 8001b00:	480e      	ldr	r0, [pc, #56]	; (8001b3c <xTaskRemoveFromEventList+0xb8>)
 8001b02:	f7fe feba 	bl	800087a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b0a:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <xTaskRemoveFromEventList+0xbc>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d905      	bls.n	8001b20 <xTaskRemoveFromEventList+0x9c>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8001b14:	2301      	movs	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <xTaskRemoveFromEventList+0xc0>)
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	e001      	b.n	8001b24 <xTaskRemoveFromEventList+0xa0>
    }
    else
    {
        xReturn = pdFALSE;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001b24:	697b      	ldr	r3, [r7, #20]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	2000014c 	.word	0x2000014c
 8001b34:	2000012c 	.word	0x2000012c
 8001b38:	20000050 	.word	0x20000050
 8001b3c:	200000e4 	.word	0x200000e4
 8001b40:	2000004c 	.word	0x2000004c
 8001b44:	20000138 	.word	0x20000138

08001b48 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001b50:	4b06      	ldr	r3, [pc, #24]	; (8001b6c <vTaskInternalSetTimeOutState+0x24>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001b58:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <vTaskInternalSetTimeOutState+0x28>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	605a      	str	r2, [r3, #4]
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	2000013c 	.word	0x2000013c
 8001b70:	20000128 	.word	0x20000128

08001b74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b088      	sub	sp, #32
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d109      	bne.n	8001b98 <xTaskCheckForTimeOut+0x24>
 8001b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b88:	f383 8811 	msr	BASEPRI, r3
 8001b8c:	f3bf 8f6f 	isb	sy
 8001b90:	f3bf 8f4f 	dsb	sy
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	e7fe      	b.n	8001b96 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d109      	bne.n	8001bb2 <xTaskCheckForTimeOut+0x3e>
 8001b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ba2:	f383 8811 	msr	BASEPRI, r3
 8001ba6:	f3bf 8f6f 	isb	sy
 8001baa:	f3bf 8f4f 	dsb	sy
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	e7fe      	b.n	8001bb0 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8001bb2:	f000 fe35 	bl	8002820 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <xTaskCheckForTimeOut+0xc0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bce:	d102      	bne.n	8001bd6 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61fb      	str	r3, [r7, #28]
 8001bd4:	e026      	b.n	8001c24 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <xTaskCheckForTimeOut+0xc4>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d00a      	beq.n	8001bf8 <xTaskCheckForTimeOut+0x84>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d305      	bcc.n	8001bf8 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001bec:	2301      	movs	r3, #1
 8001bee:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	e015      	b.n	8001c24 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d20b      	bcs.n	8001c1a <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	1ad2      	subs	r2, r2, r3
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f7ff ff9a 	bl	8001b48 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
 8001c18:	e004      	b.n	8001c24 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001c20:	2301      	movs	r3, #1
 8001c22:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001c24:	f000 fe2a 	bl	800287c <vPortExitCritical>

    return xReturn;
 8001c28:	69fb      	ldr	r3, [r7, #28]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3720      	adds	r7, #32
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000128 	.word	0x20000128
 8001c38:	2000013c 	.word	0x2000013c

08001c3c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8001c40:	4b03      	ldr	r3, [pc, #12]	; (8001c50 <vTaskMissedYield+0x14>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	601a      	str	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	20000138 	.word	0x20000138

08001c54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001c5c:	f000 f852 	bl	8001d04 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001c60:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <prvIdleTask+0x28>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d9f9      	bls.n	8001c5c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <prvIdleTask+0x2c>)
 8001c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	f3bf 8f4f 	dsb	sy
 8001c74:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001c78:	e7f0      	b.n	8001c5c <prvIdleTask+0x8>
 8001c7a:	bf00      	nop
 8001c7c:	20000050 	.word	0x20000050
 8001c80:	e000ed04 	.word	0xe000ed04

08001c84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]
 8001c8e:	e00c      	b.n	8001caa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <prvInitialiseTaskLists+0x60>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fdbe 	bl	8000820 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	607b      	str	r3, [r7, #4]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b04      	cmp	r3, #4
 8001cae:	d9ef      	bls.n	8001c90 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001cb0:	480d      	ldr	r0, [pc, #52]	; (8001ce8 <prvInitialiseTaskLists+0x64>)
 8001cb2:	f7fe fdb5 	bl	8000820 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001cb6:	480d      	ldr	r0, [pc, #52]	; (8001cec <prvInitialiseTaskLists+0x68>)
 8001cb8:	f7fe fdb2 	bl	8000820 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001cbc:	480c      	ldr	r0, [pc, #48]	; (8001cf0 <prvInitialiseTaskLists+0x6c>)
 8001cbe:	f7fe fdaf 	bl	8000820 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8001cc2:	480c      	ldr	r0, [pc, #48]	; (8001cf4 <prvInitialiseTaskLists+0x70>)
 8001cc4:	f7fe fdac 	bl	8000820 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8001cc8:	480b      	ldr	r0, [pc, #44]	; (8001cf8 <prvInitialiseTaskLists+0x74>)
 8001cca:	f7fe fda9 	bl	8000820 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <prvInitialiseTaskLists+0x78>)
 8001cd0:	4a05      	ldr	r2, [pc, #20]	; (8001ce8 <prvInitialiseTaskLists+0x64>)
 8001cd2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <prvInitialiseTaskLists+0x7c>)
 8001cd6:	4a05      	ldr	r2, [pc, #20]	; (8001cec <prvInitialiseTaskLists+0x68>)
 8001cd8:	601a      	str	r2, [r3, #0]
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000050 	.word	0x20000050
 8001ce8:	200000b4 	.word	0x200000b4
 8001cec:	200000c8 	.word	0x200000c8
 8001cf0:	200000e4 	.word	0x200000e4
 8001cf4:	200000f8 	.word	0x200000f8
 8001cf8:	20000110 	.word	0x20000110
 8001cfc:	200000dc 	.word	0x200000dc
 8001d00:	200000e0 	.word	0x200000e0

08001d04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d0a:	e019      	b.n	8001d40 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8001d0c:	f000 fd88 	bl	8002820 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001d10:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <prvCheckTasksWaitingTermination+0x4c>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7fe fe09 	bl	8000934 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8001d22:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <prvCheckTasksWaitingTermination+0x50>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	3b01      	subs	r3, #1
 8001d28:	4a0a      	ldr	r2, [pc, #40]	; (8001d54 <prvCheckTasksWaitingTermination+0x50>)
 8001d2a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8001d2c:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <prvCheckTasksWaitingTermination+0x54>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3b01      	subs	r3, #1
 8001d32:	4a09      	ldr	r2, [pc, #36]	; (8001d58 <prvCheckTasksWaitingTermination+0x54>)
 8001d34:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8001d36:	f000 fda1 	bl	800287c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 f80e 	bl	8001d5c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <prvCheckTasksWaitingTermination+0x54>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1e1      	bne.n	8001d0c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200000f8 	.word	0x200000f8
 8001d54:	20000124 	.word	0x20000124
 8001d58:	2000010c 	.word	0x2000010c

08001d5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f000 ff4f 	bl	8002c0c <vPortFree>
                vPortFree( pxTCB );
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 ff4c 	bl	8002c0c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001d74:	bf00      	nop
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d80:	4b0a      	ldr	r3, [pc, #40]	; (8001dac <prvResetNextTaskUnblockTime+0x30>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d104      	bne.n	8001d94 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <prvResetNextTaskUnblockTime+0x34>)
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001d92:	e005      	b.n	8001da0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <prvResetNextTaskUnblockTime+0x30>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a04      	ldr	r2, [pc, #16]	; (8001db0 <prvResetNextTaskUnblockTime+0x34>)
 8001d9e:	6013      	str	r3, [r2, #0]
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	200000dc 	.word	0x200000dc
 8001db0:	20000144 	.word	0x20000144

08001db4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8001dba:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <xTaskGetSchedulerState+0x34>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d102      	bne.n	8001dc8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	607b      	str	r3, [r7, #4]
 8001dc6:	e008      	b.n	8001dda <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <xTaskGetSchedulerState+0x38>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	607b      	str	r3, [r7, #4]
 8001dd4:	e001      	b.n	8001dda <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8001dda:	687b      	ldr	r3, [r7, #4]
    }
 8001ddc:	4618      	mov	r0, r3
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	20000130 	.word	0x20000130
 8001dec:	2000014c 	.word	0x2000014c

08001df0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d061      	beq.n	8001eca <xTaskPriorityDisinherit+0xda>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8001e06:	4b33      	ldr	r3, [pc, #204]	; (8001ed4 <xTaskPriorityDisinherit+0xe4>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d009      	beq.n	8001e24 <xTaskPriorityDisinherit+0x34>
 8001e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e14:	f383 8811 	msr	BASEPRI, r3
 8001e18:	f3bf 8f6f 	isb	sy
 8001e1c:	f3bf 8f4f 	dsb	sy
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	e7fe      	b.n	8001e22 <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d109      	bne.n	8001e40 <xTaskPriorityDisinherit+0x50>
 8001e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e30:	f383 8811 	msr	BASEPRI, r3
 8001e34:	f3bf 8f6f 	isb	sy
 8001e38:	f3bf 8f4f 	dsb	sy
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	e7fe      	b.n	8001e3e <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e44:	1e5a      	subs	r2, r3, #1
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d039      	beq.n	8001eca <xTaskPriorityDisinherit+0xda>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d135      	bne.n	8001eca <xTaskPriorityDisinherit+0xda>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	3304      	adds	r3, #4
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7fe fd66 	bl	8000934 <uxListRemove>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d10a      	bne.n	8001e84 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	2201      	movs	r2, #1
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43da      	mvns	r2, r3
 8001e7a:	4b17      	ldr	r3, [pc, #92]	; (8001ed8 <xTaskPriorityDisinherit+0xe8>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <xTaskPriorityDisinherit+0xe8>)
 8001e82:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e90:	f1c3 0205 	rsb	r2, r3, #5
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	409a      	lsls	r2, r3
 8001ea0:	4b0d      	ldr	r3, [pc, #52]	; (8001ed8 <xTaskPriorityDisinherit+0xe8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	4a0c      	ldr	r2, [pc, #48]	; (8001ed8 <xTaskPriorityDisinherit+0xe8>)
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4a09      	ldr	r2, [pc, #36]	; (8001edc <xTaskPriorityDisinherit+0xec>)
 8001eb8:	441a      	add	r2, r3
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4610      	mov	r0, r2
 8001ec2:	f7fe fcda 	bl	800087a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8001eca:	697b      	ldr	r3, [r7, #20]
    }
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	2000004c 	.word	0x2000004c
 8001ed8:	2000012c 	.word	0x2000012c
 8001edc:	20000050 	.word	0x20000050

08001ee0 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001eea:	4b29      	ldr	r3, [pc, #164]	; (8001f90 <prvAddCurrentTaskToDelayedList+0xb0>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ef0:	4b28      	ldr	r3, [pc, #160]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f7fe fd1c 	bl	8000934 <uxListRemove>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10b      	bne.n	8001f1a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001f02:	4b24      	ldr	r3, [pc, #144]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f08:	2201      	movs	r2, #1
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43da      	mvns	r2, r3
 8001f10:	4b21      	ldr	r3, [pc, #132]	; (8001f98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4013      	ands	r3, r2
 8001f16:	4a20      	ldr	r2, [pc, #128]	; (8001f98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8001f18:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f20:	d10a      	bne.n	8001f38 <prvAddCurrentTaskToDelayedList+0x58>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d007      	beq.n	8001f38 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f28:	4b1a      	ldr	r3, [pc, #104]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	4619      	mov	r1, r3
 8001f30:	481a      	ldr	r0, [pc, #104]	; (8001f9c <prvAddCurrentTaskToDelayedList+0xbc>)
 8001f32:	f7fe fca2 	bl	800087a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001f36:	e026      	b.n	8001f86 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001f40:	4b14      	ldr	r3, [pc, #80]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	68ba      	ldr	r2, [r7, #8]
 8001f46:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8001f48:	68ba      	ldr	r2, [r7, #8]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d209      	bcs.n	8001f64 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f50:	4b13      	ldr	r3, [pc, #76]	; (8001fa0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	3304      	adds	r3, #4
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	f7fe fcb0 	bl	80008c2 <vListInsert>
}
 8001f62:	e010      	b.n	8001f86 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001f64:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4610      	mov	r0, r2
 8001f72:	f7fe fca6 	bl	80008c2 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	d202      	bcs.n	8001f86 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8001f80:	4a09      	ldr	r2, [pc, #36]	; (8001fa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	6013      	str	r3, [r2, #0]
}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	20000128 	.word	0x20000128
 8001f94:	2000004c 	.word	0x2000004c
 8001f98:	2000012c 	.word	0x2000012c
 8001f9c:	20000110 	.word	0x20000110
 8001fa0:	200000e0 	.word	0x200000e0
 8001fa4:	200000dc 	.word	0x200000dc
 8001fa8:	20000144 	.word	0x20000144

08001fac <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8001fb6:	f000 fad1 	bl	800255c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8001fba:	4b11      	ldr	r3, [pc, #68]	; (8002000 <xTimerCreateTimerTask+0x54>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00b      	beq.n	8001fda <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <xTimerCreateTimerTask+0x58>)
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fd0:	490d      	ldr	r1, [pc, #52]	; (8002008 <xTimerCreateTimerTask+0x5c>)
 8001fd2:	480e      	ldr	r0, [pc, #56]	; (800200c <xTimerCreateTimerTask+0x60>)
 8001fd4:	f7ff f9a8 	bl	8001328 <xTaskCreate>
 8001fd8:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d109      	bne.n	8001ff4 <xTimerCreateTimerTask+0x48>
 8001fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fe4:	f383 8811 	msr	BASEPRI, r3
 8001fe8:	f3bf 8f6f 	isb	sy
 8001fec:	f3bf 8f4f 	dsb	sy
 8001ff0:	603b      	str	r3, [r7, #0]
 8001ff2:	e7fe      	b.n	8001ff2 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8001ff4:	687b      	ldr	r3, [r7, #4]
    }
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000180 	.word	0x20000180
 8002004:	20000184 	.word	0x20000184
 8002008:	080033b4 	.word	0x080033b4
 800200c:	08002141 	.word	0x08002141

08002010 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
 800201c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800201e:	2300      	movs	r3, #0
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d109      	bne.n	800203c <xTimerGenericCommand+0x2c>
 8002028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800202c:	f383 8811 	msr	BASEPRI, r3
 8002030:	f3bf 8f6f 	isb	sy
 8002034:	f3bf 8f4f 	dsb	sy
 8002038:	623b      	str	r3, [r7, #32]
 800203a:	e7fe      	b.n	800203a <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800203c:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <xTimerGenericCommand+0x94>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d02a      	beq.n	800209a <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	2b05      	cmp	r3, #5
 8002054:	dc18      	bgt.n	8002088 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8002056:	f7ff fead 	bl	8001db4 <xTaskGetSchedulerState>
 800205a:	4603      	mov	r3, r0
 800205c:	2b02      	cmp	r3, #2
 800205e:	d109      	bne.n	8002074 <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8002060:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <xTimerGenericCommand+0x94>)
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	f107 0114 	add.w	r1, r7, #20
 8002068:	2300      	movs	r3, #0
 800206a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800206c:	f7fe fd74 	bl	8000b58 <xQueueGenericSend>
 8002070:	6278      	str	r0, [r7, #36]	; 0x24
 8002072:	e012      	b.n	800209a <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8002074:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <xTimerGenericCommand+0x94>)
 8002076:	6818      	ldr	r0, [r3, #0]
 8002078:	f107 0114 	add.w	r1, r7, #20
 800207c:	2300      	movs	r3, #0
 800207e:	2200      	movs	r2, #0
 8002080:	f7fe fd6a 	bl	8000b58 <xQueueGenericSend>
 8002084:	6278      	str	r0, [r7, #36]	; 0x24
 8002086:	e008      	b.n	800209a <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8002088:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <xTimerGenericCommand+0x94>)
 800208a:	6818      	ldr	r0, [r3, #0]
 800208c:	f107 0114 	add.w	r1, r7, #20
 8002090:	2300      	movs	r3, #0
 8002092:	683a      	ldr	r2, [r7, #0]
 8002094:	f7fe fe5a 	bl	8000d4c <xQueueGenericSendFromISR>
 8002098:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800209c:	4618      	mov	r0, r3
 800209e:	3728      	adds	r7, #40	; 0x28
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000180 	.word	0x20000180

080020a8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020b2:	4b22      	ldr	r3, [pc, #136]	; (800213c <prvProcessExpiredTimer+0x94>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	3304      	adds	r3, #4
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fc37 	bl	8000934 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d021      	beq.n	8002118 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	699a      	ldr	r2, [r3, #24]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	18d1      	adds	r1, r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	6978      	ldr	r0, [r7, #20]
 80020e2:	f000 f8d1 	bl	8002288 <prvInsertTimerInActiveList>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d01e      	beq.n	800212a <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80020ec:	2300      	movs	r3, #0
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	2300      	movs	r3, #0
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	2100      	movs	r1, #0
 80020f6:	6978      	ldr	r0, [r7, #20]
 80020f8:	f7ff ff8a 	bl	8002010 <xTimerGenericCommand>
 80020fc:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d112      	bne.n	800212a <prvProcessExpiredTimer+0x82>
 8002104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002108:	f383 8811 	msr	BASEPRI, r3
 800210c:	f3bf 8f6f 	isb	sy
 8002110:	f3bf 8f4f 	dsb	sy
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	e7fe      	b.n	8002116 <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800211e:	f023 0301 	bic.w	r3, r3, #1
 8002122:	b2da      	uxtb	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	6a1b      	ldr	r3, [r3, #32]
 800212e:	6978      	ldr	r0, [r7, #20]
 8002130:	4798      	blx	r3
    }
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	20000178 	.word	0x20000178

08002140 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002148:	f107 0308 	add.w	r3, r7, #8
 800214c:	4618      	mov	r0, r3
 800214e:	f000 f857 	bl	8002200 <prvGetNextExpireTime>
 8002152:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	4619      	mov	r1, r3
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f000 f803 	bl	8002164 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800215e:	f000 f8d5 	bl	800230c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002162:	e7f1      	b.n	8002148 <prvTimerTask+0x8>

08002164 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800216e:	f7ff fa6f 	bl	8001650 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002172:	f107 0308 	add.w	r3, r7, #8
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f866 	bl	8002248 <prvSampleTimeNow>
 800217c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d130      	bne.n	80021e6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10a      	bne.n	80021a0 <prvProcessTimerOrBlockTask+0x3c>
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	429a      	cmp	r2, r3
 8002190:	d806      	bhi.n	80021a0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8002192:	f7ff fa6b 	bl	800166c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f7ff ff85 	bl	80020a8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800219e:	e024      	b.n	80021ea <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <prvProcessTimerOrBlockTask+0x90>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d101      	bne.n	80021b4 <prvProcessTimerOrBlockTask+0x50>
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <prvProcessTimerOrBlockTask+0x52>
 80021b4:	2300      	movs	r3, #0
 80021b6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <prvProcessTimerOrBlockTask+0x94>)
 80021ba:	6818      	ldr	r0, [r3, #0]
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	4619      	mov	r1, r3
 80021c6:	f7ff f87b 	bl	80012c0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80021ca:	f7ff fa4f 	bl	800166c <xTaskResumeAll>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d10a      	bne.n	80021ea <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80021d4:	4b09      	ldr	r3, [pc, #36]	; (80021fc <prvProcessTimerOrBlockTask+0x98>)
 80021d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	f3bf 8f4f 	dsb	sy
 80021e0:	f3bf 8f6f 	isb	sy
    }
 80021e4:	e001      	b.n	80021ea <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80021e6:	f7ff fa41 	bl	800166c <xTaskResumeAll>
    }
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	2000017c 	.word	0x2000017c
 80021f8:	20000180 	.word	0x20000180
 80021fc:	e000ed04 	.word	0xe000ed04

08002200 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002208:	4b0e      	ldr	r3, [pc, #56]	; (8002244 <prvGetNextExpireTime+0x44>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <prvGetNextExpireTime+0x16>
 8002212:	2201      	movs	r2, #1
 8002214:	e000      	b.n	8002218 <prvGetNextExpireTime+0x18>
 8002216:	2200      	movs	r2, #0
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d105      	bne.n	8002230 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002224:	4b07      	ldr	r3, [pc, #28]	; (8002244 <prvGetNextExpireTime+0x44>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	e001      	b.n	8002234 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002234:	68fb      	ldr	r3, [r7, #12]
    }
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000178 	.word	0x20000178

08002248 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002250:	f7ff faa8 	bl	80017a4 <xTaskGetTickCount>
 8002254:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002256:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <prvSampleTimeNow+0x3c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	429a      	cmp	r2, r3
 800225e:	d205      	bcs.n	800226c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8002260:	f000 f918 	bl	8002494 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	e002      	b.n	8002272 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8002272:	4a04      	ldr	r2, [pc, #16]	; (8002284 <prvSampleTimeNow+0x3c>)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8002278:	68fb      	ldr	r3, [r7, #12]
    }
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000188 	.word	0x20000188

08002288 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8002296:	2300      	movs	r3, #0
 8002298:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d812      	bhi.n	80022d4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	1ad2      	subs	r2, r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d302      	bcc.n	80022c2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80022bc:	2301      	movs	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	e01b      	b.n	80022fa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80022c2:	4b10      	ldr	r3, [pc, #64]	; (8002304 <prvInsertTimerInActiveList+0x7c>)
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	3304      	adds	r3, #4
 80022ca:	4619      	mov	r1, r3
 80022cc:	4610      	mov	r0, r2
 80022ce:	f7fe faf8 	bl	80008c2 <vListInsert>
 80022d2:	e012      	b.n	80022fa <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d206      	bcs.n	80022ea <prvInsertTimerInActiveList+0x62>
 80022dc:	68ba      	ldr	r2, [r7, #8]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d302      	bcc.n	80022ea <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80022e4:	2301      	movs	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	e007      	b.n	80022fa <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80022ea:	4b07      	ldr	r3, [pc, #28]	; (8002308 <prvInsertTimerInActiveList+0x80>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	3304      	adds	r3, #4
 80022f2:	4619      	mov	r1, r3
 80022f4:	4610      	mov	r0, r2
 80022f6:	f7fe fae4 	bl	80008c2 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80022fa:	697b      	ldr	r3, [r7, #20]
    }
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	2000017c 	.word	0x2000017c
 8002308:	20000178 	.word	0x20000178

0800230c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800230c:	b580      	push	{r7, lr}
 800230e:	b08c      	sub	sp, #48	; 0x30
 8002310:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002312:	e0ac      	b.n	800246e <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2b00      	cmp	r3, #0
 8002318:	f2c0 80a8 	blt.w	800246c <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d004      	beq.n	8002332 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	3304      	adds	r3, #4
 800232c:	4618      	mov	r0, r3
 800232e:	f7fe fb01 	bl	8000934 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002332:	1d3b      	adds	r3, r7, #4
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff ff87 	bl	8002248 <prvSampleTimeNow>
 800233a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b09      	cmp	r3, #9
 8002340:	f200 8095 	bhi.w	800246e <prvProcessReceivedCommands+0x162>
 8002344:	a201      	add	r2, pc, #4	; (adr r2, 800234c <prvProcessReceivedCommands+0x40>)
 8002346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234a:	bf00      	nop
 800234c:	08002375 	.word	0x08002375
 8002350:	08002375 	.word	0x08002375
 8002354:	08002375 	.word	0x08002375
 8002358:	080023e7 	.word	0x080023e7
 800235c:	080023fb 	.word	0x080023fb
 8002360:	08002443 	.word	0x08002443
 8002364:	08002375 	.word	0x08002375
 8002368:	08002375 	.word	0x08002375
 800236c:	080023e7 	.word	0x080023e7
 8002370:	080023fb 	.word	0x080023fb
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8002374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002376:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	b2da      	uxtb	r2, r3
 8002380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002382:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8002386:	68fa      	ldr	r2, [r7, #12]
 8002388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	18d1      	adds	r1, r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a3a      	ldr	r2, [r7, #32]
 8002392:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002394:	f7ff ff78 	bl	8002288 <prvInsertTimerInActiveList>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d067      	beq.n	800246e <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023a4:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80023a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80023ac:	f003 0304 	and.w	r3, r3, #4
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d05c      	beq.n	800246e <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b8:	699b      	ldr	r3, [r3, #24]
 80023ba:	441a      	add	r2, r3
 80023bc:	2300      	movs	r3, #0
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	2300      	movs	r3, #0
 80023c2:	2100      	movs	r1, #0
 80023c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80023c6:	f7ff fe23 	bl	8002010 <xTimerGenericCommand>
 80023ca:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d14d      	bne.n	800246e <prvProcessReceivedCommands+0x162>
 80023d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d6:	f383 8811 	msr	BASEPRI, r3
 80023da:	f3bf 8f6f 	isb	sy
 80023de:	f3bf 8f4f 	dsb	sy
 80023e2:	61bb      	str	r3, [r7, #24]
 80023e4:	e7fe      	b.n	80023e4 <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80023ec:	f023 0301 	bic.w	r3, r3, #1
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80023f8:	e039      	b.n	800246e <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80023fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	b2da      	uxtb	r2, r3
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d109      	bne.n	800242e <prvProcessReceivedCommands+0x122>
 800241a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800241e:	f383 8811 	msr	BASEPRI, r3
 8002422:	f3bf 8f6f 	isb	sy
 8002426:	f3bf 8f4f 	dsb	sy
 800242a:	617b      	str	r3, [r7, #20]
 800242c:	e7fe      	b.n	800242c <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	18d1      	adds	r1, r2, r3
 8002436:	6a3b      	ldr	r3, [r7, #32]
 8002438:	6a3a      	ldr	r2, [r7, #32]
 800243a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800243c:	f7ff ff24 	bl	8002288 <prvInsertTimerInActiveList>
                        break;
 8002440:	e015      	b.n	800246e <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d103      	bne.n	8002458 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8002450:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002452:	f000 fbdb 	bl	8002c0c <vPortFree>
 8002456:	e00a      	b.n	800246e <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800245e:	f023 0301 	bic.w	r3, r3, #1
 8002462:	b2da      	uxtb	r2, r3
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800246a:	e000      	b.n	800246e <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800246c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800246e:	4b08      	ldr	r3, [pc, #32]	; (8002490 <prvProcessReceivedCommands+0x184>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f107 0108 	add.w	r1, r7, #8
 8002476:	2200      	movs	r2, #0
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe fd0d 	bl	8000e98 <xQueueReceive>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	f47f af47 	bne.w	8002314 <prvProcessReceivedCommands+0x8>
        }
    }
 8002486:	bf00      	nop
 8002488:	3728      	adds	r7, #40	; 0x28
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000180 	.word	0x20000180

08002494 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800249a:	e047      	b.n	800252c <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800249c:	4b2d      	ldr	r3, [pc, #180]	; (8002554 <prvSwitchTimerLists+0xc0>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024a6:	4b2b      	ldr	r3, [pc, #172]	; (8002554 <prvSwitchTimerLists+0xc0>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	3304      	adds	r3, #4
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7fe fa3d 	bl	8000934 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d02d      	beq.n	800252c <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	699b      	ldr	r3, [r3, #24]
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4413      	add	r3, r2
 80024d8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	429a      	cmp	r2, r3
 80024e0:	d90e      	bls.n	8002500 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80024ee:	4b19      	ldr	r3, [pc, #100]	; (8002554 <prvSwitchTimerLists+0xc0>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3304      	adds	r3, #4
 80024f6:	4619      	mov	r1, r3
 80024f8:	4610      	mov	r0, r2
 80024fa:	f7fe f9e2 	bl	80008c2 <vListInsert>
 80024fe:	e015      	b.n	800252c <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002500:	2300      	movs	r3, #0
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	2300      	movs	r3, #0
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	2100      	movs	r1, #0
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f7ff fd80 	bl	8002010 <xTimerGenericCommand>
 8002510:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d109      	bne.n	800252c <prvSwitchTimerLists+0x98>
 8002518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800251c:	f383 8811 	msr	BASEPRI, r3
 8002520:	f3bf 8f6f 	isb	sy
 8002524:	f3bf 8f4f 	dsb	sy
 8002528:	603b      	str	r3, [r7, #0]
 800252a:	e7fe      	b.n	800252a <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800252c:	4b09      	ldr	r3, [pc, #36]	; (8002554 <prvSwitchTimerLists+0xc0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1b2      	bne.n	800249c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <prvSwitchTimerLists+0xc0>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <prvSwitchTimerLists+0xc4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a04      	ldr	r2, [pc, #16]	; (8002554 <prvSwitchTimerLists+0xc0>)
 8002542:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8002544:	4a04      	ldr	r2, [pc, #16]	; (8002558 <prvSwitchTimerLists+0xc4>)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	6013      	str	r3, [r2, #0]
    }
 800254a:	bf00      	nop
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000178 	.word	0x20000178
 8002558:	2000017c 	.word	0x2000017c

0800255c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002560:	f000 f95e 	bl	8002820 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8002564:	4b12      	ldr	r3, [pc, #72]	; (80025b0 <prvCheckForValidListAndQueue+0x54>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d11d      	bne.n	80025a8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800256c:	4811      	ldr	r0, [pc, #68]	; (80025b4 <prvCheckForValidListAndQueue+0x58>)
 800256e:	f7fe f957 	bl	8000820 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8002572:	4811      	ldr	r0, [pc, #68]	; (80025b8 <prvCheckForValidListAndQueue+0x5c>)
 8002574:	f7fe f954 	bl	8000820 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002578:	4b10      	ldr	r3, [pc, #64]	; (80025bc <prvCheckForValidListAndQueue+0x60>)
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <prvCheckForValidListAndQueue+0x58>)
 800257c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <prvCheckForValidListAndQueue+0x64>)
 8002580:	4a0d      	ldr	r2, [pc, #52]	; (80025b8 <prvCheckForValidListAndQueue+0x5c>)
 8002582:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8002584:	2200      	movs	r2, #0
 8002586:	210c      	movs	r1, #12
 8002588:	200a      	movs	r0, #10
 800258a:	f7fe fa65 	bl	8000a58 <xQueueGenericCreate>
 800258e:	4602      	mov	r2, r0
 8002590:	4b07      	ldr	r3, [pc, #28]	; (80025b0 <prvCheckForValidListAndQueue+0x54>)
 8002592:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8002594:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <prvCheckForValidListAndQueue+0x54>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d005      	beq.n	80025a8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800259c:	4b04      	ldr	r3, [pc, #16]	; (80025b0 <prvCheckForValidListAndQueue+0x54>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4908      	ldr	r1, [pc, #32]	; (80025c4 <prvCheckForValidListAndQueue+0x68>)
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7fe fe64 	bl	8001270 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80025a8:	f000 f968 	bl	800287c <vPortExitCritical>
    }
 80025ac:	bf00      	nop
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20000180 	.word	0x20000180
 80025b4:	20000150 	.word	0x20000150
 80025b8:	20000164 	.word	0x20000164
 80025bc:	20000178 	.word	0x20000178
 80025c0:	2000017c 	.word	0x2000017c
 80025c4:	080033bc 	.word	0x080033bc

080025c8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3b04      	subs	r3, #4
 80025d8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025e0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	3b04      	subs	r3, #4
 80025e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	f023 0201 	bic.w	r2, r3, #1
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3b04      	subs	r3, #4
 80025f6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <pxPortInitialiseStack+0x64>)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	3b14      	subs	r3, #20
 8002602:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	3b04      	subs	r3, #4
 800260e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f06f 0202 	mvn.w	r2, #2
 8002616:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	3b20      	subs	r3, #32
 800261c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800261e:	68fb      	ldr	r3, [r7, #12]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	08002631 	.word	0x08002631

08002630 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800263a:	4b11      	ldr	r3, [pc, #68]	; (8002680 <prvTaskExitError+0x50>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002642:	d009      	beq.n	8002658 <prvTaskExitError+0x28>
 8002644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002648:	f383 8811 	msr	BASEPRI, r3
 800264c:	f3bf 8f6f 	isb	sy
 8002650:	f3bf 8f4f 	dsb	sy
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	e7fe      	b.n	8002656 <prvTaskExitError+0x26>
 8002658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800265c:	f383 8811 	msr	BASEPRI, r3
 8002660:	f3bf 8f6f 	isb	sy
 8002664:	f3bf 8f4f 	dsb	sy
 8002668:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800266a:	bf00      	nop
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0fc      	beq.n	800266c <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002672:	bf00      	nop
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000014 	.word	0x20000014
	...

08002690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002690:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <pxCurrentTCBConst2>)
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	6808      	ldr	r0, [r1, #0]
 8002696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800269a:	f380 8809 	msr	PSP, r0
 800269e:	f3bf 8f6f 	isb	sy
 80026a2:	f04f 0000 	mov.w	r0, #0
 80026a6:	f380 8811 	msr	BASEPRI, r0
 80026aa:	4770      	bx	lr
 80026ac:	f3af 8000 	nop.w

080026b0 <pxCurrentTCBConst2>:
 80026b0:	2000004c 	.word	0x2000004c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop

080026b8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80026b8:	4808      	ldr	r0, [pc, #32]	; (80026dc <prvPortStartFirstTask+0x24>)
 80026ba:	6800      	ldr	r0, [r0, #0]
 80026bc:	6800      	ldr	r0, [r0, #0]
 80026be:	f380 8808 	msr	MSP, r0
 80026c2:	f04f 0000 	mov.w	r0, #0
 80026c6:	f380 8814 	msr	CONTROL, r0
 80026ca:	b662      	cpsie	i
 80026cc:	b661      	cpsie	f
 80026ce:	f3bf 8f4f 	dsb	sy
 80026d2:	f3bf 8f6f 	isb	sy
 80026d6:	df00      	svc	0
 80026d8:	bf00      	nop
 80026da:	0000      	.short	0x0000
 80026dc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop

080026e4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80026ea:	4b44      	ldr	r3, [pc, #272]	; (80027fc <xPortStartScheduler+0x118>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a44      	ldr	r2, [pc, #272]	; (8002800 <xPortStartScheduler+0x11c>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d109      	bne.n	8002708 <xPortStartScheduler+0x24>
 80026f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	613b      	str	r3, [r7, #16]
 8002706:	e7fe      	b.n	8002706 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002708:	4b3c      	ldr	r3, [pc, #240]	; (80027fc <xPortStartScheduler+0x118>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a3d      	ldr	r2, [pc, #244]	; (8002804 <xPortStartScheduler+0x120>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d109      	bne.n	8002726 <xPortStartScheduler+0x42>
 8002712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002716:	f383 8811 	msr	BASEPRI, r3
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	f3bf 8f4f 	dsb	sy
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	e7fe      	b.n	8002724 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002726:	4b38      	ldr	r3, [pc, #224]	; (8002808 <xPortStartScheduler+0x124>)
 8002728:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	b2db      	uxtb	r3, r3
 8002730:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	22ff      	movs	r2, #255	; 0xff
 8002736:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	b2db      	uxtb	r3, r3
 800273e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	b2db      	uxtb	r3, r3
 8002744:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002748:	b2da      	uxtb	r2, r3
 800274a:	4b30      	ldr	r3, [pc, #192]	; (800280c <xPortStartScheduler+0x128>)
 800274c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800274e:	4b30      	ldr	r3, [pc, #192]	; (8002810 <xPortStartScheduler+0x12c>)
 8002750:	2207      	movs	r2, #7
 8002752:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002754:	e009      	b.n	800276a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8002756:	4b2e      	ldr	r3, [pc, #184]	; (8002810 <xPortStartScheduler+0x12c>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3b01      	subs	r3, #1
 800275c:	4a2c      	ldr	r2, [pc, #176]	; (8002810 <xPortStartScheduler+0x12c>)
 800275e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002760:	78fb      	ldrb	r3, [r7, #3]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	b2db      	uxtb	r3, r3
 8002768:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800276a:	78fb      	ldrb	r3, [r7, #3]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002772:	2b80      	cmp	r3, #128	; 0x80
 8002774:	d0ef      	beq.n	8002756 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002776:	4b26      	ldr	r3, [pc, #152]	; (8002810 <xPortStartScheduler+0x12c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f1c3 0307 	rsb	r3, r3, #7
 800277e:	2b04      	cmp	r3, #4
 8002780:	d009      	beq.n	8002796 <xPortStartScheduler+0xb2>
 8002782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002786:	f383 8811 	msr	BASEPRI, r3
 800278a:	f3bf 8f6f 	isb	sy
 800278e:	f3bf 8f4f 	dsb	sy
 8002792:	60bb      	str	r3, [r7, #8]
 8002794:	e7fe      	b.n	8002794 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002796:	4b1e      	ldr	r3, [pc, #120]	; (8002810 <xPortStartScheduler+0x12c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	4a1c      	ldr	r2, [pc, #112]	; (8002810 <xPortStartScheduler+0x12c>)
 800279e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80027a0:	4b1b      	ldr	r3, [pc, #108]	; (8002810 <xPortStartScheduler+0x12c>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80027a8:	4a19      	ldr	r2, [pc, #100]	; (8002810 <xPortStartScheduler+0x12c>)
 80027aa:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <xPortStartScheduler+0x130>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a16      	ldr	r2, [pc, #88]	; (8002814 <xPortStartScheduler+0x130>)
 80027ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027be:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80027c0:	4b14      	ldr	r3, [pc, #80]	; (8002814 <xPortStartScheduler+0x130>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a13      	ldr	r2, [pc, #76]	; (8002814 <xPortStartScheduler+0x130>)
 80027c6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80027ca:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80027cc:	f000 f8d4 	bl	8002978 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80027d0:	4b11      	ldr	r3, [pc, #68]	; (8002818 <xPortStartScheduler+0x134>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80027d6:	f000 f8f3 	bl	80029c0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80027da:	4b10      	ldr	r3, [pc, #64]	; (800281c <xPortStartScheduler+0x138>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a0f      	ldr	r2, [pc, #60]	; (800281c <xPortStartScheduler+0x138>)
 80027e0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80027e4:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80027e6:	f7ff ff67 	bl	80026b8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80027ea:	f7ff f8a3 	bl	8001934 <vTaskSwitchContext>
    prvTaskExitError();
 80027ee:	f7ff ff1f 	bl	8002630 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	e000ed00 	.word	0xe000ed00
 8002800:	410fc271 	.word	0x410fc271
 8002804:	410fc270 	.word	0x410fc270
 8002808:	e000e400 	.word	0xe000e400
 800280c:	2000018c 	.word	0x2000018c
 8002810:	20000190 	.word	0x20000190
 8002814:	e000ed20 	.word	0xe000ed20
 8002818:	20000014 	.word	0x20000014
 800281c:	e000ef34 	.word	0xe000ef34

08002820 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282a:	f383 8811 	msr	BASEPRI, r3
 800282e:	f3bf 8f6f 	isb	sy
 8002832:	f3bf 8f4f 	dsb	sy
 8002836:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002838:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <vPortEnterCritical+0x54>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	3301      	adds	r3, #1
 800283e:	4a0d      	ldr	r2, [pc, #52]	; (8002874 <vPortEnterCritical+0x54>)
 8002840:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002842:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <vPortEnterCritical+0x54>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d10e      	bne.n	8002868 <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800284a:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <vPortEnterCritical+0x58>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d009      	beq.n	8002868 <vPortEnterCritical+0x48>
 8002854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002858:	f383 8811 	msr	BASEPRI, r3
 800285c:	f3bf 8f6f 	isb	sy
 8002860:	f3bf 8f4f 	dsb	sy
 8002864:	603b      	str	r3, [r7, #0]
 8002866:	e7fe      	b.n	8002866 <vPortEnterCritical+0x46>
    }
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	20000014 	.word	0x20000014
 8002878:	e000ed04 	.word	0xe000ed04

0800287c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002882:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <vPortExitCritical+0x4c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <vPortExitCritical+0x22>
 800288a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800288e:	f383 8811 	msr	BASEPRI, r3
 8002892:	f3bf 8f6f 	isb	sy
 8002896:	f3bf 8f4f 	dsb	sy
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	e7fe      	b.n	800289c <vPortExitCritical+0x20>
    uxCriticalNesting--;
 800289e:	4b0a      	ldr	r3, [pc, #40]	; (80028c8 <vPortExitCritical+0x4c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	4a08      	ldr	r2, [pc, #32]	; (80028c8 <vPortExitCritical+0x4c>)
 80028a6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80028a8:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <vPortExitCritical+0x4c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d104      	bne.n	80028ba <vPortExitCritical+0x3e>
 80028b0:	2300      	movs	r3, #0
 80028b2:	603b      	str	r3, [r7, #0]
        __asm volatile
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000014 	.word	0x20000014
 80028cc:	00000000 	.word	0x00000000

080028d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80028d0:	f3ef 8009 	mrs	r0, PSP
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	4b15      	ldr	r3, [pc, #84]	; (8002930 <pxCurrentTCBConst>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	f01e 0f10 	tst.w	lr, #16
 80028e0:	bf08      	it	eq
 80028e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80028e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028ea:	6010      	str	r0, [r2, #0]
 80028ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80028f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80028f4:	f380 8811 	msr	BASEPRI, r0
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	f3bf 8f6f 	isb	sy
 8002900:	f7ff f818 	bl	8001934 <vTaskSwitchContext>
 8002904:	f04f 0000 	mov.w	r0, #0
 8002908:	f380 8811 	msr	BASEPRI, r0
 800290c:	bc09      	pop	{r0, r3}
 800290e:	6819      	ldr	r1, [r3, #0]
 8002910:	6808      	ldr	r0, [r1, #0]
 8002912:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002916:	f01e 0f10 	tst.w	lr, #16
 800291a:	bf08      	it	eq
 800291c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002920:	f380 8809 	msr	PSP, r0
 8002924:	f3bf 8f6f 	isb	sy
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	f3af 8000 	nop.w

08002930 <pxCurrentTCBConst>:
 8002930:	2000004c 	.word	0x2000004c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002934:	bf00      	nop
 8002936:	bf00      	nop

08002938 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
        __asm volatile
 800293e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002942:	f383 8811 	msr	BASEPRI, r3
 8002946:	f3bf 8f6f 	isb	sy
 800294a:	f3bf 8f4f 	dsb	sy
 800294e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002950:	f7fe ff38 	bl	80017c4 <xTaskIncrementTick>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800295a:	4b06      	ldr	r3, [pc, #24]	; (8002974 <SysTick_Handler+0x3c>)
 800295c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	2300      	movs	r3, #0
 8002964:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 800296c:	bf00      	nop
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	e000ed04 	.word	0xe000ed04

08002978 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800297c:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <vPortSetupTimerInterrupt+0x34>)
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002982:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <vPortSetupTimerInterrupt+0x38>)
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002988:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <vPortSetupTimerInterrupt+0x3c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a0a      	ldr	r2, [pc, #40]	; (80029b8 <vPortSetupTimerInterrupt+0x40>)
 800298e:	fba2 2303 	umull	r2, r3, r2, r3
 8002992:	099b      	lsrs	r3, r3, #6
 8002994:	4a09      	ldr	r2, [pc, #36]	; (80029bc <vPortSetupTimerInterrupt+0x44>)
 8002996:	3b01      	subs	r3, #1
 8002998:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800299a:	4b04      	ldr	r3, [pc, #16]	; (80029ac <vPortSetupTimerInterrupt+0x34>)
 800299c:	2207      	movs	r2, #7
 800299e:	601a      	str	r2, [r3, #0]
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	e000e010 	.word	0xe000e010
 80029b0:	e000e018 	.word	0xe000e018
 80029b4:	2000001c 	.word	0x2000001c
 80029b8:	10624dd3 	.word	0x10624dd3
 80029bc:	e000e014 	.word	0xe000e014

080029c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80029c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80029d0 <vPortEnableVFP+0x10>
 80029c4:	6801      	ldr	r1, [r0, #0]
 80029c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80029ca:	6001      	str	r1, [r0, #0]
 80029cc:	4770      	bx	lr
 80029ce:	0000      	.short	0x0000
 80029d0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80029d4:	bf00      	nop
 80029d6:	bf00      	nop

080029d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80029de:	f3ef 8305 	mrs	r3, IPSR
 80029e2:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b0f      	cmp	r3, #15
 80029e8:	d913      	bls.n	8002a12 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80029ea:	4a16      	ldr	r2, [pc, #88]	; (8002a44 <vPortValidateInterruptPriority+0x6c>)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4413      	add	r3, r2
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80029f4:	4b14      	ldr	r3, [pc, #80]	; (8002a48 <vPortValidateInterruptPriority+0x70>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	7afa      	ldrb	r2, [r7, #11]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d209      	bcs.n	8002a12 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 80029fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	607b      	str	r3, [r7, #4]
 8002a10:	e7fe      	b.n	8002a10 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002a12:	4b0e      	ldr	r3, [pc, #56]	; (8002a4c <vPortValidateInterruptPriority+0x74>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a1a:	4b0d      	ldr	r3, [pc, #52]	; (8002a50 <vPortValidateInterruptPriority+0x78>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d909      	bls.n	8002a36 <vPortValidateInterruptPriority+0x5e>
 8002a22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	e7fe      	b.n	8002a34 <vPortValidateInterruptPriority+0x5c>
    }
 8002a36:	bf00      	nop
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	e000e3f0 	.word	0xe000e3f0
 8002a48:	2000018c 	.word	0x2000018c
 8002a4c:	e000ed0c 	.word	0xe000ed0c
 8002a50:	20000190 	.word	0x20000190

08002a54 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	; 0x28
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002a60:	f7fe fdf6 	bl	8001650 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002a64:	4b63      	ldr	r3, [pc, #396]	; (8002bf4 <pvPortMalloc+0x1a0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002a6c:	f000 f92e 	bl	8002ccc <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002a70:	4b61      	ldr	r3, [pc, #388]	; (8002bf8 <pvPortMalloc+0x1a4>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f040 80a5 	bne.w	8002bc8 <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d02c      	beq.n	8002ade <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002a84:	2208      	movs	r2, #8
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d226      	bcs.n	8002ade <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 8002a90:	2208      	movs	r2, #8
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4413      	add	r3, r2
 8002a96:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d020      	beq.n	8002ae4 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f023 0307 	bic.w	r3, r3, #7
 8002aa8:	3308      	adds	r3, #8
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d213      	bcs.n	8002ad8 <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f023 0307 	bic.w	r3, r3, #7
 8002ab6:	3308      	adds	r3, #8
 8002ab8:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f003 0307 	and.w	r3, r3, #7
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00f      	beq.n	8002ae4 <pvPortMalloc+0x90>
 8002ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac8:	f383 8811 	msr	BASEPRI, r3
 8002acc:	f3bf 8f6f 	isb	sy
 8002ad0:	f3bf 8f4f 	dsb	sy
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	e7fe      	b.n	8002ad6 <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002adc:	e002      	b.n	8002ae4 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	607b      	str	r3, [r7, #4]
 8002ae2:	e000      	b.n	8002ae6 <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002ae4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d06d      	beq.n	8002bc8 <pvPortMalloc+0x174>
 8002aec:	4b43      	ldr	r3, [pc, #268]	; (8002bfc <pvPortMalloc+0x1a8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d868      	bhi.n	8002bc8 <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002af6:	4b42      	ldr	r3, [pc, #264]	; (8002c00 <pvPortMalloc+0x1ac>)
 8002af8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002afa:	4b41      	ldr	r3, [pc, #260]	; (8002c00 <pvPortMalloc+0x1ac>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b00:	e004      	b.n	8002b0c <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d903      	bls.n	8002b1e <pvPortMalloc+0xca>
 8002b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f1      	bne.n	8002b02 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002b1e:	4b35      	ldr	r3, [pc, #212]	; (8002bf4 <pvPortMalloc+0x1a0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d04f      	beq.n	8002bc8 <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	4413      	add	r3, r2
 8002b30:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	1ad2      	subs	r2, r2, r3
 8002b42:	2308      	movs	r3, #8
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d91e      	bls.n	8002b88 <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4413      	add	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d009      	beq.n	8002b70 <pvPortMalloc+0x11c>
 8002b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b60:	f383 8811 	msr	BASEPRI, r3
 8002b64:	f3bf 8f6f 	isb	sy
 8002b68:	f3bf 8f4f 	dsb	sy
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	e7fe      	b.n	8002b6e <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	1ad2      	subs	r2, r2, r3
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002b82:	69b8      	ldr	r0, [r7, #24]
 8002b84:	f000 f904 	bl	8002d90 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b88:	4b1c      	ldr	r3, [pc, #112]	; (8002bfc <pvPortMalloc+0x1a8>)
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	4a1a      	ldr	r2, [pc, #104]	; (8002bfc <pvPortMalloc+0x1a8>)
 8002b94:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002b96:	4b19      	ldr	r3, [pc, #100]	; (8002bfc <pvPortMalloc+0x1a8>)
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	; (8002c04 <pvPortMalloc+0x1b0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d203      	bcs.n	8002baa <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <pvPortMalloc+0x1a8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a17      	ldr	r2, [pc, #92]	; (8002c04 <pvPortMalloc+0x1b0>)
 8002ba8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <pvPortMalloc+0x1a4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002bbe:	4b12      	ldr	r3, [pc, #72]	; (8002c08 <pvPortMalloc+0x1b4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <pvPortMalloc+0x1b4>)
 8002bc6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002bc8:	f7fe fd50 	bl	800166c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d009      	beq.n	8002bea <pvPortMalloc+0x196>
 8002bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bda:	f383 8811 	msr	BASEPRI, r3
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	e7fe      	b.n	8002be8 <pvPortMalloc+0x194>
    return pvReturn;
 8002bea:	69fb      	ldr	r3, [r7, #28]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3728      	adds	r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20012d9c 	.word	0x20012d9c
 8002bf8:	20012db0 	.word	0x20012db0
 8002bfc:	20012da0 	.word	0x20012da0
 8002c00:	20012d94 	.word	0x20012d94
 8002c04:	20012da4 	.word	0x20012da4
 8002c08:	20012da8 	.word	0x20012da8

08002c0c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b086      	sub	sp, #24
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d04b      	beq.n	8002cb6 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002c1e:	2308      	movs	r3, #8
 8002c20:	425b      	negs	r3, r3
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	4413      	add	r3, r2
 8002c26:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4b23      	ldr	r3, [pc, #140]	; (8002cc0 <vPortFree+0xb4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d109      	bne.n	8002c4e <vPortFree+0x42>
 8002c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c3e:	f383 8811 	msr	BASEPRI, r3
 8002c42:	f3bf 8f6f 	isb	sy
 8002c46:	f3bf 8f4f 	dsb	sy
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	e7fe      	b.n	8002c4c <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d009      	beq.n	8002c6a <vPortFree+0x5e>
 8002c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c5a:	f383 8811 	msr	BASEPRI, r3
 8002c5e:	f3bf 8f6f 	isb	sy
 8002c62:	f3bf 8f4f 	dsb	sy
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	e7fe      	b.n	8002c68 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <vPortFree+0xb4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d01e      	beq.n	8002cb6 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d11a      	bne.n	8002cb6 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <vPortFree+0xb4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	401a      	ands	r2, r3
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8002c90:	f7fe fcde 	bl	8001650 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	685a      	ldr	r2, [r3, #4]
 8002c98:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <vPortFree+0xb8>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	4a09      	ldr	r2, [pc, #36]	; (8002cc4 <vPortFree+0xb8>)
 8002ca0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002ca2:	6938      	ldr	r0, [r7, #16]
 8002ca4:	f000 f874 	bl	8002d90 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002ca8:	4b07      	ldr	r3, [pc, #28]	; (8002cc8 <vPortFree+0xbc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	3301      	adds	r3, #1
 8002cae:	4a06      	ldr	r2, [pc, #24]	; (8002cc8 <vPortFree+0xbc>)
 8002cb0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002cb2:	f7fe fcdb 	bl	800166c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002cb6:	bf00      	nop
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20012db0 	.word	0x20012db0
 8002cc4:	20012da0 	.word	0x20012da0
 8002cc8:	20012dac 	.word	0x20012dac

08002ccc <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002cd2:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8002cd6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8002cd8:	4b27      	ldr	r3, [pc, #156]	; (8002d78 <prvHeapInit+0xac>)
 8002cda:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00c      	beq.n	8002d00 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	3307      	adds	r3, #7
 8002cea:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f023 0307 	bic.w	r3, r3, #7
 8002cf2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	4a1f      	ldr	r2, [pc, #124]	; (8002d78 <prvHeapInit+0xac>)
 8002cfc:	4413      	add	r3, r2
 8002cfe:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002d04:	4a1d      	ldr	r2, [pc, #116]	; (8002d7c <prvHeapInit+0xb0>)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002d0a:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <prvHeapInit+0xb0>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	4413      	add	r3, r2
 8002d16:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002d18:	2208      	movs	r2, #8
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	f023 0307 	bic.w	r3, r3, #7
 8002d26:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4a15      	ldr	r2, [pc, #84]	; (8002d80 <prvHeapInit+0xb4>)
 8002d2c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002d2e:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <prvHeapInit+0xb4>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2200      	movs	r2, #0
 8002d34:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002d36:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <prvHeapInit+0xb4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	68fa      	ldr	r2, [r7, #12]
 8002d46:	1ad2      	subs	r2, r2, r3
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002d4c:	4b0c      	ldr	r3, [pc, #48]	; (8002d80 <prvHeapInit+0xb4>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <prvHeapInit+0xb8>)
 8002d5a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	4a09      	ldr	r2, [pc, #36]	; (8002d88 <prvHeapInit+0xbc>)
 8002d62:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002d64:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <prvHeapInit+0xc0>)
 8002d66:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002d6a:	601a      	str	r2, [r3, #0]
}
 8002d6c:	bf00      	nop
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	20000194 	.word	0x20000194
 8002d7c:	20012d94 	.word	0x20012d94
 8002d80:	20012d9c 	.word	0x20012d9c
 8002d84:	20012da4 	.word	0x20012da4
 8002d88:	20012da0 	.word	0x20012da0
 8002d8c:	20012db0 	.word	0x20012db0

08002d90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002d98:	4b28      	ldr	r3, [pc, #160]	; (8002e3c <prvInsertBlockIntoFreeList+0xac>)
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	e002      	b.n	8002da4 <prvInsertBlockIntoFreeList+0x14>
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d8f7      	bhi.n	8002d9e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	4413      	add	r3, r2
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d108      	bne.n	8002dd2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	441a      	add	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	441a      	add	r2, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d118      	bne.n	8002e18 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <prvInsertBlockIntoFreeList+0xb0>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d00d      	beq.n	8002e0e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	441a      	add	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	e008      	b.n	8002e20 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002e0e:	4b0c      	ldr	r3, [pc, #48]	; (8002e40 <prvInsertBlockIntoFreeList+0xb0>)
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	e003      	b.n	8002e20 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d002      	beq.n	8002e2e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002e2e:	bf00      	nop
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	20012d94 	.word	0x20012d94
 8002e40:	20012d9c 	.word	0x20012d9c

08002e44 <main>:
//GLOBAL variable section
char usr_msg[250] = {0};
uint8_t UART_ACCESS_KEY = AVAILABLE;

int main(void)
{
 8002e44:	b5b0      	push	{r4, r5, r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af02      	add	r7, sp, #8
	puts("This is hello world example code");
#endif

	//1. Reset the RCC Clock configuration to the default reset state
	//HSI ON, HSE, PLL OFF, system clock = 16 MHz, CPU clock = 16 MHz
	RCC_DeInit();
 8002e4a:	f7fd fac1 	bl	80003d0 <RCC_DeInit>

	//2. Update the systemcoreclock variable
	//SystemCoreClock = 16000000;
	SystemCoreClockUpdate();
 8002e4e:	f000 f92d 	bl	80030ac <SystemCoreClockUpdate>

	prvSetupHardware();
 8002e52:	f000 f8c7 	bl	8002fe4 <prvSetupHardware>

	sprintf(usr_msg, "This is hello world app starting\r\n");
 8002e56:	4a14      	ldr	r2, [pc, #80]	; (8002ea8 <main+0x64>)
 8002e58:	4b14      	ldr	r3, [pc, #80]	; (8002eac <main+0x68>)
 8002e5a:	4614      	mov	r4, r2
 8002e5c:	461d      	mov	r5, r3
 8002e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002e64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002e66:	682b      	ldr	r3, [r5, #0]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	8022      	strh	r2, [r4, #0]
 8002e6c:	3402      	adds	r4, #2
 8002e6e:	0c1b      	lsrs	r3, r3, #16
 8002e70:	7023      	strb	r3, [r4, #0]
	printmsg(usr_msg);
 8002e72:	480d      	ldr	r0, [pc, #52]	; (8002ea8 <main+0x64>)
 8002e74:	f000 f8bc 	bl	8002ff0 <printmsg>

	//3. lets create 2 tasks, task-1 and task-2
	xTaskCreate(vTask1_handler, "Task-1", configMINIMAL_STACK_SIZE, NULL, 2, &xTaskHandle1 );
 8002e78:	4b0d      	ldr	r3, [pc, #52]	; (8002eb0 <main+0x6c>)
 8002e7a:	9301      	str	r3, [sp, #4]
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	2300      	movs	r3, #0
 8002e82:	2282      	movs	r2, #130	; 0x82
 8002e84:	490b      	ldr	r1, [pc, #44]	; (8002eb4 <main+0x70>)
 8002e86:	480c      	ldr	r0, [pc, #48]	; (8002eb8 <main+0x74>)
 8002e88:	f7fe fa4e 	bl	8001328 <xTaskCreate>

	xTaskCreate(vTask2_handler, "Task-2", configMINIMAL_STACK_SIZE, NULL, 2, &xTaskHandle2 );
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <main+0x78>)
 8002e8e:	9301      	str	r3, [sp, #4]
 8002e90:	2302      	movs	r3, #2
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	2300      	movs	r3, #0
 8002e96:	2282      	movs	r2, #130	; 0x82
 8002e98:	4909      	ldr	r1, [pc, #36]	; (8002ec0 <main+0x7c>)
 8002e9a:	480a      	ldr	r0, [pc, #40]	; (8002ec4 <main+0x80>)
 8002e9c:	f7fe fa44 	bl	8001328 <xTaskCreate>

	//4. start the scheduler
	vTaskStartScheduler();
 8002ea0:	f7fe fb86 	bl	80015b0 <vTaskStartScheduler>


	//you will never return here
	for(;;);
 8002ea4:	e7fe      	b.n	8002ea4 <main+0x60>
 8002ea6:	bf00      	nop
 8002ea8:	20012dbc 	.word	0x20012dbc
 8002eac:	080033c4 	.word	0x080033c4
 8002eb0:	20012db4 	.word	0x20012db4
 8002eb4:	080033e8 	.word	0x080033e8
 8002eb8:	08002ec9 	.word	0x08002ec9
 8002ebc:	20012db8 	.word	0x20012db8
 8002ec0:	080033f0 	.word	0x080033f0
 8002ec4:	08002f09 	.word	0x08002f09

08002ec8 <vTask1_handler>:
}


void vTask1_handler (void *params)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	while(1){
		if(UART_ACCESS_KEY == AVAILABLE){
 8002ed0:	4b0a      	ldr	r3, [pc, #40]	; (8002efc <vTask1_handler+0x34>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d1fb      	bne.n	8002ed0 <vTask1_handler+0x8>
			UART_ACCESS_KEY = NOT_AVAILABLE;
 8002ed8:	4b08      	ldr	r3, [pc, #32]	; (8002efc <vTask1_handler+0x34>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]
			printmsg("Hello world: from task1\r\n");
 8002ede:	4808      	ldr	r0, [pc, #32]	; (8002f00 <vTask1_handler+0x38>)
 8002ee0:	f000 f886 	bl	8002ff0 <printmsg>
			UART_ACCESS_KEY = AVAILABLE;
 8002ee4:	4b05      	ldr	r3, [pc, #20]	; (8002efc <vTask1_handler+0x34>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	701a      	strb	r2, [r3, #0]
			taskYIELD();
 8002eea:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <vTask1_handler+0x3c>)
 8002eec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ef0:	601a      	str	r2, [r3, #0]
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	f3bf 8f6f 	isb	sy
		if(UART_ACCESS_KEY == AVAILABLE){
 8002efa:	e7e9      	b.n	8002ed0 <vTask1_handler+0x8>
 8002efc:	20000018 	.word	0x20000018
 8002f00:	080033f8 	.word	0x080033f8
 8002f04:	e000ed04 	.word	0xe000ed04

08002f08 <vTask2_handler>:
		}
	}
}

void vTask2_handler (void *params)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	while(1){
		if(UART_ACCESS_KEY == AVAILABLE){
 8002f10:	4b0a      	ldr	r3, [pc, #40]	; (8002f3c <vTask2_handler+0x34>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d1fb      	bne.n	8002f10 <vTask2_handler+0x8>
			UART_ACCESS_KEY = NOT_AVAILABLE;
 8002f18:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <vTask2_handler+0x34>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	701a      	strb	r2, [r3, #0]
			printmsg("Hello world: from task2\r\n");
 8002f1e:	4808      	ldr	r0, [pc, #32]	; (8002f40 <vTask2_handler+0x38>)
 8002f20:	f000 f866 	bl	8002ff0 <printmsg>
			UART_ACCESS_KEY = AVAILABLE;
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <vTask2_handler+0x34>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
			taskYIELD();
 8002f2a:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <vTask2_handler+0x3c>)
 8002f2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	f3bf 8f6f 	isb	sy
		if(UART_ACCESS_KEY == AVAILABLE){
 8002f3a:	e7e9      	b.n	8002f10 <vTask2_handler+0x8>
 8002f3c:	20000018 	.word	0x20000018
 8002f40:	08003414 	.word	0x08003414
 8002f44:	e000ed04 	.word	0xe000ed04

08002f48 <prvSetupUart>:
		}
	}
}

static void prvSetupUart(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b086      	sub	sp, #24
 8002f4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_uart_pins;
	USART_InitTypeDef uart3_init;

	//1. enable the UART3 and GPIOD perip clock
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 8002f4e:	2101      	movs	r1, #1
 8002f50:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002f54:	f7fd fb3c 	bl	80005d0 <RCC_APB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002f58:	2101      	movs	r1, #1
 8002f5a:	2008      	movs	r0, #8
 8002f5c:	f7fd fb18 	bl	8000590 <RCC_AHB1PeriphClockCmd>

	//PD8 is UART3_TX, PD9 is UART3_RX,

	//2. Alternate func conf of MCU pins to behave as UART3 TX and RX
	//making zero each member element of the structure
	memset(&gpio_uart_pins, 0, sizeof(gpio_uart_pins));
 8002f60:	f107 0310 	add.w	r3, r7, #16
 8002f64:	2208      	movs	r2, #8
 8002f66:	2100      	movs	r1, #0
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fa0a 	bl	8003382 <memset>

	gpio_uart_pins.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 8002f6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f72:	613b      	str	r3, [r7, #16]
	gpio_uart_pins.GPIO_Mode = GPIO_Mode_AF;
 8002f74:	2302      	movs	r3, #2
 8002f76:	753b      	strb	r3, [r7, #20]
	gpio_uart_pins.GPIO_PuPd = GPIO_PuPd_UP;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	75fb      	strb	r3, [r7, #23]

	GPIO_Init(GPIOD, &gpio_uart_pins);
 8002f7c:	f107 0310 	add.w	r3, r7, #16
 8002f80:	4619      	mov	r1, r3
 8002f82:	4816      	ldr	r0, [pc, #88]	; (8002fdc <prvSetupUart+0x94>)
 8002f84:	f7fd f94c 	bl	8000220 <GPIO_Init>

	//3. AF mode settings for the pins
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource8, GPIO_AF_USART3); //PA8
 8002f88:	2207      	movs	r2, #7
 8002f8a:	2108      	movs	r1, #8
 8002f8c:	4813      	ldr	r0, [pc, #76]	; (8002fdc <prvSetupUart+0x94>)
 8002f8e:	f7fd f9d5 	bl	800033c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource9, GPIO_AF_USART3); //PA9
 8002f92:	2207      	movs	r2, #7
 8002f94:	2109      	movs	r1, #9
 8002f96:	4811      	ldr	r0, [pc, #68]	; (8002fdc <prvSetupUart+0x94>)
 8002f98:	f7fd f9d0 	bl	800033c <GPIO_PinAFConfig>

	//4. UART parameter initializations
	//making zero each member element of the structure
	memset(&uart3_init, 0, sizeof(uart3_init));
 8002f9c:	463b      	mov	r3, r7
 8002f9e:	2210      	movs	r2, #16
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 f9ed 	bl	8003382 <memset>

	uart3_init.USART_BaudRate = 115200;
 8002fa8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002fac:	603b      	str	r3, [r7, #0]
	uart3_init.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	81bb      	strh	r3, [r7, #12]
	uart3_init.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002fb2:	230c      	movs	r3, #12
 8002fb4:	817b      	strh	r3, [r7, #10]
	uart3_init.USART_Parity = USART_Parity_No;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	813b      	strh	r3, [r7, #8]
	uart3_init.USART_StopBits = USART_StopBits_1;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	80fb      	strh	r3, [r7, #6]
	uart3_init.USART_WordLength = USART_WordLength_8b;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	80bb      	strh	r3, [r7, #4]

	USART_Init(USART3 , &uart3_init);
 8002fc2:	463b      	mov	r3, r7
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4806      	ldr	r0, [pc, #24]	; (8002fe0 <prvSetupUart+0x98>)
 8002fc8:	f7fd fb22 	bl	8000610 <USART_Init>

	//5. Enable the uart3 perip
	USART_Cmd(USART3, ENABLE);
 8002fcc:	2101      	movs	r1, #1
 8002fce:	4804      	ldr	r0, [pc, #16]	; (8002fe0 <prvSetupUart+0x98>)
 8002fd0:	f7fd fbd8 	bl	8000784 <USART_Cmd>

}
 8002fd4:	bf00      	nop
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40020c00 	.word	0x40020c00
 8002fe0:	40004800 	.word	0x40004800

08002fe4 <prvSetupHardware>:

static void prvSetupHardware(void)	//prv : private, board or any perip related init
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0
	//Setup UART3
	prvSetupUart();
 8002fe8:	f7ff ffae 	bl	8002f48 <prvSetupUart>

}
 8002fec:	bf00      	nop
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <printmsg>:

void printmsg(char *msg)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < strlen(msg); i++){
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	e013      	b.n	8003026 <printmsg+0x36>
		while(USART_GetFlagStatus(USART3, USART_FLAG_TXE) != SET);
 8002ffe:	bf00      	nop
 8003000:	2180      	movs	r1, #128	; 0x80
 8003002:	480e      	ldr	r0, [pc, #56]	; (800303c <printmsg+0x4c>)
 8003004:	f7fd fbf0 	bl	80007e8 <USART_GetFlagStatus>
 8003008:	4603      	mov	r3, r0
 800300a:	2b01      	cmp	r3, #1
 800300c:	d1f8      	bne.n	8003000 <printmsg+0x10>
		USART_SendData(USART3, msg[i]);
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	4413      	add	r3, r2
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	b29b      	uxth	r3, r3
 8003018:	4619      	mov	r1, r3
 800301a:	4808      	ldr	r0, [pc, #32]	; (800303c <printmsg+0x4c>)
 800301c:	f7fd fbd2 	bl	80007c4 <USART_SendData>
	for(uint32_t i = 0; i < strlen(msg); i++){
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	3301      	adds	r3, #1
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7fd f8f2 	bl	8000210 <strlen>
 800302c:	4602      	mov	r2, r0
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4293      	cmp	r3, r2
 8003032:	d3e4      	bcc.n	8002ffe <printmsg+0xe>
	}

}
 8003034:	bf00      	nop
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}
 800303c:	40004800 	.word	0x40004800

08003040 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003044:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <SystemInit+0x60>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	4a15      	ldr	r2, [pc, #84]	; (80030a0 <SystemInit+0x60>)
 800304c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003050:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003054:	4b13      	ldr	r3, [pc, #76]	; (80030a4 <SystemInit+0x64>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a12      	ldr	r2, [pc, #72]	; (80030a4 <SystemInit+0x64>)
 800305a:	f043 0301 	orr.w	r3, r3, #1
 800305e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003060:	4b10      	ldr	r3, [pc, #64]	; (80030a4 <SystemInit+0x64>)
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <SystemInit+0x64>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a0e      	ldr	r2, [pc, #56]	; (80030a4 <SystemInit+0x64>)
 800306c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003074:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <SystemInit+0x64>)
 8003078:	4a0b      	ldr	r2, [pc, #44]	; (80030a8 <SystemInit+0x68>)
 800307a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800307c:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <SystemInit+0x64>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a08      	ldr	r2, [pc, #32]	; (80030a4 <SystemInit+0x64>)
 8003082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003086:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003088:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <SystemInit+0x64>)
 800308a:	2200      	movs	r2, #0
 800308c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800308e:	f000 f889 	bl	80031a4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003092:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <SystemInit+0x60>)
 8003094:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003098:	609a      	str	r2, [r3, #8]
#endif
}
 800309a:	bf00      	nop
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	e000ed00 	.word	0xe000ed00
 80030a4:	40023800 	.word	0x40023800
 80030a8:	24003010 	.word	0x24003010

080030ac <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b087      	sub	sp, #28
 80030b0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80030b2:	2300      	movs	r3, #0
 80030b4:	613b      	str	r3, [r7, #16]
 80030b6:	2300      	movs	r3, #0
 80030b8:	617b      	str	r3, [r7, #20]
 80030ba:	2302      	movs	r3, #2
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	2300      	movs	r3, #0
 80030c0:	60bb      	str	r3, [r7, #8]
 80030c2:	2302      	movs	r3, #2
 80030c4:	607b      	str	r3, [r7, #4]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80030c6:	4b32      	ldr	r3, [pc, #200]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	d007      	beq.n	80030e6 <SystemCoreClockUpdate+0x3a>
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d009      	beq.n	80030ee <SystemCoreClockUpdate+0x42>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d13d      	bne.n	800315a <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80030de:	4b2d      	ldr	r3, [pc, #180]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 80030e0:	4a2d      	ldr	r2, [pc, #180]	; (8003198 <SystemCoreClockUpdate+0xec>)
 80030e2:	601a      	str	r2, [r3, #0]
      break;
 80030e4:	e03d      	b.n	8003162 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80030e6:	4b2b      	ldr	r3, [pc, #172]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 80030e8:	4a2c      	ldr	r2, [pc, #176]	; (800319c <SystemCoreClockUpdate+0xf0>)
 80030ea:	601a      	str	r2, [r3, #0]
      break;
 80030ec:	e039      	b.n	8003162 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL P used as system clock source */
       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80030ee:	4b28      	ldr	r3, [pc, #160]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	0d9b      	lsrs	r3, r3, #22
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030fa:	4b25      	ldr	r3, [pc, #148]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003102:	607b      	str	r3, [r7, #4]
      
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)
      if (pllsource != 0)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00c      	beq.n	8003124 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800310a:	4a24      	ldr	r2, [pc, #144]	; (800319c <SystemCoreClockUpdate+0xf0>)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003112:	4a1f      	ldr	r2, [pc, #124]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 8003114:	6852      	ldr	r2, [r2, #4]
 8003116:	0992      	lsrs	r2, r2, #6
 8003118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800311c:	fb02 f303 	mul.w	r3, r2, r3
 8003120:	617b      	str	r3, [r7, #20]
 8003122:	e00b      	b.n	800313c <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003124:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <SystemCoreClockUpdate+0xec>)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	fbb2 f3f3 	udiv	r3, r2, r3
 800312c:	4a18      	ldr	r2, [pc, #96]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 800312e:	6852      	ldr	r2, [r2, #4]
 8003130:	0992      	lsrs	r2, r2, #6
 8003132:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003136:	fb02 f303 	mul.w	r3, r2, r3
 800313a:	617b      	str	r3, [r7, #20]
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }  
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F412xG || STM32F413_423xx ||  STM32F446xx || STM32F469_479xx */  
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800313c:	4b14      	ldr	r3, [pc, #80]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	0c1b      	lsrs	r3, r3, #16
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	3301      	adds	r3, #1
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;      
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	fbb2 f3f3 	udiv	r3, r2, r3
 8003154:	4a0f      	ldr	r2, [pc, #60]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 8003156:	6013      	str	r3, [r2, #0]
      break;
 8003158:	e003      	b.n	8003162 <SystemCoreClockUpdate+0xb6>
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
      SystemCoreClock = pllvco/pllr;      
      break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    default:
      SystemCoreClock = HSI_VALUE;
 800315a:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 800315c:	4a0e      	ldr	r2, [pc, #56]	; (8003198 <SystemCoreClockUpdate+0xec>)
 800315e:	601a      	str	r2, [r3, #0]
      break;
 8003160:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003162:	4b0b      	ldr	r3, [pc, #44]	; (8003190 <SystemCoreClockUpdate+0xe4>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	f003 030f 	and.w	r3, r3, #15
 800316c:	4a0c      	ldr	r2, [pc, #48]	; (80031a0 <SystemCoreClockUpdate+0xf4>)
 800316e:	5cd3      	ldrb	r3, [r2, r3]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	fa22 f303 	lsr.w	r3, r2, r3
 800317e:	4a05      	ldr	r2, [pc, #20]	; (8003194 <SystemCoreClockUpdate+0xe8>)
 8003180:	6013      	str	r3, [r2, #0]
}
 8003182:	bf00      	nop
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	40023800 	.word	0x40023800
 8003194:	2000001c 	.word	0x2000001c
 8003198:	00f42400 	.word	0x00f42400
 800319c:	017d7840 	.word	0x017d7840
 80031a0:	20000020 	.word	0x20000020

080031a4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)|| defined(STM32F469_479xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	607b      	str	r3, [r7, #4]
 80031ae:	2300      	movs	r3, #0
 80031b0:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80031b2:	4b43      	ldr	r3, [pc, #268]	; (80032c0 <SetSysClock+0x11c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a42      	ldr	r2, [pc, #264]	; (80032c0 <SetSysClock+0x11c>)
 80031b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031bc:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80031be:	4b40      	ldr	r3, [pc, #256]	; (80032c0 <SetSysClock+0x11c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3301      	adds	r3, #1
 80031cc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d103      	bne.n	80031dc <SetSysClock+0x38>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80031da:	d1f0      	bne.n	80031be <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80031dc:	4b38      	ldr	r3, [pc, #224]	; (80032c0 <SetSysClock+0x11c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d002      	beq.n	80031ee <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80031e8:	2301      	movs	r3, #1
 80031ea:	603b      	str	r3, [r7, #0]
 80031ec:	e001      	b.n	80031f2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80031ee:	2300      	movs	r3, #0
 80031f0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d15c      	bne.n	80032b2 <SetSysClock+0x10e>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80031f8:	4b31      	ldr	r3, [pc, #196]	; (80032c0 <SetSysClock+0x11c>)
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	4a30      	ldr	r2, [pc, #192]	; (80032c0 <SetSysClock+0x11c>)
 80031fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003202:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003204:	4b2f      	ldr	r3, [pc, #188]	; (80032c4 <SetSysClock+0x120>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a2e      	ldr	r2, [pc, #184]	; (80032c4 <SetSysClock+0x120>)
 800320a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800320e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003210:	4b2b      	ldr	r3, [pc, #172]	; (80032c0 <SetSysClock+0x11c>)
 8003212:	4a2b      	ldr	r2, [pc, #172]	; (80032c0 <SetSysClock+0x11c>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	6093      	str	r3, [r2, #8]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)    
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003218:	4b29      	ldr	r3, [pc, #164]	; (80032c0 <SetSysClock+0x11c>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	4a28      	ldr	r2, [pc, #160]	; (80032c0 <SetSysClock+0x11c>)
 800321e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003222:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003224:	4b26      	ldr	r3, [pc, #152]	; (80032c0 <SetSysClock+0x11c>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	4a25      	ldr	r2, [pc, #148]	; (80032c0 <SetSysClock+0x11c>)
 800322a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800322e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx || STM32F413_423xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F469_479xx)    
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003230:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <SetSysClock+0x11c>)
 8003232:	4a25      	ldr	r2, [pc, #148]	; (80032c8 <SetSysClock+0x124>)
 8003234:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
    
    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003236:	4b22      	ldr	r3, [pc, #136]	; (80032c0 <SetSysClock+0x11c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <SetSysClock+0x11c>)
 800323c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003240:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003242:	bf00      	nop
 8003244:	4b1e      	ldr	r3, [pc, #120]	; (80032c0 <SetSysClock+0x11c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d0f9      	beq.n	8003244 <SetSysClock+0xa0>
    {
    }
   
#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)
    /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
    PWR->CR |= PWR_CR_ODEN;
 8003250:	4b1c      	ldr	r3, [pc, #112]	; (80032c4 <SetSysClock+0x120>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1b      	ldr	r2, [pc, #108]	; (80032c4 <SetSysClock+0x120>)
 8003256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325a:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 800325c:	bf00      	nop
 800325e:	4b19      	ldr	r3, [pc, #100]	; (80032c4 <SetSysClock+0x120>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0f9      	beq.n	800325e <SetSysClock+0xba>
    {
    }
    PWR->CR |= PWR_CR_ODSWEN;
 800326a:	4b16      	ldr	r3, [pc, #88]	; (80032c4 <SetSysClock+0x120>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a15      	ldr	r2, [pc, #84]	; (80032c4 <SetSysClock+0x120>)
 8003270:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003274:	6013      	str	r3, [r2, #0]
    while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 8003276:	bf00      	nop
 8003278:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <SetSysClock+0x120>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f9      	beq.n	8003278 <SetSysClock+0xd4>
    {
    }      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003284:	4b11      	ldr	r3, [pc, #68]	; (80032cc <SetSysClock+0x128>)
 8003286:	f240 7205 	movw	r2, #1797	; 0x705
 800328a:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800328c:	4b0c      	ldr	r3, [pc, #48]	; (80032c0 <SetSysClock+0x11c>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	4a0b      	ldr	r2, [pc, #44]	; (80032c0 <SetSysClock+0x11c>)
 8003292:	f023 0303 	bic.w	r3, r3, #3
 8003296:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003298:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <SetSysClock+0x11c>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	4a08      	ldr	r2, [pc, #32]	; (80032c0 <SetSysClock+0x11c>)
 800329e:	f043 0302 	orr.w	r3, r3, #2
 80032a2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80032a4:	bf00      	nop
 80032a6:	4b06      	ldr	r3, [pc, #24]	; (80032c0 <SetSysClock+0x11c>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 030c 	and.w	r3, r3, #12
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d1f9      	bne.n	80032a6 <SetSysClock+0x102>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */  
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40023800 	.word	0x40023800
 80032c4:	40007000 	.word	0x40007000
 80032c8:	07405a19 	.word	0x07405a19
 80032cc:	40023c00 	.word	0x40023c00

080032d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032d0:	480d      	ldr	r0, [pc, #52]	; (8003308 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032d4:	480d      	ldr	r0, [pc, #52]	; (800330c <LoopForever+0x6>)
  ldr r1, =_edata
 80032d6:	490e      	ldr	r1, [pc, #56]	; (8003310 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032d8:	4a0e      	ldr	r2, [pc, #56]	; (8003314 <LoopForever+0xe>)
  movs r3, #0
 80032da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032dc:	e002      	b.n	80032e4 <LoopCopyDataInit>

080032de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032e2:	3304      	adds	r3, #4

080032e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032e8:	d3f9      	bcc.n	80032de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032ea:	4a0b      	ldr	r2, [pc, #44]	; (8003318 <LoopForever+0x12>)
  ldr r4, =_ebss
 80032ec:	4c0b      	ldr	r4, [pc, #44]	; (800331c <LoopForever+0x16>)
  movs r3, #0
 80032ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032f0:	e001      	b.n	80032f6 <LoopFillZerobss>

080032f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032f4:	3204      	adds	r2, #4

080032f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032f8:	d3fb      	bcc.n	80032f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80032fa:	f7ff fea1 	bl	8003040 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80032fe:	f000 f811 	bl	8003324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003302:	f7ff fd9f 	bl	8002e44 <main>

08003306 <LoopForever>:

LoopForever:
    b LoopForever
 8003306:	e7fe      	b.n	8003306 <LoopForever>
  ldr   r0, =_estack
 8003308:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800330c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003310:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8003314:	08003438 	.word	0x08003438
  ldr r2, =_sbss
 8003318:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800331c:	20012ef8 	.word	0x20012ef8

08003320 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003320:	e7fe      	b.n	8003320 <ADC_IRQHandler>
	...

08003324 <__libc_init_array>:
 8003324:	b570      	push	{r4, r5, r6, lr}
 8003326:	4e0d      	ldr	r6, [pc, #52]	; (800335c <__libc_init_array+0x38>)
 8003328:	4c0d      	ldr	r4, [pc, #52]	; (8003360 <__libc_init_array+0x3c>)
 800332a:	1ba4      	subs	r4, r4, r6
 800332c:	10a4      	asrs	r4, r4, #2
 800332e:	2500      	movs	r5, #0
 8003330:	42a5      	cmp	r5, r4
 8003332:	d109      	bne.n	8003348 <__libc_init_array+0x24>
 8003334:	4e0b      	ldr	r6, [pc, #44]	; (8003364 <__libc_init_array+0x40>)
 8003336:	4c0c      	ldr	r4, [pc, #48]	; (8003368 <__libc_init_array+0x44>)
 8003338:	f000 f82c 	bl	8003394 <_init>
 800333c:	1ba4      	subs	r4, r4, r6
 800333e:	10a4      	asrs	r4, r4, #2
 8003340:	2500      	movs	r5, #0
 8003342:	42a5      	cmp	r5, r4
 8003344:	d105      	bne.n	8003352 <__libc_init_array+0x2e>
 8003346:	bd70      	pop	{r4, r5, r6, pc}
 8003348:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800334c:	4798      	blx	r3
 800334e:	3501      	adds	r5, #1
 8003350:	e7ee      	b.n	8003330 <__libc_init_array+0xc>
 8003352:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003356:	4798      	blx	r3
 8003358:	3501      	adds	r5, #1
 800335a:	e7f2      	b.n	8003342 <__libc_init_array+0x1e>
 800335c:	08003430 	.word	0x08003430
 8003360:	08003430 	.word	0x08003430
 8003364:	08003430 	.word	0x08003430
 8003368:	08003434 	.word	0x08003434

0800336c <memcpy>:
 800336c:	b510      	push	{r4, lr}
 800336e:	1e43      	subs	r3, r0, #1
 8003370:	440a      	add	r2, r1
 8003372:	4291      	cmp	r1, r2
 8003374:	d100      	bne.n	8003378 <memcpy+0xc>
 8003376:	bd10      	pop	{r4, pc}
 8003378:	f811 4b01 	ldrb.w	r4, [r1], #1
 800337c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003380:	e7f7      	b.n	8003372 <memcpy+0x6>

08003382 <memset>:
 8003382:	4402      	add	r2, r0
 8003384:	4603      	mov	r3, r0
 8003386:	4293      	cmp	r3, r2
 8003388:	d100      	bne.n	800338c <memset+0xa>
 800338a:	4770      	bx	lr
 800338c:	f803 1b01 	strb.w	r1, [r3], #1
 8003390:	e7f9      	b.n	8003386 <memset+0x4>
	...

08003394 <_init>:
 8003394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003396:	bf00      	nop
 8003398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800339a:	bc08      	pop	{r3}
 800339c:	469e      	mov	lr, r3
 800339e:	4770      	bx	lr

080033a0 <_fini>:
 80033a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033a2:	bf00      	nop
 80033a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033a6:	bc08      	pop	{r3}
 80033a8:	469e      	mov	lr, r3
 80033aa:	4770      	bx	lr
