###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Sun Jun  2 01:21:21 2024
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -file ../reports/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1             2401                    0
PCI_CLK/func_worst_mode          1             2401                    0
PCI_CLK/test_best_mode           1             2401                    0
PCI_CLK/test_worst_mode          1             2401                    0
SDRAM_CLK/func_best_mode         1              440                   34
SDRAM_CLK/func_worst_mode        1              440                   34
SDRAM_CLK/test_best_mode         1              440                   34
SDRAM_CLK/test_worst_mode        1              440                   34
SYS_2x_CLK/func_best_mode        1              114                    2
SYS_2x_CLK/func_worst_mode       1              114                    3
SYS_2x_CLK/test_best_mode        1              114                    2
SYS_2x_CLK/test_worst_mode       1              114                    3
ate_clk/test_best_mode           1              527                    0
ate_clk/test_worst_mode          1              527                    1
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.578     4.228     4.025        0.423       ignored                  -         3.650              -
                            PCI_CLK/func_worst_mode           -        0.578     4.228     4.025        0.423       ignored                  -         3.650              -
                            PCI_CLK/test_best_mode            -        0.578     4.228     4.025        0.423       ignored                  -         3.650              -
                            PCI_CLK/test_worst_mode           -        0.578     4.228     4.025        0.423       ignored                  -         3.650              -
                            SDRAM_CLK/func_best_mode          -        0.733     5.643     4.117        1.205       ignored                  -         4.910              -
                            SDRAM_CLK/func_worst_mode         -        0.733     5.643     4.117        1.205       ignored                  -         4.910              -
                            SDRAM_CLK/test_best_mode          -        0.733     5.643     4.117        1.205       ignored                  -         4.910              -
                            SDRAM_CLK/test_worst_mode         -        0.733     5.643     4.117        1.205       ignored                  -         4.910              -
                            SYS_2x_CLK/func_best_mode         -        2.162     3.641     3.507        0.369       ignored                  -         1.478              -
                            SYS_2x_CLK/func_worst_mode        -        2.162     3.641     3.507        0.369       ignored                  -         1.478              -
                            SYS_2x_CLK/test_best_mode         -        2.162     3.641     3.507        0.369       ignored                  -         1.478              -
                            SYS_2x_CLK/test_worst_mode        -        2.162     3.641     3.507        0.369       ignored                  -         1.478              -
                            ate_clk/test_best_mode            -        2.188     6.990     6.001        1.536       ignored                  -         4.803              -
                            ate_clk/test_worst_mode           -        2.188     6.990     6.001        1.536       ignored                  -         4.803              -
worst_corner:setup.late     PCI_CLK/func_best_mode        *0.500       0.596     4.509     4.251        0.455       explicit            *0.060         3.913    0% {3.972, 4.032}
                            PCI_CLK/func_worst_mode       *0.500       0.596     4.509     4.251        0.455       explicit            *0.060         3.913    0% {3.972, 4.032}
                            PCI_CLK/test_best_mode        *0.500       0.596     4.509     4.251        0.455       explicit            *0.060         3.913    0% {3.972, 4.032}
                            PCI_CLK/test_worst_mode       *0.500       0.596     4.509     4.251        0.455       explicit            *0.060         3.913    0% {3.972, 4.032}
                            SDRAM_CLK/func_best_mode      *0.500       0.747     6.310     4.468        1.453       explicit            *0.060         5.563    30.7% {3.300, 3.360}
                            SDRAM_CLK/func_worst_mode     *0.500       0.747     6.310     4.468        1.453       explicit            *0.060         5.563    30.7% {3.300, 3.360}
                            SDRAM_CLK/test_best_mode      *0.500       0.747     6.310     4.468        1.453       explicit            *0.060         5.563    30.7% {3.300, 3.360}
                            SDRAM_CLK/test_worst_mode     *0.500       0.747     6.310     4.468        1.453       explicit            *0.060         5.563    30.7% {3.300, 3.360}
                            SYS_2x_CLK/func_best_mode     *0.500       2.206     3.825     3.676        0.410       explicit            *0.060         1.619    0% {3.558, 3.617}
                            SYS_2x_CLK/func_worst_mode    *0.500       2.206     3.825     3.676        0.410       explicit            *0.060         1.619    0% {3.558, 3.617}
                            SYS_2x_CLK/test_best_mode     *0.500       2.206     3.825     3.676        0.410       explicit            *0.060         1.619    0% {3.558, 3.617}
                            SYS_2x_CLK/test_worst_mode    *0.500       2.206     3.825     3.676        0.410       explicit            *0.060         1.619    0% {3.558, 3.617}
                            ate_clk/test_best_mode        *0.500       2.238     8.382     7.058        2.070       explicit            *0.060         6.143    0% {7.387, 7.447}
                            ate_clk/test_worst_mode       *0.500       2.238     8.382     7.058        2.070       explicit            *0.060         6.143    0% {7.387, 7.447}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.129     0.734     0.627        0.061       ignored                  -         0.605              -
                            PCI_CLK/func_worst_mode           -        0.129     0.734     0.627        0.061       ignored                  -         0.605              -
                            PCI_CLK/test_best_mode            -        0.129     0.734     0.627        0.061       ignored                  -         0.605              -
                            PCI_CLK/test_worst_mode           -        0.129     0.734     0.627        0.061       ignored                  -         0.605              -
                            SDRAM_CLK/func_best_mode          -        0.148     0.927     0.693        0.189       ignored                  -         0.779              -
                            SDRAM_CLK/func_worst_mode         -        0.148     0.927     0.693        0.189       ignored                  -         0.779              -
                            SDRAM_CLK/test_best_mode          -        0.148     0.927     0.693        0.189       ignored                  -         0.779              -
                            SDRAM_CLK/test_worst_mode         -        0.148     0.927     0.693        0.189       ignored                  -         0.779              -
                            SYS_2x_CLK/func_best_mode         -        0.375     0.626     0.598        0.059       ignored                  -         0.251              -
                            SYS_2x_CLK/func_worst_mode        -        0.375     0.626     0.598        0.059       ignored                  -         0.251              -
                            SYS_2x_CLK/test_best_mode         -        0.375     0.626     0.598        0.059       ignored                  -         0.251              -
                            SYS_2x_CLK/test_worst_mode        -        0.375     0.626     0.598        0.059       ignored                  -         0.251              -
                            ate_clk/test_best_mode            -        0.364     1.378     1.090        0.324       ignored                  -         1.014              -
                            ate_clk/test_worst_mode           -        0.364     1.378     1.090        0.324       ignored                  -         1.014              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.133     0.774     0.655        0.064       ignored                  -         0.641              -
                            PCI_CLK/func_worst_mode           -        0.133     0.774     0.655        0.064       ignored                  -         0.641              -
                            PCI_CLK/test_best_mode            -        0.133     0.774     0.655        0.064       ignored                  -         0.641              -
                            PCI_CLK/test_worst_mode           -        0.133     0.774     0.655        0.064       ignored                  -         0.641              -
                            SDRAM_CLK/func_best_mode          -        0.150     1.043     0.753        0.232       ignored                  -         0.893              -
                            SDRAM_CLK/func_worst_mode         -        0.150     1.043     0.753        0.232       ignored                  -         0.893              -
                            SDRAM_CLK/test_best_mode          -        0.150     1.043     0.753        0.232       ignored                  -         0.893              -
                            SDRAM_CLK/test_worst_mode         -        0.150     1.043     0.753        0.232       ignored                  -         0.893              -
                            SYS_2x_CLK/func_best_mode         -        0.382     0.658     0.626        0.066       ignored                  -         0.276              -
                            SYS_2x_CLK/func_worst_mode        -        0.382     0.658     0.626        0.066       ignored                  -         0.276              -
                            SYS_2x_CLK/test_best_mode         -        0.382     0.658     0.626        0.066       ignored                  -         0.276              -
                            SYS_2x_CLK/test_worst_mode        -        0.382     0.658     0.626        0.066       ignored                  -         0.276              -
                            ate_clk/test_best_mode            -        0.372     1.573     1.230        0.393       ignored                  -         1.201              -
                            ate_clk/test_worst_mode           -        0.372     1.573     1.230        0.393       ignored                  -         1.201              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.578        1      4.228        2
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/func_worst_mode       0.578        9      4.228       10
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_best_mode        0.578       17      4.228       18
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_worst_mode       0.578       25      4.228       26
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            SDRAM_CLK/func_best_mode      0.733       33      5.643       34
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/func_worst_mode     0.733       41      5.643       42
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_best_mode      0.733       49      5.643       50
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_worst_mode     0.733       57      5.643       58
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SYS_2x_CLK/func_best_mode     2.162       65      3.641       66
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/func_worst_mode    2.162       73      3.641       74
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_best_mode     2.162       81      3.641       82
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_worst_mode    2.162       89      3.641       90
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            ate_clk/test_best_mode        2.188       97      6.990       98
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            ate_clk/test_worst_mode       2.188      105      6.990      106
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.596        3      4.509        4
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/func_worst_mode       0.596       11      4.509       12
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_best_mode        0.596       19      4.509       20
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_worst_mode       0.596       27      4.509       28
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            SDRAM_CLK/func_best_mode      0.747       35      6.310       36
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/func_worst_mode     0.747       43      6.310       44
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_best_mode      0.747       51      6.310       52
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_worst_mode     0.747       59      6.310       60
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SYS_2x_CLK/func_best_mode     2.206       67      3.825       68
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/func_worst_mode    2.206       75      3.825       76
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_best_mode     2.206       83      3.825       84
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_worst_mode    2.206       91      3.825       92
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            ate_clk/test_best_mode        2.238       99      8.382      100
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            ate_clk/test_worst_mode       2.238      107      8.382      108
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.129        5      0.734        6
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/func_worst_mode       0.129       13      0.734       14
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_best_mode        0.129       21      0.734       22
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_worst_mode       0.129       29      0.734       30
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            SDRAM_CLK/func_best_mode      0.148       37      0.927       38
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/func_worst_mode     0.148       45      0.927       46
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_best_mode      0.148       53      0.927       54
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SDRAM_CLK/test_worst_mode     0.148       61      0.927       62
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__28_/CLK
                            SYS_2x_CLK/func_best_mode     0.375       69      0.626       70
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/func_worst_mode    0.375       77      0.626       78
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_best_mode     0.375       85      0.626       86
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_worst_mode    0.375       93      0.626       94
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            ate_clk/test_best_mode        0.364      101      1.378      102
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            ate_clk/test_worst_mode       0.364      109      1.378      110
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.133        7      0.774        8
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/func_worst_mode       0.133       15      0.774       16
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_best_mode        0.133       23      0.774       24
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            PCI_CLK/test_worst_mode       0.133       31      0.774       32
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
                            SDRAM_CLK/func_best_mode      0.150       39      1.043       40
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__4_/CLK
                            SDRAM_CLK/func_worst_mode     0.150       47      1.043       48
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__4_/CLK
                            SDRAM_CLK/test_best_mode      0.150       55      1.043       56
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__4_/CLK
                            SDRAM_CLK/test_worst_mode     0.150       63      1.043       64
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__4_/CLK
                            SYS_2x_CLK/func_best_mode     0.382       71      0.658       72
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/func_worst_mode    0.382       79      0.658       80
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_best_mode     0.382       87      0.658       88
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            SYS_2x_CLK/test_worst_mode    0.382       95      0.658       96
-    min I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__31_/CLK
                            ate_clk/test_best_mode        0.372      103      1.573      104
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            ate_clk/test_worst_mode       0.372      111      1.573      112
-    min I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
----------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 1
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     : 0.578

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.017   0.578   0.138  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 2
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     : 4.228

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.580   0.138  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.236   0.816   0.056    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.816   0.056  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.487   3.303   3.720  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.926   4.228   6.790  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 3
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     : 0.596

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.020   0.596   0.155  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 4
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     : 4.509

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.022   0.598   0.155  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.244   0.842   0.057    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.842   0.057  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.658   3.500   3.980  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   1.009   4.509   7.176  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 5
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     : 0.129

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.016   0.129   0.039  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 6
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     : 0.734

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.131   0.039  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.043   0.174   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.174   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.358   0.532   0.529  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.201   0.734   1.178  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 7
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     : 0.133

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.018   0.133   0.043  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 8
Path type : skew group PCI_CLK/func_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     : 0.774

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.020   0.135   0.043  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.179   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.179   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.381   0.560   0.558  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.214   0.774   1.234  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 9
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     : 0.578

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.017   0.578   0.138  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 10
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.228

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.580   0.138  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.236   0.816   0.056    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.816   0.056  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.487   3.303   3.720  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.926   4.228   6.790  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 11
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.596

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.020   0.596   0.155  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 12
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.509

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.022   0.598   0.155  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.244   0.842   0.057    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.842   0.057  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.658   3.500   3.980  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   1.009   4.509   7.176  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 13
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.129

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.016   0.129   0.039  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 14
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.734

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.131   0.039  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.043   0.174   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.174   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.358   0.532   0.529  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.201   0.734   1.178  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 15
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.133

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.018   0.133   0.043  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 16
Path type : skew group PCI_CLK/func_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.774

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.020   0.135   0.043  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.179   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.179   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.381   0.560   0.558  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.214   0.774   1.234  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 17
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.578

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.017   0.578   0.138  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 18
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.228

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.580   0.138  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.236   0.816   0.056    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.816   0.056  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.487   3.303   3.720  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.926   4.228   6.790  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 19
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.596

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.020   0.596   0.155  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 20
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.509

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.022   0.598   0.155  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.244   0.842   0.057    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.842   0.057  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.658   3.500   3.980  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   1.009   4.509   7.176  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 21
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.129

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.016   0.129   0.039  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 22
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.734

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.131   0.039  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.043   0.174   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.174   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.358   0.532   0.529  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.201   0.734   1.178  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 23
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.133

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.018   0.133   0.043  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 24
Path type : skew group PCI_CLK/test_best_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.774

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.020   0.135   0.043  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.179   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.179   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.381   0.560   0.558  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.214   0.774   1.234  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 25
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.578

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.017   0.578   0.138  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 26
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.228

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.060    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.060  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.122   0.122   0.085   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.012   0.134   0.087  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.140   0.274   0.087   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.278   0.087  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.131   0.409   0.073   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.412   0.073  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.149   0.561   0.136   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.580   0.138  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.236   0.816   0.056    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.816   0.056  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.487   3.303   3.720  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.926   4.228   6.790  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 27
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.596

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063   8.711  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086  50.221  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090  55.079  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075  39.673  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152  53.591  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.020   0.596   0.155  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 28
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  4.509

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.063    8.711  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.063  -        (67.944,366.928)    68.704   -                0.750
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.124   0.124   0.086   50.221  (68.552,366.320)     1.216      1             0.750
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.013   0.137   0.088  -        (490.504,261.744)  526.528   -                0.750
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.142   0.279   0.090   55.079  (489.896,262.352)    1.216      4             0.750
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.004   0.283   0.090  -        (246.696,259.920)  245.632   -                0.750
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.133   0.416   0.075   39.673  (247.304,259.312)    1.216      4             0.750
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.419   0.075  -        (132.240,188.176)  186.200   -                0.750
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.157   0.576   0.152   53.591  (131.784,188.784)    1.064     31             0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.022   0.598   0.155  -        (35.872,345.952)   253.080   -                0.750
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.244   0.842   0.057    2.513  (38.456,345.648)     2.888      1             0.750
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.842   0.057  -        (49.248,335.160)    21.280   -                0.750
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   2.658   3.500   3.980  152.800  (48.640,335.920)     1.368     51             0.750
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   1.009   4.509   7.176  -        (895.131,196.060)  986.351   -                0.950
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 29
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.129

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.016   0.129   0.039  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 30
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.734

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.009    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.033   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.026   0.059   0.020   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.062   0.021  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.086   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.089   0.018  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.113   0.026   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.018   0.131   0.039  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.043   0.174   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.174   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.358   0.532   0.529  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.201   0.734   1.178  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 31
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
Delay     :  0.133

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010   7.720  (0.000,367.688)    -            1    
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -       (67.944,366.928)    68.704   -       
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018  42.703  (68.552,366.320)     1.216      1    
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -       (490.504,261.744)  526.528   -       
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021  47.756  (489.896,262.352)    1.216      4    
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -       (246.696,259.920)  245.632   -       
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018  34.537  (247.304,259.312)    1.216      4    
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -       (132.240,188.176)  186.200   -       
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027  50.461  (131.784,188.784)    1.064     31    
I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
-     DFFARX1_RVT   rise   0.018   0.133   0.043  -       (27.512,330.904)   246.392   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 32
Path type : skew group PCI_CLK/test_worst_mode (path 1 of 1)
Start     : pclk
End       : I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
Delay     :  0.774

---------------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status  Voltage
                           (ns)   (ns)     (ns)   (fF)                        (um)                      (mV)
-- Clockpath trace --------------------------------------------------------------------------------------------
pclk
-     -             rise   -       0.000   0.010    7.720  (0.000,367.688)    -            1            -
CTS_cfh_buf_00001/A
-     NBUFFX16_LVT  rise   0.001   0.001   0.010  -        (67.944,366.928)    68.704   -                0.950
CTS_cfh_buf_00001/Y
-     NBUFFX16_LVT  rise   0.023   0.023   0.018   42.703  (68.552,366.320)     1.216      1             0.950
CTS_cfh_buf_00002/A
-     NBUFFX16_LVT  rise   0.010   0.034   0.024  -        (490.504,261.744)  526.528   -                0.950
CTS_cfh_buf_00002/Y
-     NBUFFX16_LVT  rise   0.027   0.060   0.021   47.756  (489.896,262.352)    1.216      4             0.950
CTS_cfh_buf_00003/A
-     NBUFFX16_LVT  rise   0.003   0.064   0.022  -        (246.696,259.920)  245.632   -                0.950
CTS_cfh_buf_00003/Y
-     NBUFFX16_LVT  rise   0.024   0.088   0.018   34.537  (247.304,259.312)    1.216      4             0.950
CTS_cfh_buf_00004/A
-     NBUFFX8_LVT   rise   0.003   0.091   0.019  -        (132.240,188.176)  186.200   -                0.950
CTS_cfh_buf_00004/Y
-     NBUFFX8_LVT   rise   0.024   0.115   0.027   50.461  (131.784,188.784)    1.064     31             0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/CLK
-     CGLNPRX2_LVT  rise   0.020   0.135   0.043  -        (35.872,345.952)   253.080   -                0.950
occ_int2/fast_clk_1_clkgt/u_icg_clone_3/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.179   0.013    2.290  (38.456,345.648)     2.888      1             0.950
occ_int2/U2_clone_3/A1
-     AO21X1_RVT    rise   0.000   0.179   0.013  -        (49.248,335.160)    21.280   -                0.950
occ_int2/U2_clone_3/Y
-     AO21X1_RVT    rise   0.381   0.560   0.558  138.365  (48.640,335.920)     1.368     51             0.950
I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2
-     SRAM2RW64x32  rise   0.214   0.774   1.234  -        (895.131,196.060)  986.351   -                1.160
---------------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 33
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.733

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.217   0.733   0.064   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.733   0.064  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 34
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
Delay     :  5.643

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.211   0.726   0.055    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.726   0.055  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.018   3.744   4.702  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.132   3.877   4.705  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.733   5.609   1.345  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
-     SDFFARX1_RVT  rise   0.033   5.643   1.346  -        (668.040,484.728)  355.680   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 35
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.747

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.222   0.747   0.070   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.747   0.070  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 36
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  6.310

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.213   0.737   0.056    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.738   0.056  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.395   4.132   5.329  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.152   4.285   5.332  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.987   6.272   1.601  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.038   6.310   1.603  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 37
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.148

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.148   0.014   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.148   0.014  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 38
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  0.927

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.146   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.146   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.366   0.512   0.706  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.134   0.646   0.765  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.247   0.893   0.343  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.034   0.927   0.346  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 39
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.150

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.106   0.022  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.045   0.150   0.015   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.150   0.015  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 40
Path type : skew group SDRAM_CLK/func_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
Delay     :  1.043

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.106   0.022  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.148   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.148   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.407   0.555   0.792  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.153   0.708   0.857  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.296   1.004   0.406  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
-     SDFFARX1_RVT  rise   0.039   1.043   0.410  -        (679.288,484.728)  366.928   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 41
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.733

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.217   0.733   0.064   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.733   0.064  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 42
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
Delay     :  5.643

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.211   0.726   0.055    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.726   0.055  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.018   3.744   4.702  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.132   3.877   4.705  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.733   5.609   1.345  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
-     SDFFARX1_RVT  rise   0.033   5.643   1.346  -        (668.040,484.728)  355.680   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 43
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.747

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.222   0.747   0.070   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.747   0.070  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 44
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  6.310

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.213   0.737   0.056    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.738   0.056  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.395   4.132   5.329  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.152   4.285   5.332  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.987   6.272   1.601  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.038   6.310   1.603  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 45
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.148

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.148   0.014   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.148   0.014  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 46
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  0.927

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.146   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.146   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.366   0.512   0.706  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.134   0.646   0.765  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.247   0.893   0.343  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.034   0.927   0.346  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 47
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.150

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.106   0.022  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.045   0.150   0.015   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.150   0.015  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 48
Path type : skew group SDRAM_CLK/func_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
Delay     :  1.043

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.106   0.022  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.148   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.148   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.407   0.555   0.792  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.153   0.708   0.857  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.296   1.004   0.406  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
-     SDFFARX1_RVT  rise   0.039   1.043   0.410  -        (679.288,484.728)  366.928   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 49
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.733

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.217   0.733   0.064   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.733   0.064  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 50
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
Delay     :  5.643

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.211   0.726   0.055    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.726   0.055  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.018   3.744   4.702  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.132   3.877   4.705  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.733   5.609   1.345  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
-     SDFFARX1_RVT  rise   0.033   5.643   1.346  -        (668.040,484.728)  355.680   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 51
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.747

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.222   0.747   0.070   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.747   0.070  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 52
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  6.310

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.213   0.737   0.056    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.738   0.056  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.395   4.132   5.329  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.152   4.285   5.332  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.987   6.272   1.601  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.038   6.310   1.603  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 53
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.148

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.148   0.014   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.148   0.014  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 54
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  0.927

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.146   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.146   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.366   0.512   0.706  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.134   0.646   0.765  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.247   0.893   0.343  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.034   0.927   0.346  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 55
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.150

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.106   0.022  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.045   0.150   0.015   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.150   0.015  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 56
Path type : skew group SDRAM_CLK/test_best_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
Delay     :  1.043

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.106   0.022  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.148   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.148   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.407   0.555   0.792  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.153   0.708   0.857  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.296   1.004   0.406  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
-     SDFFARX1_RVT  rise   0.039   1.043   0.410  -        (679.288,484.728)  366.928   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 57
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.733

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.217   0.733   0.064   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.733   0.064  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 58
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
Delay     :  5.643

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.171   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.170  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.187   0.191   0.112   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.016   0.207   0.115  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.157   0.364   0.096   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.372   0.097  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.137   0.510   0.085   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.515   0.085  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.211   0.726   0.055    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.726   0.055  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.018   3.744   4.702  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.132   3.877   4.705  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.733   5.609   1.345  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_/CLK
-     SDFFARX1_RVT  rise   0.033   5.643   1.346  -        (668.040,484.728)  355.680   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 59
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.747

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174  31.099  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115  71.678  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098  60.035  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087  26.134  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.222   0.747   0.070   3.824  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.747   0.070  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 60
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  6.310

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.174   31.099  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.005   0.005   0.174  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.190   0.194   0.115   71.678  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.017   0.211   0.118  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.159   0.370   0.098   60.035  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.009   0.379   0.099  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.139   0.519   0.087   26.134  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.006   0.525   0.087  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.213   0.737   0.056    2.412  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.738   0.056  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   3.395   4.132   5.329  201.556  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.152   4.285   5.332  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   1.987   6.272   1.601  183.174  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.038   6.310   1.603  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 61
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.148

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.044   0.148   0.014   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.148   0.014  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 62
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
Delay     :  0.927

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.031  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.068   0.023   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.007   0.075   0.026  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.023   0.099   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.104   0.021  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.146   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.146   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.366   0.512   0.706  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.134   0.646   0.765  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.247   0.893   0.343  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__16_/CLK
-     SDFFARX1_RVT  rise   0.034   0.927   0.346  -        (673.512,484.728)  361.152   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 63
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
Delay     :  0.150

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017  26.478  (0.000,383.648)    -           1     
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -       (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022  61.843  (310.536,382.736)    1.216     4     
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -       (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024  52.286  (294.120,305.824)    1.216     4     
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -       (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020  22.903  (162.184,242.592)    1.064     5     
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.106   0.022  -       (43.928,336.224)   211.888   -       
I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.045   0.150   0.015   3.696  (46.512,336.528)     2.888     3     
I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-     DFFNX1_RVT    rise   0.000   0.150   0.015  -       (32.832,334.552)    15.656   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 64
Path type : skew group SDRAM_CLK/test_worst_mode (path 1 of 1)
Start     : sdram_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
Delay     :  1.043

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sdram_clk
-     -             rise   -       0.000   0.017   26.478  (0.000,383.648)    -            1    
CTS_cfh_buf_00023/A
-     NBUFFX16_LVT  rise   0.004   0.004   0.018  -        (309.928,382.128)  311.448   -       
CTS_cfh_buf_00023/Y
-     NBUFFX16_LVT  rise   0.024   0.028   0.022   61.843  (310.536,382.736)    1.216      4    
CTS_cfh_buf_00024/A
-     NBUFFX16_LVT  rise   0.014   0.042   0.032  -        (294.728,305.216)   93.328   -       
CTS_cfh_buf_00024/Y
-     NBUFFX16_LVT  rise   0.026   0.069   0.024   52.286  (294.120,305.824)    1.216      4    
CTS_cfh_buf_00026/A
-     NBUFFX8_LVT   rise   0.008   0.076   0.027  -        (162.640,243.200)  194.104   -       
CTS_cfh_buf_00026/Y
-     NBUFFX8_LVT   rise   0.024   0.100   0.020   22.903  (162.184,242.592)    1.064      5    
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/CLK
-     CGLNPRX2_LVT  rise   0.005   0.106   0.022  -        (51.376,342.912)   211.128   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_2/GCLK
-     CGLNPRX2_LVT  rise   0.042   0.148   0.013    2.192  (53.960,343.216)     2.888      1    
occ_int2/U2_clone_2/A1
-     AO21X1_RVT    rise   0.000   0.148   0.013  -        (42.864,333.640)    20.672   -       
occ_int2/U2_clone_2/Y
-     AO21X1_RVT    rise   0.407   0.555   0.792  190.577  (42.256,332.880)     1.368    119    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/CLK
-     CGLPPRX2_LVT  rise   0.153   0.708   0.857  -        (422.864,376.352)  424.080   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_2/GCLK
-     CGLPPRX2_LVT  rise   0.296   1.004   0.406  179.724  (420.584,376.504)    2.432    150    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__0_/CLK
-     SDFFARX1_RVT  rise   0.039   1.043   0.410  -        (679.288,484.728)  366.928   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 65
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.162

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.193   0.724   0.052   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.724   0.052  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.430   2.155   2.424  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   2.162   2.424  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 66
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.641

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.194   0.725   0.052    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.725   0.052  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.675   2.400   2.424   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.051   2.450   2.424  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.172   3.623   0.912  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.018   3.641   0.914  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 67
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.206

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.735   0.053  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.463   2.198   2.481  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.008   2.206   2.481  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 68
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.825

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.735   0.053  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.712   2.447   2.481   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.052   2.499   2.481  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.305   3.804   1.085  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   3.825   1.087  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 69
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.375

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.156   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.212   0.368   0.333  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.375   0.335  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 70
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.626

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.156   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.238   0.395   0.333   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.046   0.440   0.341  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.167   0.608   0.187  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.019   0.626   0.189  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 71
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.382

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.158   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.217   0.375   0.341  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.382   0.342  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 72
Path type : skew group SYS_2x_CLK/func_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.658

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.158   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.244   0.402   0.341   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.047   0.449   0.349  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.187   0.636   0.213  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   0.658   0.215  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 73
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.162

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.193   0.724   0.052   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.724   0.052  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.430   2.155   2.424  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   2.162   2.424  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 74
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.641

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.194   0.725   0.052    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.725   0.052  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.675   2.400   2.424   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.051   2.450   2.424  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.172   3.623   0.912  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.018   3.641   0.914  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 75
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.206

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.735   0.053  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.463   2.198   2.481  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.008   2.206   2.481  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 76
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.825

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.735   0.053  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.712   2.447   2.481   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.052   2.499   2.481  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.305   3.804   1.085  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   3.825   1.087  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 77
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.375

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.156   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.212   0.368   0.333  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.375   0.335  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 78
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.626

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.156   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.238   0.395   0.333   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.046   0.440   0.341  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.167   0.608   0.187  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.019   0.626   0.189  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 79
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.382

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.158   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.217   0.375   0.341  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.382   0.342  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 80
Path type : skew group SYS_2x_CLK/func_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.658

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.158   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.244   0.402   0.341   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.047   0.449   0.349  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.187   0.636   0.213  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   0.658   0.215  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 81
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.162

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.193   0.724   0.052   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.724   0.052  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.430   2.155   2.424  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   2.162   2.424  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 82
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.641

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.194   0.725   0.052    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.725   0.052  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.675   2.400   2.424   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.051   2.450   2.424  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.172   3.623   0.912  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.018   3.641   0.914  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 83
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.206

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.735   0.053  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.463   2.198   2.481  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.008   2.206   2.481  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 84
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.825

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.735   0.053  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.712   2.447   2.481   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.052   2.499   2.481  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.305   3.804   1.085  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   3.825   1.087  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 85
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.375

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.156   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.212   0.368   0.333  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.375   0.335  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 86
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.626

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.156   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.238   0.395   0.333   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.046   0.440   0.341  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.167   0.608   0.187  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.019   0.626   0.189  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 87
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.382

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.158   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.217   0.375   0.341  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.382   0.342  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 88
Path type : skew group SYS_2x_CLK/test_best_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.658

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.158   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.244   0.402   0.341   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.047   0.449   0.349  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.187   0.636   0.213  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   0.658   0.215  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 89
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.162

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.193   0.724   0.052   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.724   0.052  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.430   2.155   2.424  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   2.162   2.424  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 90
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.641

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.048    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.048  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.109   0.109   0.073   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.007   0.117   0.074  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.140   0.256   0.104   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.268   0.105  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.144   0.412   0.081   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.417   0.082  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.112   0.530   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.531   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.194   0.725   0.052    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.725   0.052  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.675   2.400   2.424   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.051   2.450   2.424  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.172   3.623   0.912  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.018   3.641   0.914  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 91
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  2.206

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051   6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074  39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106  68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083  46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056  12.145  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053   2.093  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.735   0.053  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.463   2.198   2.481  95.199  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.008   2.206   2.481  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 92
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  3.825

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.051    6.254  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.051  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.111   0.112   0.074   39.567  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.008   0.119   0.075  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.141   0.261   0.106   68.863  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.012   0.273   0.108  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.147   0.420   0.083   46.744  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.425   0.084  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.114   0.539   0.056   12.145  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.540   0.056  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.195   0.735   0.053    2.105  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.735   0.053  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   1.712   2.447   2.481   95.199  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.052   2.499   2.481  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   1.305   3.804   1.085  122.435  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   3.825   1.087  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 93
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.375

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.156   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.212   0.368   0.333  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.375   0.335  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 94
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.626

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.022   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.019  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.053   0.022   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.010   0.064   0.027  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.089   0.020   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.004   0.093   0.021  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.020   0.114   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.115   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.156   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.156   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.238   0.395   0.333   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.046   0.440   0.341  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.167   0.608   0.187  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.019   0.626   0.189  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 95
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
Delay     :  0.382

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009   5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -       (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016  33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -       (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023  59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -       (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021  40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -       (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014  10.626  (61.256,259.312)     1.064      2    
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -       (41.040,345.952)   106.856   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013   1.894  (43.624,345.648)     2.888      1    
occ_int2/U2_clone_1/A3
-     AO21X1_RVT    rise   0.000   0.158   0.013  -       (46.968,332.880)    16.112   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.217   0.375   0.341  83.706  (46.512,332.880)     0.456     14    
I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK
-     SDFFARX1_RVT  rise   0.007   0.382   0.342  -       (42.256,378.024)    49.400   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 96
Path type : skew group SYS_2x_CLK/test_worst_mode (path 1 of 1)
Start     : sys_2x_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
Delay     :  0.658

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
sys_2x_clk
-     -             rise   -       0.000   0.009    5.661  (0.000,382.128)    -            1    
CTS_cfh_buf_00044/A
-     NBUFFX16_LVT  rise   0.000   0.000   0.009  -        (42.408,380.304)    44.232   -       
CTS_cfh_buf_00044/Y
-     NBUFFX16_LVT  rise   0.022   0.023   0.016   33.627  (43.016,379.696)     1.216      1    
CTS_cfh_buf_00045/A
-     NBUFFX16_LVT  rise   0.006   0.029   0.020  -        (414.504,350.208)  400.976   -       
CTS_cfh_buf_00045/Y
-     NBUFFX16_LVT  rise   0.025   0.054   0.023   59.457  (415.112,349.600)    1.216      4    
CTS_cfh_buf_00047/A
-     NBUFFX16_LVT  rise   0.011   0.065   0.028  -        (162.792,206.416)  395.504   -       
CTS_cfh_buf_00047/Y
-     NBUFFX16_LVT  rise   0.025   0.090   0.021   40.637  (163.400,205.808)    1.216      4    
CTS_cfh_buf_00048/A
-     NBUFFX8_LVT   rise   0.005   0.095   0.022  -        (61.712,259.920)   155.800   -       
CTS_cfh_buf_00048/Y
-     NBUFFX8_LVT   rise   0.021   0.115   0.014   10.626  (61.256,259.312)     1.064      2    
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/CLK
-     CGLNPRX2_LVT  rise   0.001   0.117   0.014  -        (43.320,349.296)   107.920   -       
occ_int2/fast_clk_1_clkgt/u_icg_clone_1/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.158   0.013    1.935  (45.904,348.992)     2.888      1    
occ_int2/U2_clone_1/A1
-     AO21X1_RVT    rise   0.000   0.158   0.013  -        (47.120,333.640)    16.568   -       
occ_int2/U2_clone_1/Y
-     AO21X1_RVT    rise   0.244   0.402   0.341   83.706  (46.512,332.880)     1.368     14    
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/CLK
-     CGLPPRX2_LVT  rise   0.047   0.449   0.349  -        (422.864,369.664)  413.136   -       
I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch_clone_1/GCLK
-     CGLPPRX2_LVT  rise   0.187   0.636   0.213  120.683  (420.584,369.816)    2.432    102    
I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__23_/CLK
-     SDFFARX1_RVT  rise   0.021   0.658   0.215  -        (170.544,381.368)  261.592   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 97
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :  2.188

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.144   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.144  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.176   0.179   0.112   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.017   0.196   0.115  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.144   0.341   0.074   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.344   0.074  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.124   0.468   0.082   25.200  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.006   0.474   0.083  -        (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.205   0.678   0.048    1.683  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.678   0.048  -        (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   1.505   2.183   2.567  101.255  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   2.188   2.567  -        (20.976,374.680)    52.440   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 98
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :  6.990

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.144   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.144  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.176   0.179   0.112   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.017   0.196   0.115  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.144   0.341   0.074   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.344   0.074  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.124   0.468   0.082   25.200  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.474   0.083  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.201   0.674   0.044    1.177  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.674   0.044  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   6.032   6.707   9.353  441.123  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.283   6.990   9.355  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 99
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :  2.238

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.147   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.147  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.178   0.182   0.115   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.018   0.200   0.118  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.147   0.347   0.075   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.350   0.075  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.126   0.476   0.084   25.200  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.006   0.482   0.084  -        (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.206   0.689   0.049    1.683  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.689   0.049  -        (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   1.545   2.234   2.637  101.255  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   2.238   2.637  -        (20.976,374.680)    52.440   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 100
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   8.382

-------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew    Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)    (fF)                        (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000    0.147   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003    0.147  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.178   0.182    0.115   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.018   0.200    0.118  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.147   0.347    0.075   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.350    0.075  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.126   0.476    0.084   25.200  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.482    0.084  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.203   0.685    0.045    1.177  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.685    0.045  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   7.346   8.031   11.423  441.123  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.350   8.382   11.425  -        (582.768,150.632)  742.064   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 101
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   0.364

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015  22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.015  -       (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.023   0.026   0.022  63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.041   0.032  -       (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.066   0.019  33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.069   0.020  -       (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.091   0.018  21.962  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.005   0.097   0.020  -       (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.138   0.012   1.548  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.138   0.012  -       (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   0.222   0.360   0.355  89.368  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.004   0.364   0.356  -       (20.976,374.680)    52.440   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 102
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   1.378

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015   22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.015  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.023   0.026   0.022   63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.041   0.032  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.066   0.019   33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.069   0.020  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.091   0.018   21.962  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.097   0.020  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.040   0.137   0.012    1.146  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.137   0.012  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   0.940   1.076   1.544  436.233  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.301   1.378   1.584  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 103
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   0.372

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015  22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.016  -       (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.024   0.026   0.022  63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.042   0.033  -       (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.067   0.020  33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.070   0.020  -       (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.093   0.018  21.962  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.005   0.098   0.020  -       (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.140   0.012   1.548  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.140   0.012  -       (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   0.228   0.367   0.364  89.368  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   0.372   0.365  -       (20.976,374.680)    52.440   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 104
Path type : skew group ate_clk/test_best_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   1.573

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015   22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.016  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.024   0.026   0.022   63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.042   0.033  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.067   0.020   33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.070   0.020  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.093   0.018   21.962  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.098   0.020  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.139   0.012    1.146  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.139   0.012  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   1.084   1.223   1.787  436.233  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.351   1.573   1.833  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, min clock_path:
==================================================================

PathID    : 105
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   2.188

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.144   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.144  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.176   0.179   0.112   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.017   0.196   0.115  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.144   0.341   0.074   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.344   0.074  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.124   0.468   0.082   25.200  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.006   0.474   0.083  -        (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.205   0.678   0.048    1.683  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.678   0.048  -        (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   1.505   2.183   2.567  101.255  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   2.188   2.567  -        (20.976,374.680)    52.440   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.early, max clock_path:
==================================================================

PathID    : 106
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   6.990

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.144   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.144  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.176   0.179   0.112   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.017   0.196   0.115  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.144   0.341   0.074   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.344   0.074  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.124   0.468   0.082   25.200  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.474   0.083  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.201   0.674   0.044    1.177  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.674   0.044  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   6.032   6.707   9.353  441.123  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.283   6.990   9.355  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, min clock_path:
=================================================================

PathID    : 107
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   2.238

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.147   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.147  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.178   0.182   0.115   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.018   0.200   0.118  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.147   0.347   0.075   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.350   0.075  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.126   0.476   0.084   25.200  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.006   0.482   0.084  -        (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.206   0.689   0.049    1.683  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.689   0.049  -        (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   1.545   2.234   2.637  101.255  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   2.238   2.637  -        (20.976,374.680)    52.440   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner worst_corner:setup.late, max clock_path:
=================================================================

PathID    : 108
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   8.382

-------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew    Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)    (fF)                        (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000    0.147   25.836  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003    0.147  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.178   0.182    0.115   73.761  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.018   0.200    0.118  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.147   0.347    0.075   38.593  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.350    0.075  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.126   0.476    0.084   25.200  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.482    0.084  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.203   0.685    0.045    1.177  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.685    0.045  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   7.346   8.031   11.423  441.123  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.350   8.382   11.425  -        (582.768,150.632)  742.064   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, min clock_path:
================================================================

PathID    : 109
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   0.364

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015  22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.015  -       (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.023   0.026   0.022  63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.041   0.032  -       (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.066   0.019  33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.069   0.020  -       (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.091   0.018  21.962  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.005   0.097   0.020  -       (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.138   0.012   1.548  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.138   0.012  -       (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   0.222   0.360   0.355  89.368  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.004   0.364   0.356  -       (20.976,374.680)    52.440   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.early, max clock_path:
================================================================

PathID    : 110
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   1.378

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015   22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.015  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.023   0.026   0.022   63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.041   0.032  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.066   0.019   33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.069   0.020  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.091   0.018   21.962  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.005   0.097   0.020  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.040   0.137   0.012    1.146  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.137   0.012  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   0.940   1.076   1.544  436.233  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.301   1.378   1.584  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, min clock_path:
===============================================================

PathID    : 111
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
Delay     :   0.372

-----------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap     Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                       (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015  22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.016  -       (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.024   0.026   0.022  63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.042   0.033  -       (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.067   0.020  33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.070   0.020  -       (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.093   0.018  21.962  (108.680,185.744)    1.064      4    
occ_int2/slow_clk_1_clkgt/u_icg_clone/CLK
-     CGLNPRX2_LVT  rise   0.005   0.098   0.020  -       (41.040,342.608)   224.504   -       
occ_int2/slow_clk_1_clkgt/u_icg_clone/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.140   0.012   1.548  (43.624,342.304)     2.888      1    
occ_int2/U2_clone/A3
-     AO21X1_RVT    rise   0.000   0.140   0.012  -       (48.488,349.296)    11.856   -       
occ_int2/U2_clone/Y
-     AO21X1_RVT    rise   0.228   0.367   0.364  89.368  (48.032,349.296)     0.456     16    
I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK
-     SDFFARX1_RVT  rise   0.005   0.372   0.365  -       (20.976,374.680)    52.440   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner best_corner:hold.late, max clock_path:
===============================================================

PathID    : 112
Path type : skew group ate_clk/test_worst_mode (path 1 of 1)
Start     : ate_clk
End       : I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
Delay     :   1.573

------------------------------------------------------------------------------------------------------
Name  Lib cell      Event  Incr   Arrival  Slew   Cap      Location           Distance  Fanout  Status
                           (ns)   (ns)     (ns)   (fF)                        (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
ate_clk
-     -             rise   -       0.000   0.015   22.077  (0.000,369.968)    -            1    
CTS_cfh_buf_00062/A
-     NBUFFX16_LVT  rise   0.003   0.003   0.016  -        (251.560,366.928)  254.600   -       
CTS_cfh_buf_00062/Y
-     NBUFFX16_LVT  rise   0.024   0.026   0.022   63.589  (252.168,366.320)    1.216      4    
CTS_cfh_buf_00063/A
-     NBUFFX16_LVT  rise   0.015   0.042   0.033  -        (214.472,265.088)  138.928   -       
CTS_cfh_buf_00063/Y
-     NBUFFX16_LVT  rise   0.025   0.067   0.020   33.637  (213.864,265.696)    1.216      4    
CTS_cfh_buf_00064/A
-     NBUFFX8_LVT   rise   0.003   0.070   0.020  -        (109.136,186.352)  184.072   -       
CTS_cfh_buf_00064/Y
-     NBUFFX8_LVT   rise   0.023   0.093   0.018   21.962  (108.680,185.744)    1.064      4    
occ_int2/fast_clk_2_clkgt/u_icg/CLK
-     CGLNPRX2_LVT  rise   0.006   0.098   0.020  -        (24.624,342.608)   240.920   -       
occ_int2/fast_clk_2_clkgt/u_icg/GCLK
-     CGLNPRX2_LVT  rise   0.041   0.139   0.012    1.146  (27.208,342.304)     2.888      1    
occ_int2/U1/A1
-     AO21X1_RVT    rise   0.000   0.139   0.012  -        (30.248,340.328)     5.016   -       
occ_int2/U1/Y
-     AO21X1_RVT    rise   1.084   1.223   1.787  436.233  (29.640,339.568)     1.368    393    
I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__8_/CLK
-     SDFFARX1_LVT  rise   0.351   1.573   1.833  -        (582.768,150.632)  742.064   -       
------------------------------------------------------------------------------------------------------

