library ieee;
use ieee.std_logic_1164.all;
use work.mem_pkg.all;

entity Decoder is
    port (
        clk : in std_logic; -- Sinal de clock
        instrucao_saida : out std_logic_vector(15 downto 0)
    );
end entity Decoder;

architecture behavioral of Decoder is
    signal instrucao_atual : std_logic_vector(15 downto 0);
    signal mem_index : integer range 0 to 15 := 0;
begin
    process(clk)
    begin
        if rising_edge(clk) then
            instrucao_atual <= mem(mem_index);
            mem_index <= (mem_index + 1) mod 16;
        end if;
    end process;

    instruction_out <= instrucao_atual;
end architecture behavioral;