# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do digitalsafeclock_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2 {C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/p2s.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:42 on Mar 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2" C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/p2s.sv 
# -- Compiling module p2s
# 
# Top level modules:
# 	p2s
# End time: 18:14:43 on Mar 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2 {C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsmml.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:43 on Mar 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2" C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/fsmml.sv 
# -- Compiling module fsmml
# 
# Top level modules:
# 	fsmml
# End time: 18:14:43 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2 {C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:43 on Mar 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2" C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:14:43 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2 {C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:43 on Mar 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2" C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 18:14:43 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2 {C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:43 on Mar 18,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2" C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 18:14:43 on Mar 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 18:14:43 on Mar 18,2025
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.p2s
# Loading work.fsmml
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Nilakna/Projects_local/SVADS/SVADS_A2/top_tb.sv(56)
#    Time: 640 ns  Iteration: 1  Instance: /top_tb
# End time: 18:16:03 on Mar 18,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
