============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 02 2023  07:55:44 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    7030                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        12  88.9   385   441     441 
  neo430_cpu_inst_neo430_alu_inst_g8543/Q                            -       B->Q   F     NA2X1          1   9.9   127    83     524 
  neo430_cpu_inst_neo430_alu_inst_g8539/Q                            -       A->Q   R     NA2X1          3  29.2   288   183     707 
  neo430_cpu_inst_neo430_alu_inst_g8582/Q                            -       A->Q   F     INX2          15 100.1   239   188     894 
  neo430_cpu_inst_neo430_alu_inst_g8508/Q                            -       A->Q   R     EN2X0          3  29.0  1092   678    1572 
  neo430_cpu_inst_neo430_alu_inst_g8498/Q                            -       A->Q   F     INX1           1  11.2   216   108    1680 
  neo430_cpu_inst_neo430_alu_inst_g8388/Q                            -       C->Q   R     ON22X1         2  19.4   359   237    1917 
  neo430_cpu_inst_neo430_alu_inst_g8383/Q                            -       A->Q   F     NA2X1          1   9.9   134    91    2008 
  neo430_cpu_inst_neo430_alu_inst_g8382/Q                            -       A->Q   R     NA2X1          2  19.5   210   144    2152 
  neo430_cpu_inst_neo430_alu_inst_g8378/Q                            -       A->Q   F     NA2X1          1   9.9   106    77    2229 
  neo430_cpu_inst_neo430_alu_inst_g8374/Q                            -       A->Q   R     NA2X1          2  19.5   209   136    2365 
  neo430_cpu_inst_neo430_alu_inst_g8370/Q                            -       A->Q   F     NA2X1          1   9.9   105    77    2442 
  neo430_cpu_inst_neo430_alu_inst_g8366/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2578 
  neo430_cpu_inst_neo430_alu_inst_g8364/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2656 
  neo430_cpu_inst_neo430_alu_inst_g8361/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2793 
  neo430_cpu_inst_neo430_alu_inst_g8359/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2871 
  neo430_cpu_inst_neo430_alu_inst_g8355/Q                            -       A->Q   R     NA2X1          3  26.4   273   166    3036 
  neo430_cpu_inst_neo430_alu_inst_g8354/Q                            -       C->Q   F     ON21X1         1  10.6   203   112    3148 
  neo430_cpu_inst_neo430_alu_inst_g8353/Q                            -       B->Q   R     NA2I1X1        1  20.0   223   177    3325 
  neo430_cpu_inst_neo430_alu_inst_g8345/CO                           -       CI->CO R     FAX1           2  20.2   204   231    3556 
  neo430_cpu_inst_neo430_alu_inst_g8344/Q                            -       A->Q   F     AN22X1         2  18.6   318   160    3716 
  neo430_cpu_inst_neo430_alu_inst_g8342/Q                            -       A->Q   R     INX1           1  10.7   116   106    3822 
  neo430_cpu_inst_neo430_alu_inst_g8338/Q                            -       A->Q   F     AN22X1         1  20.0   306   147    3969 
  neo430_cpu_inst_neo430_alu_inst_g8329/CO                           -       CI->CO F     FAX1           1  20.0   147   308    4277 
  neo430_cpu_inst_neo430_alu_inst_g8326/CO                           -       CI->CO F     FAX1           1  20.0   146   267    4544 
  neo430_cpu_inst_neo430_alu_inst_g8324/CO                           -       CI->CO F     FAX1           2  20.7   149   269    4812 
  neo430_cpu_inst_neo430_alu_inst_g8321/Q                            -       A->Q   F     EN2X1          2  18.6   166   212    5024 
  neo430_cpu_inst_neo430_alu_inst_g8320/Q                            -       B->Q   F     AO221X1        5  32.2   213   395    5419 
  g12881/Q                                                           -       IN0->Q F     MU2X1         13  98.0   420   458    5877 
  g12847/Q                                                           -       A->Q   R     INX1           2  14.8   154   143    6020 
  g12352/Q                                                           -       A->Q   R     AND3X1        19 136.8  1124   711    6732 
  g12314/Q                                                           -       A->Q   R     OR2X1          1   8.7   121   160    6892 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   137    7030 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    7030 
#------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    7025                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        12  88.9   385   441     441 
  neo430_cpu_inst_neo430_alu_inst_g8543/Q                            -       B->Q   F     NA2X1          1   9.9   127    83     524 
  neo430_cpu_inst_neo430_alu_inst_g8539/Q                            -       A->Q   R     NA2X1          3  29.2   288   183     707 
  neo430_cpu_inst_neo430_alu_inst_g8582/Q                            -       A->Q   F     INX2          15 100.1   239   188     894 
  neo430_cpu_inst_neo430_alu_inst_g8508/Q                            -       A->Q   R     EN2X0          3  29.0  1092   678    1572 
  neo430_cpu_inst_neo430_alu_inst_g8498/Q                            -       A->Q   F     INX1           1  11.2   216   108    1680 
  neo430_cpu_inst_neo430_alu_inst_g8388/Q                            -       C->Q   R     ON22X1         2  19.4   359   237    1917 
  neo430_cpu_inst_neo430_alu_inst_g8383/Q                            -       A->Q   F     NA2X1          1   9.9   134    91    2008 
  neo430_cpu_inst_neo430_alu_inst_g8382/Q                            -       A->Q   R     NA2X1          2  19.5   210   144    2152 
  neo430_cpu_inst_neo430_alu_inst_g8378/Q                            -       A->Q   F     NA2X1          1   9.9   106    77    2229 
  neo430_cpu_inst_neo430_alu_inst_g8374/Q                            -       A->Q   R     NA2X1          2  19.5   209   136    2365 
  neo430_cpu_inst_neo430_alu_inst_g8370/Q                            -       A->Q   F     NA2X1          1   9.9   105    77    2442 
  neo430_cpu_inst_neo430_alu_inst_g8366/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2578 
  neo430_cpu_inst_neo430_alu_inst_g8364/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2656 
  neo430_cpu_inst_neo430_alu_inst_g8361/Q                            -       A->Q   R     NA2X1          2  19.5   218   136    2793 
  neo430_cpu_inst_neo430_alu_inst_g8359/Q                            -       A->Q   F     NA2X1          1   9.9   107    78    2871 
  neo430_cpu_inst_neo430_alu_inst_g8355/Q                            -       A->Q   R     NA2X1          3  26.4   273   166    3036 
  neo430_cpu_inst_neo430_alu_inst_g8354/Q                            -       C->Q   F     ON21X1         1  10.6   203   112    3148 
  neo430_cpu_inst_neo430_alu_inst_g8353/Q                            -       B->Q   R     NA2I1X1        1  20.0   223   177    3325 
  neo430_cpu_inst_neo430_alu_inst_g8345/CO                           -       CI->CO R     FAX1           2  20.2   204   231    3556 
  neo430_cpu_inst_neo430_alu_inst_g8344/Q                            -       A->Q   F     AN22X1         2  18.6   318   160    3716 
  neo430_cpu_inst_neo430_alu_inst_g8342/Q                            -       A->Q   R     INX1           1  10.7   116   106    3822 
  neo430_cpu_inst_neo430_alu_inst_g8338/Q                            -       A->Q   F     AN22X1         1  20.0   306   147    3969 
  neo430_cpu_inst_neo430_alu_inst_g8329/CO                           -       CI->CO F     FAX1           1  20.0   147   308    4277 
  neo430_cpu_inst_neo430_alu_inst_g8326/CO                           -       CI->CO F     FAX1           1  20.0   146   267    4544 
  neo430_cpu_inst_neo430_alu_inst_g8324/CO                           -       CI->CO F     FAX1           2  20.7   149   269    4812 
  neo430_cpu_inst_neo430_alu_inst_g8321/Q                            -       A->Q   F     EN2X1          2  18.6   166   212    5024 
  neo430_cpu_inst_neo430_alu_inst_g8320/Q                            -       B->Q   F     AO221X1        5  32.2   213   395    5419 
  g12881/Q                                                           -       IN0->Q F     MU2X1         13  98.0   420   458    5877 
  g12847/Q                                                           -       A->Q   R     INX1           2  14.8   154   143    6020 
  g12352/Q                                                           -       A->Q   R     AND3X1        19 136.8  1124   711    6732 
  g12252/Q                                                           -       C->Q   R     AO21X1         1   8.7   120   156    6888 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   137    7025 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6222/enl_reg/D -       -      R     DLLQX1         1     -     -     0    7025 
#------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g195681/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6189/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6189/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5418                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4300 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    5023 
  neo430_imem_inst/g195081/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5269 
  neo430_imem_inst/RC_CG_HIER_INST6188/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5418 
  neo430_imem_inst/RC_CG_HIER_INST6188/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5418 
#------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g194508/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6187/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6187/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5055                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   571   432    3046 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4214 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4764 
  neo430_imem_inst/g193356/Q                        -       A->Q  F     NO2X1          1   8.7   240    80    4844 
  neo430_imem_inst/RC_CG_HIER_INST6186/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   211    5055 
  neo430_imem_inst/RC_CG_HIER_INST6186/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5055 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5107                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200172/Q                        -       A->Q  F     NA2X4         58 430.9   758   560    4271 
  neo430_imem_inst/g196489/Q                        -       B->Q  F     OR2X4         64 400.2   469   504    4775 
  neo430_imem_inst/g196392/Q                        -       A->Q  R     NO2X1          1   8.7   218   186    4960 
  neo430_imem_inst/RC_CG_HIER_INST6185/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   147    5107 
  neo430_imem_inst/RC_CG_HIER_INST6185/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5107 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5394                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4280 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4999 
  neo430_imem_inst/g195971/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5245 
  neo430_imem_inst/RC_CG_HIER_INST6184/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5394 
  neo430_imem_inst/RC_CG_HIER_INST6184/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5394 
#------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5055                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   571   432    3046 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4214 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4764 
  neo430_imem_inst/g192721/Q                        -       A->Q  F     NO2X1          1   8.7   240    80    4844 
  neo430_imem_inst/RC_CG_HIER_INST6183/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   211    5055 
  neo430_imem_inst/RC_CG_HIER_INST6183/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5055 
#------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5394                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4280 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4999 
  neo430_imem_inst/g196204/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5245 
  neo430_imem_inst/RC_CG_HIER_INST6182/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5394 
  neo430_imem_inst/RC_CG_HIER_INST6182/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5394 
#------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5394                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4280 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4999 
  neo430_imem_inst/g195617/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5245 
  neo430_imem_inst/RC_CG_HIER_INST6181/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5394 
  neo430_imem_inst/RC_CG_HIER_INST6181/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5394 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g194947/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6180/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6180/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5418                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4300 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    5023 
  neo430_imem_inst/g193205/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5269 
  neo430_imem_inst/RC_CG_HIER_INST6179/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5418 
  neo430_imem_inst/RC_CG_HIER_INST6179/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5418 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (F) neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5056                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200239/Q                        -       A->Q  R     NA2X1          5  61.0   571   432    3046 
  neo430_imem_inst/g200161/Q                        -       A->Q  R     OR2X1         32 242.9  1987  1168    4214 
  neo430_imem_inst/g196460/Q                        -       B->Q  R     OR2X4         64 400.2   783   550    4764 
  neo430_imem_inst/g193034/Q                        -       A->Q  F     NO2X1          1   8.7   245    80    4844 
  neo430_imem_inst/RC_CG_HIER_INST6178/g7/Q         -       A->Q  F     OR2X1          1   9.4    84   212    5056 
  neo430_imem_inst/RC_CG_HIER_INST6178/enl_reg/D    -       -     F     DLLQX1         1     -     -     0    5056 
#------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g193385/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6177/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6177/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5418                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4300 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    5023 
  neo430_imem_inst/g193150/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5269 
  neo430_imem_inst/RC_CG_HIER_INST6176/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5418 
  neo430_imem_inst/RC_CG_HIER_INST6176/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5418 
#------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g193206/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6175/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6175/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5418                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4300 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    5023 
  neo430_imem_inst/g193451/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5269 
  neo430_imem_inst/RC_CG_HIER_INST6173/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5418 
  neo430_imem_inst/RC_CG_HIER_INST6173/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5418 
#------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g193707/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6172/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6172/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5418                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200170/Q                        -       A->Q  F     NA2X4         63 465.0   794   589    4300 
  neo430_imem_inst/g196458/Q                        -       B->Q  F     OR2X2         64 400.2   815   723    5023 
  neo430_imem_inst/g193542/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5269 
  neo430_imem_inst/RC_CG_HIER_INST6171/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5418 
  neo430_imem_inst/RC_CG_HIER_INST6171/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5418 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g193604/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6170/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6170/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g193609/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6169/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6169/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g193807/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6167/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6167/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5537                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200159/Q                        -       A->Q  R     AND2X4        42 266.5   524   368    3864 
  neo430_imem_inst/g201822/Q                        -       A->Q  F     INX1          25 186.2   775   558    4422 
  neo430_imem_inst/g196442/Q                        -       B->Q  F     OR2X2         64 400.2   815   721    5142 
  neo430_imem_inst/g195661/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5388 
  neo430_imem_inst/RC_CG_HIER_INST6165/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5537 
  neo430_imem_inst/RC_CG_HIER_INST6165/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5537 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g194026/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6164/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6164/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5106                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200172/Q                        -       A->Q  F     NA2X4         58 430.9   758   560    4271 
  neo430_imem_inst/g196489/Q                        -       B->Q  F     OR2X4         64 400.2   469   504    4775 
  neo430_imem_inst/g193949/Q                        -       A->Q  R     NO2X1          1   8.7   213   186    4960 
  neo430_imem_inst/RC_CG_HIER_INST6163/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   146    5106 
  neo430_imem_inst/RC_CG_HIER_INST6163/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5106 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5394                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200169/Q                        -       A->Q  F     NA2X4         60 441.4   769   569    4280 
  neo430_imem_inst/g196479/Q                        -       B->Q  F     OR2X2         64 400.2   815   720    4999 
  neo430_imem_inst/g196335/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5245 
  neo430_imem_inst/RC_CG_HIER_INST6162/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5394 
  neo430_imem_inst/RC_CG_HIER_INST6162/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5394 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g194109/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6160/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6160/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g194245/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6159/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6159/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g194378/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6158/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6158/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g194368/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6157/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6157/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g194339/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6156/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6156/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6155/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g194445/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6155/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6155/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6154/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g194392/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6154/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6154/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6153/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g194460/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6153/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6153/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6151/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g194515/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6151/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6151/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6149/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g194570/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6149/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6149/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6147/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g194687/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6147/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6147/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6145/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5128                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200156/Q                        -       A->Q  F     NA2X4         62 456.0   785   582    4012 
  neo430_imem_inst/g196444/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4734 
  neo430_imem_inst/g194967/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4980 
  neo430_imem_inst/RC_CG_HIER_INST6145/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5128 
  neo430_imem_inst/RC_CG_HIER_INST6145/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5128 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6143/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g195067/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6143/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6143/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6142/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g195095/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6142/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6142/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6141/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5409                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200173/Q                        -       A->Q  F     NA2X4         62 456.0   785   581    4292 
  neo430_imem_inst/g196478/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    5014 
  neo430_imem_inst/g195175/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5260 
  neo430_imem_inst/RC_CG_HIER_INST6141/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5409 
  neo430_imem_inst/RC_CG_HIER_INST6141/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5409 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6140/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g195421/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6140/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6140/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6139/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g195542/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6139/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6139/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6138/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g195471/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6138/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6138/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6137/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g195576/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6137/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6137/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 47: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6136/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5130                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[4]/Q -       C->Q  F     DFRQX2        16 103.0   262   383     383 
  g11430/Q                                          -       B->Q  F     AND2X1         5  37.3   176   270     653 
  g11424/Q                                          -       B->Q  F     AND2X1        16 117.0   487   430    1083 
  g11309/Q                                          -       C->Q  F     AO22X1         1  10.1    96   300    1383 
  g11236/Q                                          -       F->Q  R     AN321X1        1   8.7   342   206    1589 
  g11219/Q                                          -       A->Q  F     NA6X1          4  40.3   197   358    1947 
  g11202/Q                                          -       B->Q  F     AO222X4       72 504.4   544   667    2614 
  neo430_imem_inst/g200241/Q                        -       A->Q  R     NO2X1          8 118.8  1278   816    3430 
  neo430_imem_inst/g200154/Q                        -       A->Q  F     NA2X4         62 457.7   787   583    4013 
  neo430_imem_inst/g196452/Q                        -       B->Q  F     OR2X2         64 400.2   815   722    4735 
  neo430_imem_inst/g195593/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    4981 
  neo430_imem_inst/RC_CG_HIER_INST6136/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5130 
  neo430_imem_inst/RC_CG_HIER_INST6136/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5130 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6135/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5371                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11432/Q                                          -       B->Q  R     AND2X1         8  49.2   426   310     725 
  g11426/Q                                          -       A->Q  R     AND2X1         8  63.0   536   377    1102 
  g11375/Q                                          -       A->Q  F     INX1           1   9.8   136    87    1189 
  g11346/Q                                          -       A->Q  R     NO2X1          7  57.0   643   378    1566 
  g11253/Q                                          -       C->Q  F     AN22X1         1   8.9   227   114    1680 
  g11219/Q                                          -       B->Q  R     NA6X1          4  40.3   347   403    2083 
  g11202/Q                                          -       B->Q  R     AO222X4       72 504.4  1005   798    2881 
  neo430_imem_inst/g200242/Q                        -       AN->Q R     NO2I1X1        7  62.2   714   465    3346 
  neo430_imem_inst/g200146/Q                        -       A->Q  R     AND2X4        45 285.1   559   406    3752 
  neo430_imem_inst/g201812/Q                        -       A->Q  F     INX1          22 164.3   696   515    4268 
  neo430_imem_inst/g196454/Q                        -       B->Q  F     OR2X2         64 400.2   815   709    4977 
  neo430_imem_inst/g195631/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5222 
  neo430_imem_inst/RC_CG_HIER_INST6135/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5371 
  neo430_imem_inst/RC_CG_HIER_INST6135/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5371 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6134/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5106                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200240/Q                        -       AN->Q R     NO2I1X1        8 118.8  1276   770    3711 
  neo430_imem_inst/g200172/Q                        -       A->Q  F     NA2X4         58 430.9   758   560    4271 
  neo430_imem_inst/g196489/Q                        -       B->Q  F     OR2X4         64 400.2   469   504    4775 
  neo430_imem_inst/g195600/Q                        -       A->Q  R     NO2X1          1   8.7   213   186    4960 
  neo430_imem_inst/RC_CG_HIER_INST6134/g7/Q         -       A->Q  R     OR2X1          1   9.4   110   146    5106 
  neo430_imem_inst/RC_CG_HIER_INST6134/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5106 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_imem_inst/RC_CG_HIER_INST6133/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
     Required Time:=    5000                  
      Launch Clock:-       0                  
         Data Path:-    5514                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                         (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/C -       -     R     (arrival)  12844     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[1]/Q -       C->Q  R     DFRQX2        10  76.5   338   414     414 
  g11408/Q                                          -       A->Q  F     INX1           1  10.9   112    83     497 
  g11405/Q                                          -       B->Q  R     NO2X1          8  51.0   581   350     847 
  g11418/Q                                          -       A->Q  R     AND2X1        16 117.5   970   608    1455 
  g11306/Q                                          -       C->Q  R     AO22X1         1   9.9   134   231    1686 
  g11248/Q                                          -       E->Q  F     AN221X1        1  10.6   335    77    1762 
  g11218/Q                                          -       B->Q  R     NA3X1          4  40.6   429   321    2084 
  g11201/Q                                          -       A->Q  R     AO22X4        91 637.4  1221   857    2941 
  neo430_imem_inst/g200239/Q                        -       B->Q  F     NA2X1          5  61.0   496   319    3260 
  neo430_imem_inst/g200225/Q                        -       A->Q  R     INX1           4  38.4   261   235    3495 
  neo430_imem_inst/g200158/Q                        -       A->Q  R     AND2X4        44 279.7   548   381    3877 
  neo430_imem_inst/g201814/Q                        -       A->Q  F     INX1          23 171.6   722   530    4407 
  neo430_imem_inst/g196488/Q                        -       B->Q  F     OR2X2         64 400.2   815   713    5119 
  neo430_imem_inst/g192783/Q                        -       A->Q  R     NO2X1          1   8.7   239   246    5365 
  neo430_imem_inst/RC_CG_HIER_INST6133/g7/Q         -       A->Q  R     OR2X1          1   9.4   111   149    5514 
  neo430_imem_inst/RC_CG_HIER_INST6133/enl_reg/D    -       -     R     DLLQX1         1     -     -     0    5514 
#------------------------------------------------------------------------------------------------------------------

