Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan  2 23:23:53 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (844)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (844)
--------------------------------
 There are 844 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.579        0.000                      0                 1542        0.033        0.000                      0                 1542        3.000        0.000                       0                   850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         32.579        0.000                      0                 1540        0.136        0.000                      0                 1540       23.750        0.000                       0                   846  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       32.582        0.000                      0                 1540        0.136        0.000                      0                 1540       23.750        0.000                       0                   846  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         32.579        0.000                      0                 1540        0.033        0.000                      0                 1540  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       32.579        0.000                      0                 1540        0.033        0.000                      0                 1540  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         46.828        0.000                      0                    2        0.882        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         46.828        0.000                      0                    2        0.779        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       46.828        0.000                      0                    2        0.779        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       46.831        0.000                      0                    2        0.882        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.579ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 2.303ns (13.278%)  route 15.042ns (86.722%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.577    16.324    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.448 r  UUT/CPU_PHY/contents_ram[33][6]_i_1/O
                         net (fo=1, routed)           0.000    16.448    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.077    49.027    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]
  -------------------------------------------------------------------
                         required time                         49.027    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                 32.579    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 2.303ns (13.322%)  route 14.985ns (86.678%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.520    16.267    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.124    16.391 r  UUT/CPU_PHY/contents_ram[47][6]_i_1/O
                         net (fo=1, routed)           0.000    16.391    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.032    48.984    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]
  -------------------------------------------------------------------
                         required time                         48.984    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 2.303ns (13.285%)  route 15.032ns (86.715%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.567    16.314    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.438 r  UUT/CPU_PHY/contents_ram[34][6]_i_1/O
                         net (fo=1, routed)           0.000    16.438    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.081    49.031    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]
  -------------------------------------------------------------------
                         required time                         49.031    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.594ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.286ns  (logic 2.303ns (13.323%)  route 14.983ns (86.677%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.518    16.265    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.389 r  UUT/CPU_PHY/contents_ram[44][6]_i_1/O
                         net (fo=1, routed)           0.000    16.389    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 32.594    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.264ns  (logic 2.303ns (13.340%)  route 14.961ns (86.660%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.496    16.243    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.367 r  UUT/CPU_PHY/contents_ram[41][6]_i_1/O
                         net (fo=1, routed)           0.000    16.367    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             32.618ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 2.303ns (13.342%)  route 14.959ns (86.658%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.494    16.241    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.365 r  UUT/CPU_PHY/contents_ram[43][6]_i_1/O
                         net (fo=1, routed)           0.000    16.365    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.365    
  -------------------------------------------------------------------
                         slack                                 32.618    

Slack (MET) :             32.685ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.246ns  (logic 2.303ns (13.354%)  route 14.943ns (86.646%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.479    16.226    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124    16.350 r  UUT/CPU_PHY/contents_ram[29][6]_i_1/O
                         net (fo=1, routed)           0.000    16.350    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.079    49.034    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 32.685    

Slack (MET) :             32.692ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.237ns  (logic 2.303ns (13.361%)  route 14.934ns (86.639%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.470    16.217    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.341 r  UUT/CPU_PHY/contents_ram[18][6]_i_1/O
                         net (fo=1, routed)           0.000    16.341    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.077    49.032    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]
  -------------------------------------------------------------------
                         required time                         49.032    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 32.692    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.303ns (13.433%)  route 14.842ns (86.567%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.378    16.124    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.248 r  UUT/CPU_PHY/contents_ram[32][6]_i_1/O
                         net (fo=1, routed)           0.000    16.248    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 32.733    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 2.303ns (13.431%)  route 14.844ns (86.569%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.380    16.126    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.250 r  UUT/CPU_PHY/contents_ram[35][6]_i_1/O
                         net (fo=1, routed)           0.000    16.250    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                 32.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X4Y59          FDCE                                         r  UUT/ALU_PHY/B_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/B_r_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.367    UUT/CPU_PHY/B_reg[7][2]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  UUT/CPU_PHY/B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UUT/ALU_PHY/B_reg[7]_1[2]
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.873    -0.800    UUT/ALU_PHY/clk_out1
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X5Y59          FDCE (Hold_fdce_C_D)         0.091    -0.458    UUT/ALU_PHY/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[3]
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.120    -0.432    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[7]
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.120    -0.432    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT5 (Prop_lut5_I1_O)        0.048    -0.279 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.131    -0.445    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    UUT/ALU_PHY/clk_out1
    SLICE_X4Y60          FDCE                                         r  UUT/ALU_PHY/A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UUT/ALU_PHY/A_r_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.337    UUT/CPU_PHY/A_reg[7]_0[0]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/A[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/A_reg[7]_5[0]
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    UUT/ALU_PHY/clk_out1
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.091    -0.459    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X4Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.339    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[2]
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091    -0.461    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.910%)  route 0.182ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y59          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.261    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102    -0.431    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.045    -0.282 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120    -0.456    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    UUT/CPU_PHY/clk_out1
    SLICE_X9Y64          FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=6, routed)           0.123    -0.330    UUT/CPU_PHY/TMP_reg[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  UUT/CPU_PHY/TMP_reg_r[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.285    UUT/CPU_PHY/TMP_reg_tmp[0]
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    UUT/CPU_PHY/clk_out1
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.460    UUT/CPU_PHY/TMP_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.125    -0.323    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121    -0.455    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y80      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y80      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.582ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 2.303ns (13.278%)  route 15.042ns (86.722%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.577    16.324    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.448 r  UUT/CPU_PHY/contents_ram[33][6]_i_1/O
                         net (fo=1, routed)           0.000    16.448    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.100    48.954    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.077    49.031    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]
  -------------------------------------------------------------------
                         required time                         49.031    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                 32.582    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 2.303ns (13.322%)  route 14.985ns (86.678%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.520    16.267    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.124    16.391 r  UUT/CPU_PHY/contents_ram[47][6]_i_1/O
                         net (fo=1, routed)           0.000    16.391    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.032    48.988    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]
  -------------------------------------------------------------------
                         required time                         48.988    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.596ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 2.303ns (13.285%)  route 15.032ns (86.715%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.567    16.314    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.438 r  UUT/CPU_PHY/contents_ram[34][6]_i_1/O
                         net (fo=1, routed)           0.000    16.438    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.100    48.954    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.081    49.035    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]
  -------------------------------------------------------------------
                         required time                         49.035    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                 32.596    

Slack (MET) :             32.597ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.286ns  (logic 2.303ns (13.323%)  route 14.983ns (86.677%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.518    16.265    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.389 r  UUT/CPU_PHY/contents_ram[44][6]_i_1/O
                         net (fo=1, routed)           0.000    16.389    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.987    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]
  -------------------------------------------------------------------
                         required time                         48.987    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 32.597    

Slack (MET) :             32.617ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.264ns  (logic 2.303ns (13.340%)  route 14.961ns (86.660%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.496    16.243    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.367 r  UUT/CPU_PHY/contents_ram[41][6]_i_1/O
                         net (fo=1, routed)           0.000    16.367    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.029    48.985    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]
  -------------------------------------------------------------------
                         required time                         48.985    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                 32.617    

Slack (MET) :             32.621ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 2.303ns (13.342%)  route 14.959ns (86.658%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.494    16.241    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.365 r  UUT/CPU_PHY/contents_ram[43][6]_i_1/O
                         net (fo=1, routed)           0.000    16.365    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.987    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.987    
                         arrival time                         -16.365    
  -------------------------------------------------------------------
                         slack                                 32.621    

Slack (MET) :             32.688ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.246ns  (logic 2.303ns (13.354%)  route 14.943ns (86.646%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.479    16.226    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124    16.350 r  UUT/CPU_PHY/contents_ram[29][6]_i_1/O
                         net (fo=1, routed)           0.000    16.350    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.100    48.959    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.079    49.038    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.038    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 32.688    

Slack (MET) :             32.695ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.237ns  (logic 2.303ns (13.361%)  route 14.934ns (86.639%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.470    16.217    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.341 r  UUT/CPU_PHY/contents_ram[18][6]_i_1/O
                         net (fo=1, routed)           0.000    16.341    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.100    48.959    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.077    49.036    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]
  -------------------------------------------------------------------
                         required time                         49.036    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 32.695    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.303ns (13.433%)  route 14.842ns (86.567%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.378    16.124    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.248 r  UUT/CPU_PHY/contents_ram[32][6]_i_1/O
                         net (fo=1, routed)           0.000    16.248    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.029    48.985    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]
  -------------------------------------------------------------------
                         required time                         48.985    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 32.736    

Slack (MET) :             32.736ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 2.303ns (13.431%)  route 14.844ns (86.569%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.380    16.126    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.250 r  UUT/CPU_PHY/contents_ram[35][6]_i_1/O
                         net (fo=1, routed)           0.000    16.250    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.100    48.956    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.031    48.987    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]
  -------------------------------------------------------------------
                         required time                         48.987    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                 32.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X4Y59          FDCE                                         r  UUT/ALU_PHY/B_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/B_r_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.367    UUT/CPU_PHY/B_reg[7][2]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  UUT/CPU_PHY/B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UUT/ALU_PHY/B_reg[7]_1[2]
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.873    -0.800    UUT/ALU_PHY/clk_out1
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X5Y59          FDCE (Hold_fdce_C_D)         0.091    -0.458    UUT/ALU_PHY/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[3]
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.120    -0.432    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[7]
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.120    -0.432    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT5 (Prop_lut5_I1_O)        0.048    -0.279 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.131    -0.445    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    UUT/ALU_PHY/clk_out1
    SLICE_X4Y60          FDCE                                         r  UUT/ALU_PHY/A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UUT/ALU_PHY/A_r_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.337    UUT/CPU_PHY/A_reg[7]_0[0]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/A[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/A_reg[7]_5[0]
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    UUT/ALU_PHY/clk_out1
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.251    -0.550    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.091    -0.459    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X4Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.339    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[2]
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091    -0.461    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.910%)  route 0.182ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y59          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.261    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102    -0.431    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.045    -0.282 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120    -0.456    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    UUT/CPU_PHY/clk_out1
    SLICE_X9Y64          FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=6, routed)           0.123    -0.330    UUT/CPU_PHY/TMP_reg[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  UUT/CPU_PHY/TMP_reg_r[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.285    UUT/CPU_PHY/TMP_reg_tmp[0]
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    UUT/CPU_PHY/clk_out1
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.460    UUT/CPU_PHY/TMP_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.125    -0.323    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121    -0.455    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y24     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y77      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y79      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y80      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y80      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X2Y65      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X6Y67      UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.579ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 2.303ns (13.278%)  route 15.042ns (86.722%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.577    16.324    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.448 r  UUT/CPU_PHY/contents_ram[33][6]_i_1/O
                         net (fo=1, routed)           0.000    16.448    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.077    49.027    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]
  -------------------------------------------------------------------
                         required time                         49.027    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                 32.579    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 2.303ns (13.322%)  route 14.985ns (86.678%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.520    16.267    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.124    16.391 r  UUT/CPU_PHY/contents_ram[47][6]_i_1/O
                         net (fo=1, routed)           0.000    16.391    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.032    48.984    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]
  -------------------------------------------------------------------
                         required time                         48.984    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 2.303ns (13.285%)  route 15.032ns (86.715%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.567    16.314    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.438 r  UUT/CPU_PHY/contents_ram[34][6]_i_1/O
                         net (fo=1, routed)           0.000    16.438    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.081    49.031    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]
  -------------------------------------------------------------------
                         required time                         49.031    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.594ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.286ns  (logic 2.303ns (13.323%)  route 14.983ns (86.677%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.518    16.265    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.389 r  UUT/CPU_PHY/contents_ram[44][6]_i_1/O
                         net (fo=1, routed)           0.000    16.389    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 32.594    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.264ns  (logic 2.303ns (13.340%)  route 14.961ns (86.660%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.496    16.243    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.367 r  UUT/CPU_PHY/contents_ram[41][6]_i_1/O
                         net (fo=1, routed)           0.000    16.367    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             32.618ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 2.303ns (13.342%)  route 14.959ns (86.658%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.494    16.241    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.365 r  UUT/CPU_PHY/contents_ram[43][6]_i_1/O
                         net (fo=1, routed)           0.000    16.365    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.365    
  -------------------------------------------------------------------
                         slack                                 32.618    

Slack (MET) :             32.685ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.246ns  (logic 2.303ns (13.354%)  route 14.943ns (86.646%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.479    16.226    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124    16.350 r  UUT/CPU_PHY/contents_ram[29][6]_i_1/O
                         net (fo=1, routed)           0.000    16.350    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.079    49.034    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 32.685    

Slack (MET) :             32.692ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.237ns  (logic 2.303ns (13.361%)  route 14.934ns (86.639%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.470    16.217    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.341 r  UUT/CPU_PHY/contents_ram[18][6]_i_1/O
                         net (fo=1, routed)           0.000    16.341    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.077    49.032    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]
  -------------------------------------------------------------------
                         required time                         49.032    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 32.692    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.303ns (13.433%)  route 14.842ns (86.567%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.378    16.124    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.248 r  UUT/CPU_PHY/contents_ram[32][6]_i_1/O
                         net (fo=1, routed)           0.000    16.248    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 32.733    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 2.303ns (13.431%)  route 14.844ns (86.569%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.380    16.126    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.250 r  UUT/CPU_PHY/contents_ram[35][6]_i_1/O
                         net (fo=1, routed)           0.000    16.250    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                 32.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X4Y59          FDCE                                         r  UUT/ALU_PHY/B_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/B_r_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.367    UUT/CPU_PHY/B_reg[7][2]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  UUT/CPU_PHY/B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UUT/ALU_PHY/B_reg[7]_1[2]
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.873    -0.800    UUT/ALU_PHY/clk_out1
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.103    -0.446    
    SLICE_X5Y59          FDCE (Hold_fdce_C_D)         0.091    -0.355    UUT/ALU_PHY/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[3]
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.120    -0.329    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[7]
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.120    -0.329    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT5 (Prop_lut5_I1_O)        0.048    -0.279 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.131    -0.342    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    UUT/ALU_PHY/clk_out1
    SLICE_X4Y60          FDCE                                         r  UUT/ALU_PHY/A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UUT/ALU_PHY/A_r_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.337    UUT/CPU_PHY/A_reg[7]_0[0]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/A[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/A_reg[7]_5[0]
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    UUT/ALU_PHY/clk_out1
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.103    -0.447    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.091    -0.356    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X4Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.339    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[2]
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091    -0.358    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.910%)  route 0.182ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y59          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.261    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102    -0.328    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.045    -0.282 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120    -0.353    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    UUT/CPU_PHY/clk_out1
    SLICE_X9Y64          FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=6, routed)           0.123    -0.330    UUT/CPU_PHY/TMP_reg[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  UUT/CPU_PHY/TMP_reg_r[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.285    UUT/CPU_PHY/TMP_reg_tmp[0]
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    UUT/CPU_PHY/clk_out1
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.103    -0.477    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.357    UUT/CPU_PHY/TMP_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.125    -0.323    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121    -0.352    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.579ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.345ns  (logic 2.303ns (13.278%)  route 15.042ns (86.722%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.577    16.324    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.124    16.448 r  UUT/CPU_PHY/contents_ram[33][6]_i_1/O
                         net (fo=1, routed)           0.000    16.448    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.077    49.027    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[33][6]
  -------------------------------------------------------------------
                         required time                         49.027    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                 32.579    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 2.303ns (13.322%)  route 14.985ns (86.678%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.520    16.267    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I5_O)        0.124    16.391 r  UUT/CPU_PHY/contents_ram[47][6]_i_1/O
                         net (fo=1, routed)           0.000    16.391    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.032    48.984    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[47][6]
  -------------------------------------------------------------------
                         required time                         48.984    
                         arrival time                         -16.391    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.593ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 2.303ns (13.285%)  route 15.032ns (86.715%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 48.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.567    16.314    UUT/CPU_PHY/databus[6]
    SLICE_X14Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.438 r  UUT/CPU_PHY/contents_ram[34][6]_i_1/O
                         net (fo=1, routed)           0.000    16.438    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[6]
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.514    48.494    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X14Y81         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]/C
                         clock pessimism              0.559    49.053    
                         clock uncertainty           -0.103    48.950    
    SLICE_X14Y81         FDCE (Setup_fdce_C_D)        0.081    49.031    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][6]
  -------------------------------------------------------------------
                         required time                         49.031    
                         arrival time                         -16.438    
  -------------------------------------------------------------------
                         slack                                 32.593    

Slack (MET) :             32.594ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.286ns  (logic 2.303ns (13.323%)  route 14.983ns (86.677%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.518    16.265    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.389 r  UUT/CPU_PHY/contents_ram[44][6]_i_1/O
                         net (fo=1, routed)           0.000    16.389    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[44][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.389    
  -------------------------------------------------------------------
                         slack                                 32.594    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.264ns  (logic 2.303ns (13.340%)  route 14.961ns (86.660%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.496    16.243    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.367 r  UUT/CPU_PHY/contents_ram[41][6]_i_1/O
                         net (fo=1, routed)           0.000    16.367    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                 32.614    

Slack (MET) :             32.618ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 2.303ns (13.342%)  route 14.959ns (86.658%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.494    16.241    UUT/CPU_PHY/databus[6]
    SLICE_X15Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.365 r  UUT/CPU_PHY/contents_ram[43][6]_i_1/O
                         net (fo=1, routed)           0.000    16.365    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][7]_1[6]
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X15Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X15Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[43][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.365    
  -------------------------------------------------------------------
                         slack                                 32.618    

Slack (MET) :             32.685ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.246ns  (logic 2.303ns (13.354%)  route 14.943ns (86.646%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.479    16.226    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT4 (Prop_lut4_I0_O)        0.124    16.350 r  UUT/CPU_PHY/contents_ram[29][6]_i_1/O
                         net (fo=1, routed)           0.000    16.350    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.079    49.034    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.034    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 32.685    

Slack (MET) :             32.692ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.237ns  (logic 2.303ns (13.361%)  route 14.934ns (86.639%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 48.499 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.470    16.217    UUT/CPU_PHY/databus[6]
    SLICE_X10Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.341 r  UUT/CPU_PHY/contents_ram[18][6]_i_1/O
                         net (fo=1, routed)           0.000    16.341    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][7]_1[6]
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.519    48.499    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]/C
                         clock pessimism              0.559    49.058    
                         clock uncertainty           -0.103    48.955    
    SLICE_X10Y82         FDCE (Setup_fdce_C_D)        0.077    49.032    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][6]
  -------------------------------------------------------------------
                         required time                         49.032    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 32.692    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 2.303ns (13.433%)  route 14.842ns (86.567%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.378    16.124    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.248 r  UUT/CPU_PHY/contents_ram[32][6]_i_1/O
                         net (fo=1, routed)           0.000    16.248    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.029    48.981    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[32][6]
  -------------------------------------------------------------------
                         required time                         48.981    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 32.733    

Slack (MET) :             32.733ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 2.303ns (13.431%)  route 14.844ns (86.569%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 48.496 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.643    -0.897    UUT/CPU_PHY/clk_out1
    SLICE_X9Y61          FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  UUT/CPU_PHY/INS_reg_reg[1]/Q
                         net (fo=62, routed)          2.199     1.758    UUT/CPU_PHY/Q[1]
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.148     1.906 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30/O
                         net (fo=1, routed)           0.967     2.873    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_30_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.328     3.201 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18/O
                         net (fo=8, routed)           1.412     4.613    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_18_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124     4.737 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.445     9.182    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.306 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29/O
                         net (fo=1, routed)           0.000     9.306    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_29_n_0
    SLICE_X11Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     9.523 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15/O
                         net (fo=1, routed)           0.000     9.523    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_15_n_0
    SLICE_X11Y82         MUXF8 (Prop_muxf8_I1_O)      0.094     9.617 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8/O
                         net (fo=1, routed)           1.172    10.789    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_8_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.316    11.105 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__5_i_5/O
                         net (fo=1, routed)           1.527    12.632    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_0
    SLICE_X6Y64          LUT6 (Prop_lut6_I0_O)        0.124    12.756 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4/O
                         net (fo=1, routed)           0.171    12.927    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_4_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I4_O)        0.124    13.051 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2/O
                         net (fo=1, routed)           0.571    13.623    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.124    13.747 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__5_i_1/O
                         net (fo=72, routed)          2.380    16.126    UUT/CPU_PHY/databus[6]
    SLICE_X13Y82         LUT6 (Prop_lut6_I3_O)        0.124    16.250 r  UUT/CPU_PHY/contents_ram[35][6]_i_1/O
                         net (fo=1, routed)           0.000    16.250    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][7]_1[6]
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.516    48.496    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X13Y82         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]/C
                         clock pessimism              0.559    49.055    
                         clock uncertainty           -0.103    48.952    
    SLICE_X13Y82         FDCE (Setup_fdce_C_D)        0.031    48.983    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[35][6]
  -------------------------------------------------------------------
                         required time                         48.983    
                         arrival time                         -16.250    
  -------------------------------------------------------------------
                         slack                                 32.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X4Y59          FDCE                                         r  UUT/ALU_PHY/B_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/B_r_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.367    UUT/CPU_PHY/B_reg[7][2]
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.045    -0.322 r  UUT/CPU_PHY/B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    UUT/ALU_PHY/B_reg[7]_1[2]
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.873    -0.800    UUT/ALU_PHY/clk_out1
    SLICE_X5Y59          FDCE                                         r  UUT/ALU_PHY/B_reg[2]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.103    -0.446    
    SLICE_X5Y59          FDCE (Hold_fdce_C_D)         0.091    -0.355    UUT/ALU_PHY/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[3]
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y63          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.120    -0.329    UUT/ALU_PHY/Index_Reg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X7Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[7]/Q
                         net (fo=1, routed)           0.087    -0.337    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[7]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/Index_Reg_i[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[7]
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X6Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[7]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X6Y64          FDCE (Hold_fdce_C_D)         0.120    -0.329    UUT/ALU_PHY/Index_Reg_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT5 (Prop_lut5_I1_O)        0.048    -0.279 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.131    -0.342    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.601    -0.563    UUT/ALU_PHY/clk_out1
    SLICE_X4Y60          FDCE                                         r  UUT/ALU_PHY/A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.422 r  UUT/ALU_PHY/A_r_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.337    UUT/CPU_PHY/A_reg[7]_0[0]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.045    -0.292 r  UUT/CPU_PHY/A[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    UUT/ALU_PHY/A_reg[7]_5[0]
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.872    -0.801    UUT/ALU_PHY/clk_out1
    SLICE_X5Y60          FDCE                                         r  UUT/ALU_PHY/A_reg[0]/C
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.103    -0.447    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.091    -0.356    UUT/ALU_PHY/A_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.599    -0.565    UUT/ALU_PHY/clk_out1
    SLICE_X4Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  UUT/ALU_PHY/Index_Reg_r_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.339    UUT/CPU_PHY/Index_Reg_i_reg[7]_0[2]
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.294 r  UUT/CPU_PHY/Index_Reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    UUT/ALU_PHY/Index_Reg_i_reg[7]_1[2]
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    UUT/ALU_PHY/clk_out1
    SLICE_X5Y64          FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.103    -0.449    
    SLICE_X5Y64          FDCE (Hold_fdce_C_D)         0.091    -0.358    UUT/ALU_PHY/Index_Reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.910%)  route 0.182ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.574    -0.590    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X8Y59          FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDCE (Prop_fdce_C_Q)         0.148    -0.442 r  UUT/RS232_PHY/Shift/Qtemp_reg[7]/Q
                         net (fo=2, routed)           0.182    -0.261    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.886    -0.787    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y24         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.103    -0.430    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.102    -0.328    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.327    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT4 (Prop_lut4_I2_O)        0.045    -0.282 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.120    -0.353    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UUT/CPU_PHY/TMP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/CPU_PHY/TMP_reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.571    -0.593    UUT/CPU_PHY/clk_out1
    SLICE_X9Y64          FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  UUT/CPU_PHY/TMP_reg_reg[0]/Q
                         net (fo=6, routed)           0.123    -0.330    UUT/CPU_PHY/TMP_reg[0]
    SLICE_X8Y64          LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  UUT/CPU_PHY/TMP_reg_r[0]_i_1/O
                         net (fo=2, routed)           0.000    -0.285    UUT/CPU_PHY/TMP_reg_tmp[0]
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.841    -0.832    UUT/CPU_PHY/clk_out1
    SLICE_X8Y64          FDCE                                         r  UUT/CPU_PHY/TMP_reg_r_reg[0]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.103    -0.477    
    SLICE_X8Y64          FDCE (Hold_fdce_C_D)         0.120    -0.357    UUT/CPU_PHY/TMP_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.575    -0.589    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=7, routed)           0.125    -0.323    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.846    -0.827    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y56          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.103    -0.473    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.121    -0.352    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.573ns (24.222%)  route 1.793ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.117     0.622 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.926     1.548    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.522    48.502    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.103    48.958    
    SLICE_X9Y59          FDPE (Recov_fdpe_C_PRE)     -0.583    48.375    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             47.361ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.634%)  route 1.519ns (72.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     0.629 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652     1.281    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.525    48.505    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.559    49.064    
                         clock uncertainty           -0.103    48.961    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.319    48.642    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.642    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 47.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.189ns (20.619%)  route 0.728ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.048     0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.333     0.354    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.168    -0.721    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  1.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.573ns (24.222%)  route 1.793ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.117     0.622 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.926     1.548    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.522    48.502    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.103    48.958    
    SLICE_X9Y59          FDPE (Recov_fdpe_C_PRE)     -0.583    48.375    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             47.361ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.634%)  route 1.519ns (72.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     0.629 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652     1.281    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.525    48.505    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.559    49.064    
                         clock uncertainty           -0.103    48.961    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.319    48.642    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.642    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 47.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.517    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.189ns (20.619%)  route 0.728ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.048     0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.333     0.354    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.168    -0.618    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.573ns (24.222%)  route 1.793ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.117     0.622 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.926     1.548    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.522    48.502    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.103    48.958    
    SLICE_X9Y59          FDPE (Recov_fdpe_C_PRE)     -0.583    48.375    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.375    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             47.361ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.634%)  route 1.519ns (72.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     0.629 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652     1.281    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.525    48.505    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.559    49.064    
                         clock uncertainty           -0.103    48.961    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.319    48.642    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.642    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 47.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.517    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.189ns (20.619%)  route 0.728ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.048     0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.333     0.354    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.103    -0.450    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.168    -0.618    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.831ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.573ns (24.222%)  route 1.793ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 48.502 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.117     0.622 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.926     1.548    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.522    48.502    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.559    49.061    
                         clock uncertainty           -0.100    48.962    
    SLICE_X9Y59          FDPE (Recov_fdpe_C_PRE)     -0.583    48.379    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                 46.831    

Slack (MET) :             47.364ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.580ns (27.634%)  route 1.519ns (72.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.722    -0.818    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.456    -0.362 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.867     0.505    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.124     0.629 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652     1.281    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.525    48.505    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.559    49.064    
                         clock uncertainty           -0.100    48.965    
    SLICE_X10Y59         FDCE (Recov_fdce_C_CLR)     -0.319    48.646    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.646    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                 47.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X10Y59         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X10Y59         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.275    -0.553    
    SLICE_X10Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.620    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.189ns (20.619%)  route 0.728ns (79.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.048     0.022 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.333     0.354    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X9Y59          FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.845    -0.828    UUT/ALU_PHY/clk_out1
    SLICE_X9Y59          FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.275    -0.553    
    SLICE_X9Y59          FDPE (Remov_fdpe_C_PRE)     -0.168    -0.721    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  1.076    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 1.610ns (15.100%)  route 9.051ns (84.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         8.400     9.885    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.009 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.652    10.661    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X11Y59         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.344ns  (logic 0.299ns (6.873%)  route 4.045ns (93.127%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         3.803     4.056    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X10Y59         LUT2 (Prop_lut2_I0_O)        0.045     4.101 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     4.344    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X11Y59         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 4.679ns (40.319%)  route 6.926ns (59.681%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.637    -0.903    UUT/RS232_PHY/clk_out1
    SLICE_X14Y67         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.425 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.692     0.268    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.296     0.564 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.803     1.367    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I2_O)        0.146     1.513 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.431     6.944    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.759    10.703 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.703    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 4.551ns (49.096%)  route 4.719ns (50.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDPE (Prop_fdpe_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.378     0.985    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.150     1.135 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.792     1.926    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.328     2.254 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.550     4.804    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.360 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.360    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.506ns (49.040%)  route 4.683ns (50.960%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    -0.836    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y74          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.011     0.631    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X6Y77          LUT4 (Prop_lut4_I2_O)        0.152     0.783 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.636     1.419    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.348     1.767 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.036     4.803    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.353 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.353    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.567ns (50.165%)  route 4.537ns (49.835%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.366     0.973    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.157     1.130 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.943     2.073    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.355     2.428 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.229     4.657    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.194 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.194    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.563ns (50.634%)  route 4.448ns (49.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.352     0.959    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I2_O)        0.153     1.112 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.809     1.921    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.331     2.252 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.288     4.540    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.100 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.100    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 4.343ns (49.436%)  route 4.442ns (50.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDPE (Prop_fdpe_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.378     0.985    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.109 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.627     1.736    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.860 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437     4.297    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.874 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.874    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.300ns (52.566%)  route 3.880ns (47.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.352     0.959    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.124     1.083 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     1.716    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.840 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895     3.735    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.269 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.269    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.197ns (52.119%)  route 3.856ns (47.881%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    -0.836    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y74          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.011     0.631    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.124     0.755 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.408     1.163    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.287 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437     3.724    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.217 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.217    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.251ns (57.766%)  route 3.108ns (42.234%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713    -0.827    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.408 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.579     1.171    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.467 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     2.996    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.532 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.532    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 4.130ns (61.221%)  route 2.616ns (38.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713    -0.827    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.616     2.208    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.711     5.919 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     5.919    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X11Y59         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.389ns (81.788%)  route 0.309ns (18.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.309    -0.116    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.132 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.132    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.373ns (79.441%)  route 0.355ns (20.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.355    -0.070    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.162 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.162    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.393ns (78.997%)  route 0.370ns (21.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.370    -0.055    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.198 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.198    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.419ns (80.003%)  route 0.355ns (19.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y71          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.355    -0.053    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.202 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.202    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.412ns (78.401%)  route 0.389ns (21.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.389    -0.034    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.237 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.237    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.394ns (74.973%)  route 0.465ns (25.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.465     0.042    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.295 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.295    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.410ns (75.257%)  route 0.464ns (24.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.464     0.040    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.310 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.310    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.267%)  route 0.536ns (27.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.536     0.110    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.365 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.365    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.417ns (68.036%)  route 0.666ns (31.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.596    -0.568    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  contador_reg[16]/Q
                         net (fo=12, routed)          0.666     0.226    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.289     1.515 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.515    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Data_FF_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 4.679ns (40.319%)  route 6.926ns (59.681%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.637    -0.903    UUT/RS232_PHY/clk_out1
    SLICE_X14Y67         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.478    -0.425 r  UUT/RS232_PHY/Data_FF_reg[7]/Q
                         net (fo=1, routed)           0.692     0.268    UUT/RS232_PHY/Transmitter/Q[7]
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.296     0.564 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.803     1.367    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X14Y67         LUT5 (Prop_lut5_I2_O)        0.146     1.513 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.431     6.944    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.759    10.703 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.703    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 4.551ns (49.096%)  route 4.719ns (50.904%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDPE (Prop_fdpe_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.378     0.985    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.150     1.135 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.792     1.926    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.328     2.254 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.550     4.804    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.360 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.360    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.506ns (49.040%)  route 4.683ns (50.960%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    -0.836    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y74          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.456    -0.380 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.011     0.631    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X6Y77          LUT4 (Prop_lut4_I2_O)        0.152     0.783 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.636     1.419    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.348     1.767 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.036     4.803    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.353 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.353    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.567ns (50.165%)  route 4.537ns (49.835%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.366     0.973    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.157     1.130 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.943     2.073    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.355     2.428 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.229     4.657    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.194 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.194    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.563ns (50.634%)  route 4.448ns (49.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.352     0.959    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I2_O)        0.153     1.112 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.809     1.921    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.331     2.252 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.288     4.540    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.100 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     8.100    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 4.343ns (49.436%)  route 4.442ns (50.564%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDPE (Prop_fdpe_C_Q)         0.518    -0.393 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          1.378     0.985    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.124     1.109 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.627     1.736    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.860 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437     4.297    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.874 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.874    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.300ns (52.566%)  route 3.880ns (47.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.629    -0.911    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X10Y73         FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.518    -0.393 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][1]/Q
                         net (fo=10, routed)          1.352     0.959    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[1]
    SLICE_X6Y77          LUT4 (Prop_lut4_I1_O)        0.124     1.083 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.633     1.716    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.840 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.895     3.735    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.269 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.269    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 4.197ns (52.119%)  route 3.856ns (47.881%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    -0.836    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y74          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.011     0.631    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X6Y77          LUT4 (Prop_lut4_I0_O)        0.124     0.755 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.408     1.163    UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_2_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     1.287 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.437     3.724    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.217 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.217    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.251ns (57.766%)  route 3.108ns (42.234%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713    -0.827    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.408 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.579     1.171    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.467 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     2.996    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.532 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.532    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 4.130ns (61.221%)  route 2.616ns (38.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.713    -0.827    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.419    -0.408 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.616     2.208    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.711     5.919 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     5.919    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.186ns (22.576%)  route 0.638ns (77.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.602    -0.562    UUT/ALU_PHY/clk_out1
    SLICE_X7Y59          FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.395    -0.026    UUT/ALU_PHY/FlagZ
    SLICE_X10Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.019 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.243     0.262    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X11Y59         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.389ns (81.788%)  route 0.309ns (18.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.309    -0.116    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.132 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.132    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.373ns (79.441%)  route 0.355ns (20.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.355    -0.070    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.162 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.162    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.393ns (78.997%)  route 0.370ns (21.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.370    -0.055    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.198 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.198    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.419ns (80.003%)  route 0.355ns (19.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.593    -0.571    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y71          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[17][0]/Q
                         net (fo=3, routed)           0.355    -0.053    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.202 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.202    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.412ns (78.401%)  route 0.389ns (21.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.389    -0.034    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.237 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.237    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.394ns (74.973%)  route 0.465ns (25.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.465     0.042    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.295 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.295    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.410ns (75.257%)  route 0.464ns (24.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.600    -0.564    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y65          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.464     0.040    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.310 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.310    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.396ns (72.267%)  route 0.536ns (27.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.598    -0.566    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y67          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.536     0.110    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.365 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.365    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.417ns (68.036%)  route 0.666ns (31.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.596    -0.568    clk
    SLICE_X0Y80          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.128    -0.440 r  contador_reg[16]/Q
                         net (fo=12, routed)          0.666     0.226    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.289     1.515 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.515    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           822 Endpoints
Min Delay           822 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.095ns  (logic 1.734ns (15.627%)  route 9.361ns (84.373%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         8.352     9.837    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X8Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.961 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.630    10.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.716 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.379    11.095    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y57         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.526    -1.494    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y57         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.254ns (33.412%)  route 0.505ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.505     0.759    BTNU_IBUF
    SLICE_X0Y83          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.870    -0.803    clk
    SLICE_X0Y83          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.254ns (33.412%)  route 0.505ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.505     0.759    BTNU_IBUF
    SLICE_X0Y83          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.870    -0.803    clk
    SLICE_X0Y83          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           822 Endpoints
Min Delay           822 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[57][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[60][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.162ns  (logic 1.610ns (14.423%)  route 9.552ns (85.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.657    11.162    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.593    -1.427    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y81          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[61][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.095ns  (logic 1.734ns (15.627%)  route 9.361ns (84.373%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         8.352     9.837    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/srst
    SLICE_X8Y56          LUT6 (Prop_lut6_I1_O)        0.124     9.961 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.630    10.592    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_2_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.124    10.716 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.379    11.095    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X10Y57         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.526    -1.494    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y57         FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[50][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.001ns  (logic 1.610ns (14.633%)  route 9.391ns (85.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         5.895     7.381    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X8Y63          LUT1 (Prop_lut1_I0_O)        0.124     7.505 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.496    11.001    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         1.592    -1.428    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X5Y80          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[52][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.254ns (33.412%)  route 0.505ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.505     0.759    BTNU_IBUF
    SLICE_X0Y83          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.870    -0.803    clk
    SLICE_X0Y83          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.254ns (33.412%)  route 0.505ns (66.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.505     0.759    BTNU_IBUF
    SLICE_X0Y83          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.870    -0.803    clk
    SLICE_X0Y83          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[21]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[22]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[23]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.254ns (30.823%)  route 0.569ns (69.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.569     0.823    BTNU_IBUF
    SLICE_X0Y82          FDCE                                         f  contador_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.869    -0.804    clk
    SLICE_X0Y82          FDCE                                         r  contador_reg[24]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[18]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.606%)  route 0.633ns (71.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=612, routed)         0.633     0.886    BTNU_IBUF
    SLICE_X0Y81          FDCE                                         f  contador_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=844, routed)         0.868    -0.805    clk
    SLICE_X0Y81          FDCE                                         r  contador_reg[20]/C





