<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2_48{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_48{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t4_48{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5_48{left:193px;bottom:1083px;letter-spacing:0.17px;}
#t6_48{left:257px;bottom:1080px;letter-spacing:0.13px;}
#t7_48{left:271px;bottom:1083px;}
#t8_48{left:280px;bottom:1090px;letter-spacing:0.13px;}
#t9_48{left:385px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#ta_48{left:513px;bottom:1090px;}
#tb_48{left:193px;bottom:1066px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tc_48{left:138px;bottom:1030px;letter-spacing:0.12px;}
#td_48{left:193px;bottom:1012px;letter-spacing:0.16px;}
#te_48{left:339px;bottom:1010px;letter-spacing:0.13px;}
#tf_48{left:376px;bottom:1012px;}
#tg_48{left:193px;bottom:995px;letter-spacing:0.16px;}
#th_48{left:137px;bottom:959px;letter-spacing:0.1px;word-spacing:0.02px;}
#ti_48{left:220px;bottom:959px;letter-spacing:0.16px;}
#tj_48{left:348px;bottom:959px;letter-spacing:0.11px;}
#tk_48{left:137px;bottom:923px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tl_48{left:390px;bottom:923px;letter-spacing:0.16px;}
#tm_48{left:531px;bottom:923px;letter-spacing:0.11px;}
#tn_48{left:137px;bottom:904px;letter-spacing:0.1px;}
#to_48{left:166px;bottom:904px;letter-spacing:0.16px;}
#tp_48{left:289px;bottom:904px;letter-spacing:0.09px;}
#tq_48{left:315px;bottom:904px;letter-spacing:0.16px;}
#tr_48{left:438px;bottom:904px;letter-spacing:0.1px;word-spacing:0.02px;}
#ts_48{left:543px;bottom:904px;letter-spacing:0.16px;}
#tt_48{left:675px;bottom:904px;letter-spacing:0.09px;}
#tu_48{left:701px;bottom:904px;letter-spacing:0.16px;}
#tv_48{left:829px;bottom:904px;}
#tw_48{left:137px;bottom:868px;letter-spacing:0.1px;}
#tx_48{left:124px;bottom:834px;letter-spacing:0.14px;word-spacing:3.72px;}
#ty_48{left:137px;bottom:797px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tz_48{left:299px;bottom:797px;letter-spacing:0.16px;}
#t10_48{left:435px;bottom:797px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t11_48{left:137px;bottom:779px;letter-spacing:0.11px;}
#t12_48{left:137px;bottom:761px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t13_48{left:137px;bottom:742px;letter-spacing:0.09px;}
#t14_48{left:137px;bottom:724px;letter-spacing:0.11px;}
#t15_48{left:278px;bottom:687px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t16_48{left:367px;bottom:687px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t17_48{left:165px;bottom:671px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t18_48{left:193px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t19_48{left:193px;bottom:637px;letter-spacing:-0.16px;}
#t1a_48{left:193px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1b_48{left:193px;bottom:603px;letter-spacing:-0.16px;}
#t1c_48{left:193px;bottom:587px;letter-spacing:-0.16px;}
#t1d_48{left:193px;bottom:570px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1e_48{left:165px;bottom:553px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1f_48{left:138px;bottom:516px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1g_48{left:248px;bottom:516px;letter-spacing:0.16px;}
#t1h_48{left:380px;bottom:516px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1i_48{left:137px;bottom:480px;letter-spacing:0.07px;word-spacing:0.02px;}
#t1j_48{left:276px;bottom:480px;letter-spacing:0.16px;}
#t1k_48{left:414px;bottom:480px;letter-spacing:0.1px;}
#t1l_48{left:137px;bottom:461px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1m_48{left:138px;bottom:439px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1n_48{left:496px;bottom:446px;}
#t1o_48{left:506px;bottom:439px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1p_48{left:138px;bottom:416px;letter-spacing:0.1px;}
#t1q_48{left:838px;bottom:424px;}
#t1r_48{left:844px;bottom:416px;}
#t1s_48{left:137px;bottom:398px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1t_48{left:137px;bottom:361px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1u_48{left:287px;bottom:361px;letter-spacing:0.17px;}
#t1v_48{left:419px;bottom:361px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1w_48{left:137px;bottom:343px;letter-spacing:0.11px;word-spacing:-0.28px;}
#t1x_48{left:137px;bottom:325px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1y_48{left:137px;bottom:306px;letter-spacing:0.11px;}
#t1z_48{left:137px;bottom:270px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t20_48{left:137px;bottom:251px;letter-spacing:0.11px;word-spacing:0.01px;}
#t21_48{left:110px;bottom:215px;letter-spacing:-0.09px;}
#t22_48{left:138px;bottom:215px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t23_48{left:110px;bottom:196px;letter-spacing:0.1px;}
#t24_48{left:138px;bottom:196px;letter-spacing:0.11px;word-spacing:0.01px;}
#t25_48{left:678px;bottom:194px;letter-spacing:0.23px;}
#t26_48{left:696px;bottom:196px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t27_48{left:137px;bottom:175px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t28_48{left:137px;bottom:157px;letter-spacing:0.09px;word-spacing:-0.01px;}

.s1_48{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
.s2_48{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_48{font-size:15px;font-family:Courier_rz;color:#000;}
.s4_48{font-size:12px;font-family:Courier_rz;color:#000;}
.s5_48{font-size:14px;font-family:Courier_rz;color:#000;}
.s6_48{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s7_48{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s8_48{font-size:12px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s9_48{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">Guide to the Instruction Set </span>
<span id="t2_48" class="t s2_48">48 </span><span id="t3_48" class="t s2_48">MIPS® Architecture for Programmers Volume II-B: </span><span id="t4_48" class="t s2_48">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t5_48" class="t s3_48">(offset </span>
<span id="t6_48" class="t s4_48">15 </span>
<span id="t7_48" class="t s3_48">) </span>
<span id="t8_48" class="t s4_48">GPRLEN-(16+2) </span>
<span id="t9_48" class="t s3_48">|| offset || 0 </span>
<span id="ta_48" class="t s4_48">2 </span>
<span id="tb_48" class="t s5_48">= sign_extend.16(offset) &lt;&lt; 2) </span>
<span id="tc_48" class="t s6_48">and </span>
<span id="td_48" class="t s3_48">sign_extend(temp </span>
<span id="te_48" class="t s4_48">31..0 </span>
<span id="tf_48" class="t s3_48">) </span>
<span id="tg_48" class="t s3_48">= sign_extend.32(temp) </span>
<span id="th_48" class="t s6_48">Similarly for </span><span id="ti_48" class="t s3_48">zero_extension</span><span id="tj_48" class="t s6_48">, although zero extension is less common than sign extension in the MIPS ISA. </span>
<span id="tk_48" class="t s6_48">Floating point may use notations such as </span><span id="tl_48" class="t s3_48">zero_extend.fmt </span><span id="tm_48" class="t s6_48">corresponding to the format of the FPU instruction. </span>
<span id="tn_48" class="t s6_48">E.g. </span><span id="to_48" class="t s3_48">zero_extend.S </span><span id="tp_48" class="t s6_48">and </span><span id="tq_48" class="t s3_48">zero_extend.D </span><span id="tr_48" class="t s6_48">are equivalent to </span><span id="ts_48" class="t s3_48">zero_extend.32 </span><span id="tt_48" class="t s6_48">and </span><span id="tu_48" class="t s3_48">zero_extend.64</span><span id="tv_48" class="t s6_48">. </span>
<span id="tw_48" class="t s6_48">Existing pseudocode may use any of these, or other, notations. </span>
<span id="tx_48" class="t s7_48">3.2.2.4.2 memory_address </span>
<span id="ty_48" class="t s6_48">The pseudocode function </span><span id="tz_48" class="t s3_48">memory_address </span><span id="t10_48" class="t s6_48">performs mode-dependent address space wrapping for compatibility </span>
<span id="t11_48" class="t s6_48">between MIPS32 and MIPS64. It is applied to all memory references. It may be specified explicitly in some places, </span>
<span id="t12_48" class="t s6_48">particularly for new memory reference instructions, but it is also declared to apply implicitly to all memory refer- </span>
<span id="t13_48" class="t s6_48">ences as defined below. In addition, certain instructions that are used to calculate effective memory addresses but </span>
<span id="t14_48" class="t s6_48">which are not themselves memory accesses specify memory_address explicitly in their pseudocode. </span>
<span id="t15_48" class="t s7_48">Figure 3.28 </span><span id="t16_48" class="t s7_48">memory_address Pseudocode Function </span>
<span id="t17_48" class="t s5_48">function memory_address(ea) </span>
<span id="t18_48" class="t s5_48">if User mode and Status.UX = 0 then return sign_extend.32(ea) </span>
<span id="t19_48" class="t s5_48">/* Preliminary proposal to wrap privileged mode addresses */ </span>
<span id="t1a_48" class="t s5_48">if Supervisormode and Status.SX = 0 then return sign_extend.32(ea) </span>
<span id="t1b_48" class="t s5_48">if Kernel mode and Status.KX = 0 then return sign_extend.32(ea) </span>
<span id="t1c_48" class="t s5_48">/* if Hardware Page Table Walking, then wrap in same way as Kernel/VZ Root */ </span>
<span id="t1d_48" class="t s5_48">return ea </span>
<span id="t1e_48" class="t s5_48">end function </span>
<span id="t1f_48" class="t s6_48">On a 32-bit CPU, </span><span id="t1g_48" class="t s3_48">memory_address </span><span id="t1h_48" class="t s6_48">returns its 32-bit effective address argument unaffected. </span>
<span id="t1i_48" class="t s6_48">On a 64-bit processor, </span><span id="t1j_48" class="t s3_48">memory_address </span><span id="t1k_48" class="t s6_48">optionally truncates a 32-bit address by sign extension, It discards car- </span>
<span id="t1l_48" class="t s6_48">ries that may have propagated from the lower 32-bits to the upper 32-bits that would cause minor differences between </span>
<span id="t1m_48" class="t s6_48">MIPS32 and MIPS64 execution.It is used in certain modes </span>
<span id="t1n_48" class="t s8_48">1 </span>
<span id="t1o_48" class="t s6_48">on a MIPS64 CPU where strict compatibility with </span>
<span id="t1p_48" class="t s6_48">MIPS32 is required. This behavior was and continues to be described in a section of Volume III of the MIPS ARM </span>
<span id="t1q_48" class="t s8_48">2 </span>
<span id="t1r_48" class="t s6_48">- </span>
<span id="t1s_48" class="t s6_48">However, the behavior was not formally described in pseudocode functions prior to Release 6. </span>
<span id="t1t_48" class="t s6_48">In addition to the use of </span><span id="t1u_48" class="t s3_48">memory_address </span><span id="t1v_48" class="t s6_48">for all memory references (including load and store instructions, LL/ </span>
<span id="t1w_48" class="t s6_48">SC), Release 6 extends this behavior to control transfers (branch and call instructions), and to the PC-relative address </span>
<span id="t1x_48" class="t s6_48">calculation instructions (ADDIUPC, AUIPC, ALUIPC). In newer instructions the function is explicit in the pseudo- </span>
<span id="t1y_48" class="t s6_48">code. </span>
<span id="t1z_48" class="t s6_48">Implicit address space wrapping for all instruction fetches is described by the following pseudocode fragment which </span>
<span id="t20_48" class="t s6_48">should be considered part of instruction fetch: </span>
<span id="t21_48" class="t s9_48">1. </span><span id="t22_48" class="t s9_48">Currently, if in User/Supervisor/Kernel mode and Status.UX/SX/KX=0. </span>
<span id="t23_48" class="t s6_48">2. </span><span id="t24_48" class="t s6_48">E.g. see section named “Special Behavior for Data References in User Mode with Status </span>
<span id="t25_48" class="t s8_48">UX </span>
<span id="t26_48" class="t s6_48">=0”, in the MIPS(r) </span>
<span id="t27_48" class="t s6_48">Architecture Reference Manual Volume III, the MIPS64(R) and microMIPS64(tm) Privileged Resource Archi- </span>
<span id="t28_48" class="t s6_48">tecture, e.g. in section 4.11 of revision 5.03, or section 4.9 of revision 1.00. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
