[2025-09-17 14:17:47] START suite=gap trace=605.mcf_s-1152B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3165991 heartbeat IPC: 3.159 cumulative IPC: 3.159 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6303621 heartbeat IPC: 3.187 cumulative IPC: 3.173 (Simulation time: 00 hr 02 min 11 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6303621 cumulative IPC: 3.173 (Simulation time: 00 hr 02 min 11 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6303621 cumulative IPC: 3.173 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 31279940 heartbeat IPC: 0.4004 cumulative IPC: 0.4004 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 56303402 heartbeat IPC: 0.3996 cumulative IPC: 0.4 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 81790659 heartbeat IPC: 0.3924 cumulative IPC: 0.3974 (Simulation time: 00 hr 12 min 59 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 107151070 heartbeat IPC: 0.3943 cumulative IPC: 0.3966 (Simulation time: 00 hr 16 min 28 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 132985461 heartbeat IPC: 0.3871 cumulative IPC: 0.3947 (Simulation time: 00 hr 19 min 45 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 158349161 heartbeat IPC: 0.3943 cumulative IPC: 0.3946 (Simulation time: 00 hr 23 min 16 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 184256297 heartbeat IPC: 0.386 cumulative IPC: 0.3934 (Simulation time: 00 hr 26 min 40 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 210607954 heartbeat IPC: 0.3795 cumulative IPC: 0.3916 (Simulation time: 00 hr 30 min 12 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 237456955 heartbeat IPC: 0.3725 cumulative IPC: 0.3894 (Simulation time: 00 hr 33 min 41 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 258433575 cumulative IPC: 0.3869 (Simulation time: 00 hr 37 min 18 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 258433575 cumulative IPC: 0.3869 (Simulation time: 00 hr 37 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1152B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3869 instructions: 100000001 cycles: 258433575
CPU 0 Branch Prediction Accuracy: 86.85% MPKI: 32.9 Average ROB Occupancy at Mispredict: 12.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2086
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00219
BRANCH_RETURN: 1e-05


====Backend Stall Breakdown====
ROB_STALL: 269334
LQ_STALL: 184010
SQ_STALL: 185074


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 83.84158
REPLAY_LOAD: 38.149532
NON_REPLAY_LOAD: 11.605471

== Total ==
ADDR_TRANS: 16936
REPLAY_LOAD: 12246
NON_REPLAY_LOAD: 240152

== Counts ==
ADDR_TRANS: 202
REPLAY_LOAD: 321
NON_REPLAY_LOAD: 20693

cpu0->cpu0_STLB TOTAL        ACCESS:    2695034 HIT:    2661026 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2695034 HIT:    2661026 MISS:      34008 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 420.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8113800 HIT:    3373135 MISS:    4740665 MSHR_MERGE:     571955
cpu0->cpu0_L2C LOAD         ACCESS:    3846169 HIT:    1185138 MISS:    2661031 MSHR_MERGE:       6225
cpu0->cpu0_L2C RFO          ACCESS:     342705 HIT:     218452 MISS:     124253 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:    3387393 HIT:    1479027 MISS:    1908366 MSHR_MERGE:     565729
cpu0->cpu0_L2C WRITE        ACCESS:     490258 HIT:     489629 MISS:        629 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      47275 HIT:        889 MISS:      46386 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2202965 ISSUED:    2202963 USEFUL:     793592 USELESS:      60719
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 51.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1250199 HIT:    1250199 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1250199 HIT:    1250199 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   42137258 HIT:   34954563 MISS:    7182695 MSHR_MERGE:    1761217
cpu0->cpu0_L1D LOAD         ACCESS:   27889342 HIT:   23595960 MISS:    4293382 MSHR_MERGE:     447205
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3983580 HIT:    2101511 MISS:    1882069 MSHR_MERGE:     696748
cpu0->cpu0_L1D WRITE        ACCESS:   10196043 HIT:    9236082 MISS:     959961 MSHR_MERGE:     617256
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68293 HIT:      21010 MISS:      47283 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:    4028186 ISSUED:    3983580 USEFUL:    1151982 USELESS:      10223
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 43.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1069737 HIT:    1069737 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1069737 HIT:    1069737 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   36524585 HIT:   33138245 MISS:    3386340 MSHR_MERGE:     691306
cpu0->cpu0_DTLB LOAD         ACCESS:   36524585 HIT:   33138245 MISS:    3386340 MSHR_MERGE:     691306
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.27 cycles
cpu0->LLC TOTAL        ACCESS:    4458860 HIT:    2476003 MISS:    1982857 MSHR_MERGE:       1603
cpu0->LLC LOAD         ACCESS:    2654806 HIT:    2028402 MISS:     626404 MSHR_MERGE:         48
cpu0->LLC RFO          ACCESS:     124251 HIT:     122280 MISS:       1971 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1342637 HIT:      30356 MISS:    1312281 MSHR_MERGE:       1555
cpu0->LLC WRITE        ACCESS:     290780 HIT:     286908 MISS:       3872 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46386 HIT:       8057 MISS:      38329 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     415023
  ROW_BUFFER_MISS:    1562359
  AVG DBUS CONGESTED CYCLE: 3.186
Channel 0 WQ ROW_BUFFER_HIT:       2355
  ROW_BUFFER_MISS:      11841
  FULL:          0
Channel 0 REFRESHES ISSUED:      21536

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       248173       483486      1482072       400396
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           86          955        40195
  STLB miss resolved @ L2C                0           20           66          582          716
  STLB miss resolved @ LLC                0          625          450         5471         2506
  STLB miss resolved @ MEM                0           84          475         6523        33967

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0            0            0
  STLB miss resolved @ L2C                0            1            0            0            0
  STLB miss resolved @ LLC                0            1            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 14:55:05] END   suite=gap trace=605.mcf_s-1152B (rc=0)
