INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:23:25 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.083ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.087ns (20.134%)  route 8.279ns (79.866%))
  Logic Levels:           28  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3185, unset)         0.537     0.537    addf0/ip/roundingAdder/clk
                         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf0/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_37/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_37_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_30/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.025 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     2.025    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_23_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.198 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_26/O[1]
                         net (fo=3, unplaced)         0.403     2.601    addf0/ip/roundingAdder/ip_result__0[28]
                         LUT4 (Prop_lut4_I0_O)        0.125     2.726 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_28/O
                         net (fo=15, unplaced)        0.323     3.049    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_28_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.092 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_13/O
                         net (fo=6, unplaced)         0.274     3.366    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_13_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.409 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_16/O
                         net (fo=1, unplaced)         0.742     4.151    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_16_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.194 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_8/O
                         net (fo=2, unplaced)         0.281     4.475    addf0/ip/roundingAdder/cmpf0/operator/ieee2nfloat_0/eqOp__21
                         LUT6 (Prop_lut6_I3_O)        0.043     4.518 f  addf0/ip/roundingAdder/Cin_1_d1_i_5__2/O
                         net (fo=3, unplaced)         0.288     4.806    buffer8/control/dataReg_reg[7]_1
                         LUT6 (Prop_lut6_I4_O)        0.043     4.849 r  buffer8/control/transmitValue_i_2__0/O
                         net (fo=16, unplaced)        0.324     5.173    buffer8/control/outputValid_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.043     5.216 r  buffer8/control/dataReg[1]_i_1__1/O
                         net (fo=3, unplaced)         0.288     5.504    buffer16/control/mux3_outs[1]
                         LUT5 (Prop_lut5_I3_O)        0.043     5.547 r  buffer16/control/result0_i_10/O
                         net (fo=5, unplaced)         0.298     5.845    buffer16/control/result0_i_10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     5.888 r  buffer16/control/result0_i_9/O
                         net (fo=5, unplaced)         0.298     6.186    buffer16/control/result0_i_9_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     6.229 r  buffer16/control/a_loadAddr[6]_INST_0_i_4/O
                         net (fo=2, unplaced)         0.281     6.510    buffer16/control/a_loadAddr[6]_INST_0_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.553 f  buffer16/control/a_loadAddr[6]_INST_0_i_2/O
                         net (fo=4, unplaced)         0.294     6.847    buffer16/control/dataReg_reg[5]
                         LUT5 (Prop_lut5_I4_O)        0.045     6.892 r  buffer16/control/result0_i_1/O
                         net (fo=1, unplaced)         0.000     6.892    cmpi0/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.211     7.103 r  cmpi0/result0/CO[3]
                         net (fo=13, unplaced)        0.678     7.781    buffer18/fifo/control/CO[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     7.824 r  buffer18/fifo/control/absq14D_d1[0]_i_4/O
                         net (fo=3, unplaced)         0.288     8.112    buffer18/fifo/control/outs_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     8.155 r  buffer18/fifo/control/i__i_2/O
                         net (fo=2, unplaced)         0.281     8.436    buffer6/fifo/control/cond_br6_trueOut_valid
                         LUT6 (Prop_lut6_I5_O)        0.043     8.479 r  buffer6/fifo/control/i__i_1/O
                         net (fo=77, unplaced)        0.363     8.842    divf0/ip/p_2_in
                         LUT6 (Prop_lut6_I4_O)        0.043     8.885 r  divf0/ip/dataReg[30]_i_1/O
                         net (fo=4, unplaced)         0.294     9.179    buffer2/control/mux1_outs[8]
                         LUT3 (Prop_lut3_I0_O)        0.043     9.222 r  buffer2/control/minus_trace_storeData[30]_INST_0_i_1/O
                         net (fo=15, unplaced)        0.795    10.017    buffer2/control/buffer2_outs[3]
                         LUT6 (Prop_lut6_I1_O)        0.043    10.060 f  buffer2/control/Mint_i_59/O
                         net (fo=24, unplaced)        0.334    10.394    buffer2/control/mulf0/ieee2nfloat_rhs/eqOp1_in
                         LUT5 (Prop_lut5_I3_O)        0.043    10.437 r  buffer2/control/Mint_i_40/O
                         net (fo=2, unplaced)         0.466    10.903    mulf0/ip/SignificandMultiplication/tile_0_mult/A[0]
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3185, unset)         0.510    10.510    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
                         DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -2.655     7.820    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                 -3.083    




