Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon May 20 14:32:53 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_pe_timing_summary_routed.rpt -pb fir_pe_timing_summary_routed.pb -rpx fir_pe_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_pe
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    494.912        0.000                      0                   87        0.163        0.000                      0                   87        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       494.912        0.000                      0                   87        0.163        0.000                      0                   87        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      494.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             494.912ns  (required time - arrival time)
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.518ns (37.107%)  route 0.878ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X10Y104        FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _085_/Q
                         net (fo=2, routed)           0.878     6.635    XinHL[3]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                494.912    

Slack (MET) :             495.070ns  (required time - arrival time)
  Source:                 _049_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.518ns (41.829%)  route 0.720ns (58.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X10Y103        FDRE                                         r  _049_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _049_/Q
                         net (fo=2, routed)           0.720     6.477    XinH[3]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                495.070    

Slack (MET) :             495.102ns  (required time - arrival time)
  Source:                 _047_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.518ns (42.950%)  route 0.688ns (57.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X10Y105        FDRE                                         r  _047_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _047_/Q
                         net (fo=2, routed)           0.688     6.445    XinH[1]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                495.102    

Slack (MET) :             495.120ns  (required time - arrival time)
  Source:                 _046_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.610%)  route 0.670ns (56.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X10Y105        FDRE                                         r  _046_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _046_/Q
                         net (fo=2, routed)           0.670     6.427    XinH[0]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                495.120    

Slack (MET) :             495.217ns  (required time - arrival time)
  Source:                 _083_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.801%)  route 0.635ns (58.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X11Y105        FDRE                                         r  _083_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _083_/Q
                         net (fo=2, routed)           0.635     6.330    XinHL[1]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                495.217    

Slack (MET) :             495.225ns  (required time - arrival time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.103%)  route 0.627ns (57.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X11Y105        FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.456     5.695 r  _082_/Q
                         net (fo=2, routed)           0.627     6.322    XinHL[0]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                495.225    

Slack (MET) :             495.260ns  (required time - arrival time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.518ns (49.490%)  route 0.529ns (50.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.632     5.240    _025_
    SLICE_X10Y101        FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _048_/Q
                         net (fo=2, routed)           0.529     6.287    XinH[2]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                495.260    

Slack (MET) :             495.262ns  (required time - arrival time)
  Source:                 _084_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.548%)  route 0.527ns (50.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.632     5.240    _025_
    SLICE_X10Y100        FDRE                                         r  _084_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _084_/Q
                         net (fo=2, routed)           0.527     6.286    XinHL[2]
    DSP48_X0Y40          DSP48E1                                      r  _119_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722   501.547    _119_
  -------------------------------------------------------------------
                         required time                        501.547    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                495.262    

Slack (MET) :             496.993ns  (required time - arrival time)
  Source:                 _077_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.287%)  route 0.680ns (58.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.632     5.240    _025_
    SLICE_X10Y101        FDRE                                         r  _077_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _077_/Q
                         net (fo=1, routed)           0.680     6.398    Yin1[3]
    DSP48_X0Y40          DSP48E1                                      r  _119_/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.601   505.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism              0.275   505.305    
                         clock uncertainty           -0.035   505.269    
    DSP48_X0Y40          DSP48E1 (Setup_dsp48e1_CLK_C[7])
                                                     -1.878   503.391    _119_
  -------------------------------------------------------------------
                         required time                        503.391    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                496.993    

Slack (MET) :             497.024ns  (required time - arrival time)
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _046_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (sys_clk_pin rise@500.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.668ns (26.394%)  route 1.863ns (73.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 504.939 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 f  _086_/Q
                         net (fo=20, routed)          1.361     7.116    LoadCtl[0]
    SLICE_X11Y102        LUT2 (Prop_lut2_I0_O)        0.150     7.266 r  _026_/O
                         net (fo=8, routed)           0.502     7.768    _008_
    SLICE_X10Y105        FDRE                                         r  _046_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _118_/O
                         net (fo=1, routed)           1.920   503.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _045_/O
                         net (fo=48, routed)          1.511   504.939    _025_
    SLICE_X10Y105        FDRE                                         r  _046_/C
                         clock pessimism              0.259   505.198    
                         clock uncertainty           -0.035   505.163    
    SLICE_X10Y105        FDRE (Setup_fdre_C_CE)      -0.371   504.792    _046_
  -------------------------------------------------------------------
                         required time                        504.792    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                497.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _119_/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.400%)  route 0.144ns (50.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.144     1.781    LoadCtl[4]
    DSP48_X0Y40          DSP48E1                                      r  _119_/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.930     2.101    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
                         clock pessimism             -0.479     1.622    
    DSP48_X0Y40          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     1.618    _119_
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _088_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.627%)  route 0.143ns (50.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X11Y101        FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _087_/Q
                         net (fo=8, routed)           0.143     1.779    LoadCtl[1]
    SLICE_X11Y102        FDRE                                         r  _088_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X11Y102        FDRE                                         r  _088_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.070     1.581    _088_
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _090__lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.197%)  route 0.210ns (59.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X11Y102        FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _089_/Q
                         net (fo=4, routed)           0.210     1.846    LoadCtl[3]
    SLICE_X14Y102        FDRE                                         r  _090__lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X14Y102        FDRE                                         r  _090__lopt_replica_2/C
                         clock pessimism             -0.479     1.532    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.059     1.591    _090__lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _055_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.276%)  route 0.145ns (50.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.145     1.781    LoadCtl[4]
    SLICE_X12Y101        FDRE                                         r  _055_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X12Y101        FDRE                                         r  _055_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y101        FDRE (Hold_fdre_C_CE)       -0.016     1.495    _055_
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.276%)  route 0.145ns (50.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.145     1.781    LoadCtl[4]
    SLICE_X12Y101        FDRE                                         r  _056_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X12Y101        FDRE                                         r  _056_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y101        FDRE (Hold_fdre_C_CE)       -0.016     1.495    _056_
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _057_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.276%)  route 0.145ns (50.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.145     1.781    LoadCtl[4]
    SLICE_X12Y101        FDRE                                         r  _057_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X12Y101        FDRE                                         r  _057_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y101        FDRE (Hold_fdre_C_CE)       -0.016     1.495    _057_
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _060_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.276%)  route 0.145ns (50.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.145     1.781    LoadCtl[4]
    SLICE_X12Y101        FDRE                                         r  _060_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X12Y101        FDRE                                         r  _060_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X12Y101        FDRE (Hold_fdre_C_CE)       -0.016     1.495    _060_
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 _119_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _058_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.126ns (40.256%)  route 0.187ns (59.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.659     1.585    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.711 r  _119_/P[8]
                         net (fo=1, routed)           0.187     1.898    _y[8]
    SLICE_X12Y102        FDRE                                         r  _058_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X12Y102        FDRE                                         r  _058_/C
                         clock pessimism             -0.479     1.532    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.076     1.608    _058_
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 _119_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.126ns (40.023%)  route 0.189ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.659     1.585    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.711 r  _119_/P[4]
                         net (fo=1, routed)           0.189     1.900    _y[4]
    SLICE_X13Y101        FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X13Y101        FDRE                                         r  _054_/C
                         clock pessimism             -0.479     1.532    
    SLICE_X13Y101        FDRE (Hold_fdre_C_D)         0.070     1.602    _054_
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _052_/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.276%)  route 0.145ns (50.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y102        FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _090_/Q
                         net (fo=17, routed)          0.145     1.781    LoadCtl[4]
    SLICE_X13Y101        FDRE                                         r  _052_/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X13Y101        FDRE                                         r  _052_/C
                         clock pessimism             -0.500     1.511    
    SLICE_X13Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.472    _052_
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _045_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y40     _119_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y105   _046_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y105   _047_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y101   _048_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y103   _049_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y102   _050_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y102   _051_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y101   _052_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X13Y101   _053_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y105   _046_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y105   _046_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y105   _047_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y105   _047_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y101   _048_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y101   _048_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y103   _049_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y103   _049_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y102   _050_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y102   _050_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y105   _046_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y105   _046_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y105   _047_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y105   _047_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y101   _048_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y101   _048_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y103   _049_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y103   _049_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y102   _050_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y102   _050_/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.389ns (48.004%)  route 4.754ns (51.996%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.563     7.318    LoadCtl[0]
    SLICE_X10Y101        LUT3 (Prop_lut3_I2_O)        0.116     7.434 r  _044_/O
                         net (fo=1, routed)           3.191    10.625    _014_
    D12                  OBUF (Prop_obuf_I_O)         3.755    14.380 r  _109_/O
                         net (fo=0)                   0.000    14.380    Xout[3]
    D12                                                               r  Xout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.522ns (50.003%)  route 4.521ns (49.997%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.730     7.486    LoadCtl[0]
    SLICE_X12Y103        MUXF7 (Prop_muxf7_S_O)       0.292     7.778 r  _040_/O
                         net (fo=1, routed)           2.791    10.568    _018_
    C15                  OBUF (Prop_obuf_I_O)         3.712    14.280 r  _117_/O
                         net (fo=0)                   0.000    14.280    Yout[3]
    C15                                                               r  Yout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 4.507ns (51.602%)  route 4.227ns (48.398%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.282     7.037    LoadCtl[0]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.276     7.313 r  _034_/O
                         net (fo=1, routed)           2.946    10.258    _016_
    D15                  OBUF (Prop_obuf_I_O)         3.713    13.972 r  _115_/O
                         net (fo=0)                   0.000    13.972    Yout[1]
    D15                                                               r  Yout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090__lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Vld
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 4.061ns (48.784%)  route 4.264ns (51.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.630     5.238    _025_
    SLICE_X14Y104        FDRE                                         r  _090__lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.518     5.756 r  _090__lopt_replica/Q
                         net (fo=1, routed)           4.264    10.020    _090__lopt_replica_1
    D2                   OBUF (Prop_obuf_I_O)         3.543    13.563 r  _100_/O
                         net (fo=0)                   0.000    13.563    Vld
    D2                                                                r  Vld (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 4.523ns (54.876%)  route 3.720ns (45.124%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.592     7.347    LoadCtl[0]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_S_O)       0.296     7.643 r  _031_/O
                         net (fo=1, routed)           2.128     9.771    _015_
    K15                  OBUF (Prop_obuf_I_O)         3.709    13.480 r  _114_/O
                         net (fo=0)                   0.000    13.480    Yout[0]
    K15                                                               r  Yout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.431ns (53.918%)  route 3.787ns (46.082%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.005     6.760    LoadCtl[0]
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.150     6.910 r  _041_/O
                         net (fo=1, routed)           2.782     9.692    _011_
    A18                  OBUF (Prop_obuf_I_O)         3.763    13.455 r  _106_/O
                         net (fo=0)                   0.000    13.455    Xout[0]
    A18                                                               r  Xout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 4.208ns (51.753%)  route 3.923ns (48.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.005     6.760    LoadCtl[0]
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.124     6.884 r  _042_/O
                         net (fo=1, routed)           2.918     9.802    _012_
    A11                  OBUF (Prop_obuf_I_O)         3.566    13.368 r  _107_/O
                         net (fo=0)                   0.000    13.368    Xout[1]
    A11                                                               r  Xout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.515ns (56.053%)  route 3.540ns (43.947%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.422     7.177    LoadCtl[0]
    SLICE_X12Y101        MUXF7 (Prop_muxf7_S_O)       0.292     7.469 r  _037_/O
                         net (fo=1, routed)           2.118     9.587    _017_
    J15                  OBUF (Prop_obuf_I_O)         3.705    13.293 r  _116_/O
                         net (fo=0)                   0.000    13.293    Yout[2]
    J15                                                               r  Yout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090__lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Vld_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 4.048ns (52.221%)  route 3.703ns (47.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.631     5.239    _025_
    SLICE_X14Y102        FDRE                                         r  _090__lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     5.757 r  _090__lopt_replica_2/Q
                         net (fo=1, routed)           3.703     9.460    _090__lopt_replica_2_1
    H5                   OBUF (Prop_obuf_I_O)         3.530    12.990 r  _101_/O
                         net (fo=0)                   0.000    12.990    Vld_LED
    H5                                                                r  Vld_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.135ns (54.077%)  route 3.512ns (45.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _118_/O
                         net (fo=1, routed)           2.025     3.512    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _045_/O
                         net (fo=48, routed)          1.629     5.237    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.755 r  _086_/Q
                         net (fo=20, routed)          1.563     7.318    LoadCtl[0]
    SLICE_X10Y101        LUT3 (Prop_lut3_I2_O)        0.124     7.442 r  _043_/O
                         net (fo=1, routed)           1.949     9.391    _013_
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.884 r  _108_/O
                         net (fo=0)                   0.000    12.884    Xout[2]
    K16                                                               r  Xout[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.403ns (67.884%)  route 0.664ns (32.116%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X10Y101        FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _048_/Q
                         net (fo=2, routed)           0.175     1.834    XinH[2]
    SLICE_X10Y101        LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  _043_/O
                         net (fo=1, routed)           0.489     2.368    _013_
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.562 r  _108_/O
                         net (fo=0)                   0.000     3.562    Xout[2]
    K16                                                               r  Xout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _052_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.546ns (70.194%)  route 0.657ns (29.806%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X13Y101        FDRE                                         r  _052_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _052_/Q
                         net (fo=1, routed)           0.087     1.723    y[2]
    SLICE_X12Y101        MUXF7 (Prop_muxf7_I1_O)      0.109     1.832 r  _037_/O
                         net (fo=1, routed)           0.569     2.402    _017_
    J15                  OBUF (Prop_obuf_I_O)         1.296     3.698 r  _116_/O
                         net (fo=0)                   0.000     3.698    Yout[2]
    J15                                                               r  Yout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.579ns (68.921%)  route 0.712ns (31.079%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X12Y102        FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _058_/Q
                         net (fo=1, routed)           0.137     1.796    y[8]
    SLICE_X13Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  _029_/O
                         net (fo=1, routed)           0.000     1.841    _000_
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I0_O)      0.071     1.912 r  _031_/O
                         net (fo=1, routed)           0.575     2.487    _015_
    K15                  OBUF (Prop_obuf_I_O)         1.299     3.786 r  _114_/O
                         net (fo=0)                   0.000     3.786    Yout[0]
    K15                                                               r  Yout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.514ns (60.807%)  route 0.976ns (39.193%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.569     1.494    _025_
    SLICE_X11Y105        FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _082_/Q
                         net (fo=2, routed)           0.101     1.737    XinHL[0]
    SLICE_X10Y105        LUT3 (Prop_lut3_I1_O)        0.048     1.785 r  _041_/O
                         net (fo=1, routed)           0.875     2.659    _011_
    A18                  OBUF (Prop_obuf_I_O)         1.325     3.985 r  _106_/O
                         net (fo=0)                   0.000     3.985    Xout[0]
    A18                                                               r  Xout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _083_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.453ns (58.083%)  route 1.048ns (41.917%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.569     1.494    _025_
    SLICE_X11Y105        FDRE                                         r  _083_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y105        FDRE (Prop_fdre_C_Q)         0.141     1.635 r  _083_/Q
                         net (fo=2, routed)           0.154     1.790    XinHL[1]
    SLICE_X10Y105        LUT3 (Prop_lut3_I1_O)        0.045     1.835 r  _042_/O
                         net (fo=1, routed)           0.894     2.729    _012_
    A11                  OBUF (Prop_obuf_I_O)         1.267     3.995 r  _107_/O
                         net (fo=0)                   0.000     3.995    Xout[1]
    A11                                                               r  Xout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _061_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.611ns (61.707%)  route 1.000ns (38.293%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X12Y102        FDRE                                         r  _061_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.148     1.643 r  _061_/Q
                         net (fo=1, routed)           0.114     1.757    y[11]
    SLICE_X12Y103        LUT5 (Prop_lut5_I1_O)        0.098     1.855 r  _038_/O
                         net (fo=1, routed)           0.000     1.855    _006_
    SLICE_X12Y103        MUXF7 (Prop_muxf7_I0_O)      0.062     1.917 r  _040_/O
                         net (fo=1, routed)           0.886     2.803    _018_
    C15                  OBUF (Prop_obuf_I_O)         1.303     4.105 r  _117_/O
                         net (fo=0)                   0.000     4.105    Yout[3]
    C15                                                               r  Yout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _051_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Yout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.576ns (59.279%)  route 1.083ns (40.721%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X12Y102        FDRE                                         r  _051_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _051_/Q
                         net (fo=1, routed)           0.135     1.794    y[1]
    SLICE_X13Y102        MUXF7 (Prop_muxf7_I1_O)      0.110     1.904 r  _034_/O
                         net (fo=1, routed)           0.948     2.852    _016_
    D15                  OBUF (Prop_obuf_I_O)         1.302     4.154 r  _115_/O
                         net (fo=0)                   0.000     4.154    Yout[1]
    D15                                                               r  Yout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090__lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Vld_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.395ns (51.902%)  route 1.292ns (48.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.570     1.495    _025_
    SLICE_X14Y102        FDRE                                         r  _090__lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _090__lopt_replica_2/Q
                         net (fo=1, routed)           1.292     2.952    _090__lopt_replica_2_1
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.182 r  _101_/O
                         net (fo=0)                   0.000     4.182    Vld_LED
    H5                                                                r  Vld_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Xout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.527ns (53.678%)  route 1.318ns (46.322%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.569     1.494    _025_
    SLICE_X10Y104        FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _085_/Q
                         net (fo=2, routed)           0.266     1.925    XinHL[3]
    SLICE_X10Y101        LUT3 (Prop_lut3_I1_O)        0.046     1.971 r  _044_/O
                         net (fo=1, routed)           1.052     3.022    _014_
    D12                  OBUF (Prop_obuf_I_O)         1.317     4.340 r  _109_/O
                         net (fo=0)                   0.000     4.340    Xout[3]
    D12                                                               r  Xout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090__lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Vld
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.408ns (47.638%)  route 1.548ns (52.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _118_/O
                         net (fo=1, routed)           0.644     0.899    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _045_/O
                         net (fo=48, routed)          0.569     1.494    _025_
    SLICE_X14Y104        FDRE                                         r  _090__lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164     1.658 r  _090__lopt_replica/Q
                         net (fo=1, routed)           1.548     3.206    _090__lopt_replica_1
    D2                   OBUF (Prop_obuf_I_O)         1.244     4.450 r  _100_/O
                         net (fo=0)                   0.000     4.450    Vld
    D2                                                                r  Vld (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rdy
                            (input port)
  Destination:            _086_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.226ns  (logic 1.500ns (28.710%)  route 3.726ns (71.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  Rdy (IN)
                         net (fo=0)                   0.000     0.000    Rdy
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  _099_/O
                         net (fo=1, routed)           3.726     5.226    _022_
    SLICE_X12Y107        FDRE                                         r  _086_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.507     4.935    _025_
    SLICE_X12Y107        FDRE                                         r  _086_/C

Slack:                    inf
  Source:                 Cin[7]
                            (input port)
  Destination:            _119_/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 1.514ns (35.089%)  route 2.801ns (64.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Cin[7] (IN)
                         net (fo=0)                   0.000     0.000    Cin[7]
    V11                  IBUF (Prop_ibuf_I_O)         1.514     1.514 r  _098_/O
                         net (fo=1, routed)           2.801     4.315    _021_[7]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK

Slack:                    inf
  Source:                 Xin[1]
                            (input port)
  Destination:            _047_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.260ns  (logic 1.475ns (34.616%)  route 2.786ns (65.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  Xin[1] (IN)
                         net (fo=0)                   0.000     0.000    Xin[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  _103_/O
                         net (fo=2, routed)           2.786     4.260    _023_[1]
    SLICE_X10Y105        FDRE                                         r  _047_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.511     4.939    _025_
    SLICE_X10Y105        FDRE                                         r  _047_/C

Slack:                    inf
  Source:                 Xin[1]
                            (input port)
  Destination:            _083_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.260ns  (logic 1.475ns (34.616%)  route 2.786ns (65.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  Xin[1] (IN)
                         net (fo=0)                   0.000     0.000    Xin[1]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  _103_/O
                         net (fo=2, routed)           2.786     4.260    _023_[1]
    SLICE_X11Y105        FDRE                                         r  _083_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.511     4.939    _025_
    SLICE_X11Y105        FDRE                                         r  _083_/C

Slack:                    inf
  Source:                 Xin[3]
                            (input port)
  Destination:            _085_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.259ns  (logic 1.510ns (35.449%)  route 2.749ns (64.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  Xin[3] (IN)
                         net (fo=0)                   0.000     0.000    Xin[3]
    B11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  _105_/O
                         net (fo=2, routed)           2.749     4.259    _023_[3]
    SLICE_X10Y104        FDRE                                         r  _085_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.511     4.939    _025_
    SLICE_X10Y104        FDRE                                         r  _085_/C

Slack:                    inf
  Source:                 Cin[1]
                            (input port)
  Destination:            _119_/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.523ns (36.330%)  route 2.670ns (63.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Cin[1] (IN)
                         net (fo=0)                   0.000     0.000    Cin[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  _092_/O
                         net (fo=1, routed)           2.670     4.193    _021_[1]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK

Slack:                    inf
  Source:                 Cin[2]
                            (input port)
  Destination:            _119_/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.499ns (36.397%)  route 2.620ns (63.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Cin[2] (IN)
                         net (fo=0)                   0.000     0.000    Cin[2]
    V14                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  _093_/O
                         net (fo=1, routed)           2.620     4.119    _021_[2]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK

Slack:                    inf
  Source:                 Cin[5]
                            (input port)
  Destination:            _119_/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.524ns (37.025%)  route 2.592ns (62.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Cin[5] (IN)
                         net (fo=0)                   0.000     0.000    Cin[5]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  _096_/O
                         net (fo=1, routed)           2.592     4.116    _021_[5]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK

Slack:                    inf
  Source:                 Cin[0]
                            (input port)
  Destination:            _119_/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.498ns (36.461%)  route 2.610ns (63.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Cin[0] (IN)
                         net (fo=0)                   0.000     0.000    Cin[0]
    U14                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  _091_/O
                         net (fo=1, routed)           2.610     4.107    _021_[0]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK

Slack:                    inf
  Source:                 Cin[6]
                            (input port)
  Destination:            _119_/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.499ns (36.635%)  route 2.592ns (63.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Cin[6] (IN)
                         net (fo=0)                   0.000     0.000    Cin[6]
    U13                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  _097_/O
                         net (fo=1, routed)           2.592     4.091    _021_[6]
    DSP48_X0Y40          DSP48E1                                      r  _119_/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _118_/O
                         net (fo=1, routed)           1.920     3.337    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _045_/O
                         net (fo=48, routed)          1.601     5.029    _025_
    DSP48_X0Y40          DSP48E1                                      r  _119_/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.249ns (32.313%)  route 0.521ns (67.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _110_/O
                         net (fo=4, routed)           0.521     0.769    _024_[0]
    SLICE_X11Y103        FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.840     2.011    _025_
    SLICE_X11Y103        FDRE                                         r  _066_/C

Slack:                    inf
  Source:                 Yin[2]
                            (input port)
  Destination:            _076_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.249ns (30.820%)  route 0.558ns (69.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  Yin[2] (IN)
                         net (fo=0)                   0.000     0.000    Yin[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _112_/O
                         net (fo=4, routed)           0.558     0.807    _024_[2]
    SLICE_X10Y101        FDRE                                         r  _076_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X10Y101        FDRE                                         r  _076_/C

Slack:                    inf
  Source:                 Yin[2]
                            (input port)
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.249ns (30.267%)  route 0.573ns (69.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  Yin[2] (IN)
                         net (fo=0)                   0.000     0.000    Yin[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _112_/O
                         net (fo=4, routed)           0.573     0.821    _024_[2]
    SLICE_X11Y103        FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.840     2.011    _025_
    SLICE_X11Y103        FDRE                                         r  _068_/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            _070_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.249ns (29.524%)  route 0.593ns (70.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _110_/O
                         net (fo=4, routed)           0.593     0.842    _024_[0]
    SLICE_X10Y102        FDRE                                         r  _070_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X10Y102        FDRE                                         r  _070_/C

Slack:                    inf
  Source:                 Yin[2]
                            (input port)
  Destination:            _072_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.249ns (28.118%)  route 0.636ns (71.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  Yin[2] (IN)
                         net (fo=0)                   0.000     0.000    Yin[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _112_/O
                         net (fo=4, routed)           0.636     0.884    _024_[2]
    SLICE_X10Y102        FDRE                                         r  _072_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X10Y102        FDRE                                         r  _072_/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            _074_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.249ns (27.774%)  route 0.646ns (72.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _110_/O
                         net (fo=4, routed)           0.646     0.895    _024_[0]
    SLICE_X10Y101        FDRE                                         r  _074_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X10Y101        FDRE                                         r  _074_/C

Slack:                    inf
  Source:                 Yin[0]
                            (input port)
  Destination:            _078_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.249ns (27.589%)  route 0.652ns (72.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  Yin[0] (IN)
                         net (fo=0)                   0.000     0.000    Yin[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _110_/O
                         net (fo=4, routed)           0.652     0.901    _024_[0]
    SLICE_X11Y100        FDRE                                         r  _078_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X11Y100        FDRE                                         r  _078_/C

Slack:                    inf
  Source:                 Yin[2]
                            (input port)
  Destination:            _080_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.249ns (26.386%)  route 0.694ns (73.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  Yin[2] (IN)
                         net (fo=0)                   0.000     0.000    Yin[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _112_/O
                         net (fo=4, routed)           0.694     0.942    _024_[2]
    SLICE_X11Y100        FDRE                                         r  _080_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.841     2.012    _025_
    SLICE_X11Y100        FDRE                                         r  _080_/C

Slack:                    inf
  Source:                 Yin[3]
                            (input port)
  Destination:            _069_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.259ns (22.930%)  route 0.871ns (77.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  Yin[3] (IN)
                         net (fo=0)                   0.000     0.000    Yin[3]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  _113_/O
                         net (fo=4, routed)           0.871     1.130    _024_[3]
    SLICE_X11Y103        FDRE                                         r  _069_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.840     2.011    _025_
    SLICE_X11Y103        FDRE                                         r  _069_/C

Slack:                    inf
  Source:                 Yin[1]
                            (input port)
  Destination:            _067_/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.247ns (21.633%)  route 0.897ns (78.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  Yin[1] (IN)
                         net (fo=0)                   0.000     0.000    Yin[1]
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  _111_/O
                         net (fo=4, routed)           0.897     1.144    _024_[1]
    SLICE_X11Y103        FDRE                                         r  _067_/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _118_/O
                         net (fo=1, routed)           0.699     1.142    _019_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _045_/O
                         net (fo=48, routed)          0.840     2.011    _025_
    SLICE_X11Y103        FDRE                                         r  _067_/C





