Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 15 21:11:06 2022
| Host         : Tom-Laptop running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1375 |
| Unused register locations in slices containing registers |  2917 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |          341 |
|      2 |           26 |
|      3 |            6 |
|      4 |           25 |
|      5 |           14 |
|      6 |           23 |
|      7 |            6 |
|      8 |          631 |
|      9 |            2 |
|     10 |            3 |
|     11 |            1 |
|     12 |            4 |
|     13 |            2 |
|     14 |            8 |
|     15 |            3 |
|    16+ |          280 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             271 |          127 |
| No           | No                    | Yes                    |             277 |          215 |
| No           | Yes                   | No                     |             211 |          150 |
| Yes          | No                    | No                     |             767 |          231 |
| Yes          | No                    | Yes                    |             664 |          281 |
| Yes          | Yes                   | No                     |             261 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                 Clock Signal                                                                 |                                                                                   Enable Signal                                                                                   |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[0]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[2]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[1]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[0]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq1                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[2]_LDC_i_1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq1                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[1]_LDC_i_1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq1                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[0]_LDC_i_1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/overflow0_out                                                                            | design_1_i/verilog_boy_v1_0_0/inst/overflow_reg_i_4_n_0                                                                                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[2]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0                                         |                                                                                                                                                   |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0                                       |                                                                                                                                                   |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[1]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[0]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[0]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[0]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[1]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[1]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[2]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[2]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[3]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[3]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[4]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[4]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[5]_LDC_i_1__2_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[5]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[0]_LDC_i_1__1_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[0]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[1]_LDC_i_1__1_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[1]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[2]_LDC_i_1__1_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[2]_LDC_i_2__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[0]_LDC_i_1__1_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[0]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[1]_LDC_i_1__1_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[1]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[2]_LDC_i_1__1_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[2]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[3]_LDC_i_1__1_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[3]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[0]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[0]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[1]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[1]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[2]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[2]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[3]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[3]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[4]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[4]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[5]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[5]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[0]_LDC_i_1_n_0         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[0]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[1]_LDC_i_1_n_0         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[1]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[2]_LDC_i_1_n_0         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[2]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[0]_LDC_i_1_n_0        |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[0]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[1]_LDC_i_1_n_0        |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[1]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[2]_LDC_i_1_n_0        |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[2]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[3]_LDC_i_1_n_0        |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[3]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[0]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[0]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[10]_LDC_i_1_n_0                        |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[10]_LDC_i_2_n_0                              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[1]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[1]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[2]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[2]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[3]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[3]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[4]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[4]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[5]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[5]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[6]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[6]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[7]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[7]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[8]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[8]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[9]_LDC_i_1_n_0                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[9]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[2]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[0]_LDC_i_1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[0]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[1]_LDC_i_1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[1]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[2]_LDC_i_1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[2]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_LDC_i_1_n_0                    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_LDC_i_2_n_0                          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_LDC_i_1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[0]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[0]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[1]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[1]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[2]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[2]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[3]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[3]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[4]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[4]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[5]_LDC_i_1__0_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[5]_LDC_i_2__0_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[0]_LDC_i_1__0_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[0]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[1]_LDC_i_1__0_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[1]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[2]_LDC_i_1__0_n_0      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[2]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[0]_LDC_i_1__0_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[0]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[1]_LDC_i_1__0_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[1]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[2]_LDC_i_1__0_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[2]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[3]_LDC_i_1__0_n_0     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[3]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[0]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[0]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[10]_LDC_i_1__0_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[10]_LDC_i_2__0_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[1]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[1]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[2]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[2]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[3]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[3]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[4]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[4]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[5]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[5]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[6]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[6]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[7]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[7]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[8]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[8]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[9]_LDC_i_1__0_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[9]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[1]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_LDC_i_1__0_n_0                 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_LDC_i_2__0_n_0                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_LDC_i_1__0_n_0                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[0]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[0]_LDC_i_2__1_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[1]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[1]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[2]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[2]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[3]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[3]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[4]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[4]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[5]_LDC_i_1__1_n_0 |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[5]_LDC_i_2__2_n_0       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[6]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[6]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[7]_LDC_i_1_n_0    |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[7]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[0]_LDC_i_2_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[0]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[0]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[10]_LDC_i_1__1_n_0                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[10]_LDC_i_2__1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[1]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[1]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[2]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[2]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[3]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[3]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[4]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[4]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[5]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[5]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[6]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[6]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[7]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[7]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[8]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[8]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[9]_LDC_i_1__1_n_0                      |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[9]_LDC_i_2__1_n_0                            |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[0]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[1]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[2]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[3]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[4]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[5]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[0]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[1]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[2]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[3]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[4]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[5]_LDC_i_2_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[3]_LDC_i_2__1_n_0           |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[0]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[1]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[2]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[3]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[4]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[5]_LDC_i_2__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[0]_LDC_i_2__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[1]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[2]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[3]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[4]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[5]_LDC_i_2__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[6]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[7]_LDC_i_2_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/overflow_reg_i_4_n_0                                                                                           |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/enable_reg_LDC_i_1__1_n_0                                                                                      |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/enable_reg_LDC_i_1__0_n_0                                                                                      |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/latched_shift_clock_freq_reg[3]_i_1_n_0                                                                        |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[0]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[1]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[2]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[3]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[4]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_length_ctr/length_left_reg[5]_LDC_i_1__2_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[0]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[1]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[2]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[3]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[4]_LDC_i_1_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_LDC_i_2__0_n_0                        |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/length_left_reg[5]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[0]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[1]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[2]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[3]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[4]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_length_ctr/length_left_reg[5]_LDC_i_1__0_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[0]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[1]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[2]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[3]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[4]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[5]_LDC_i_1__1_n_0       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[6]_LDC_i_1_n_0          |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_0                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/sound_length_ctr/length_left_reg[7]_LDC_i_1_n_0          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/overflow_reg_i_4_n_0                                                                                     |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/enable_reg_LDC_i_1__1_n_0                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/enable_reg_LDC_i_1__0_n_0                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[2]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[1]_LDC_i_2__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/latched_shift_clock_freq_reg[3]_i_1_n_0                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_LDC_i_2__0_n_0                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_LDC_i_1__0_n_0                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_LDC_i_2__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_LDC_i_1__0_n_0                        |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_LDC_i_2_n_0                          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_LDC_i_1_n_0                          |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_LDC_i_2_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_LDC_i_1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[2]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[1]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_sweep                                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sweep_left_reg[0]_LDC_i_2_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[9]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[9]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[8]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[8]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[7]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[7]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[6]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[6]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[5]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[5]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[4]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[4]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[3]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[3]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[2]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[2]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[1]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[1]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[10]_LDC_i_2__0_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[10]_LDC_i_1__0_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[0]_LDC_i_2__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/divider_reg[0]_LDC_i_1__0_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[9]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[9]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[8]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[8]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[7]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[7]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[6]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[6]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[5]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[5]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[4]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[4]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[3]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[3]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[2]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[2]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[1]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[1]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[10]_LDC_i_2_n_0                              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[10]_LDC_i_1_n_0                              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[0]_LDC_i_2_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/divider_reg[0]_LDC_i_1_n_0                               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_1[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_0[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[0]_34[0]                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/dout_reg[7]_1[0]                                                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_9[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              1 |
| ~design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   |                                                                                                                                                   |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[9]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[9]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[8]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[8]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[7]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[7]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[6]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[6]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[5]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[5]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[4]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[4]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[3]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[3]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[2]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[2]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[1]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[1]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[10]_LDC_i_2__1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[10]_LDC_i_1__1_n_0                           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[0]_LDC_i_2__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/divider_reg[0]_LDC_i_1__1_n_0                            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol[3]_P_i_1__0_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[3]_LDC_i_1__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol[3]_P_i_1__0_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[2]_LDC_i_1__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol[3]_P_i_1__0_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[1]_LDC_i_1__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol[3]_P_i_1__0_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[0]_LDC_i_1__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left[2]_P_i_1__0_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[2]_LDC_i_1__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left[2]_P_i_1__0_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[1]_LDC_i_1__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left[2]_P_i_1__0_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[0]_LDC_i_1__0_n_0            |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/hs_i_1_n_0                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol[3]_P_i_1_n_0                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[3]_LDC_i_1_n_0              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/vs_i_1__0_n_0                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol[3]_P_i_1_n_0                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[2]_LDC_i_1_n_0              |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_gb2                                                                                                           |                                                                                                                                                                                   |                                                                                                                                                   |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol[3]_P_i_1_n_0                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[1]_LDC_i_1_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol[3]_P_i_1_n_0                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[0]_LDC_i_1_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left[2]_P_i_1_n_0                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[2]_LDC_i_1_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left[2]_P_i_1_n_0                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[1]_LDC_i_1_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left[2]_P_i_1_n_0                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/enve_left_reg[0]_LDC_i_1_n_0               |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol[3]_P_i_1__1_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[3]_LDC_i_1__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol[3]_P_i_1__1_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[2]_LDC_i_1__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol[3]_P_i_1__1_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[1]_LDC_i_1__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol[3]_P_i_1__1_n_0                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/target_vol_reg[0]_LDC_i_1__1_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left[2]_P_i_1__1_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[2]_LDC_i_1__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left[2]_P_i_1__1_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[1]_LDC_i_1__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left[2]_P_i_1__1_n_0                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/sound_vol_env/enve_left_reg[0]_LDC_i_1__1_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[3]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[2]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[1]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/target_vol_reg[0]_LDC_i_2__0_n_0           |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[2]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[1]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sound_vol_env/enve_left_reg[0]_LDC_i_2__0_n_0            |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_vol_env                                                                                |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_vol_env/target_vol_reg[3]_LDC_i_2_n_0              |                1 |              1 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_6[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_8[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_9[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/boy/sound/clk_freq_div                                                                               |                                                                                                                                                                                   |                                                                                                                                                   |                2 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/E[0]                                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/db_rd_buffer                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_7[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_5[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/FSM_onehot_state[4]_i_1_n_0                                                                          | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                   |                                                                                                                                                   |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_5[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_10[0]                                                                                       | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              2 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/FSM_onehot_state[4]_i_1_n_0                                                                          | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                1 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/frame_div/o_reg_0                                            |                                                                                                                                                                                   |                                                                                                                                                   |                2 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/octo_freq_out_reg_n_0                              |                                                                                                                                                                                   |                                                                                                                                                   |                1 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/octo_freq_out_reg_n_0                              |                                                                                                                                                                                   |                                                                                                                                                   |                1 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/alu_result_buffer                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              3 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[61]                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                   |                4 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[45]                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                      |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[57]                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[53]                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                          |                                                                                                                                                   |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[49]                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                          |                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                    |                                                                                                                                                   |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[41]                                                                                           |                                                                                                                                                   |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[37]                                                                                           |                                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                                         |                                                                                                                                                   |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/p_1_in[33]                                                                                           |                                                                                                                                                   |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[31]_i_1_n_0                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[63]_i_1_n_0                                                  |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/palette[1]_i_1_n_0                                                                                   |                                                                                                                                                   |                3 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id[0]_i_1_n_0                                                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_visible_list_reg_0_15_0_5_i_1_n_0                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/clear                                                                |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0                                        |                                                                                                                                                   |                4 |              4 |
| ~design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/Q[0]                                                         |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                3 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/latched_shift_clock_freq_reg[3]_i_1_n_0                                                                  |                                                                                                                                                                                   |                                                                                                                                                   |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0                                          |                                                                                                                                                   |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/h_pix_render[7]_i_2_n_0                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/h_pix_render[7]_i_1_n_0                                              |                2 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/latched_shift_clock_freq_reg[3]_i_1_n_0                                                                  |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/adjusted_freq_dividing_ratio[4]_i_1_n_0                  |                1 |              4 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/r_next_backup                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_9[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[13]_1[0]                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/clk_pointer_inc_reg_n_0                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/ch3_on                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/enable_reg_LDC_i_1__1_n_0                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_2[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[8]_0[0]                                                                                    |                                                                                                                                                   |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clear                                                    |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/opcode_reg[4]_0[0]                                                                           |                                                                                                                                                   |                2 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              5 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/db_rd_buffer                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                6 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_y_list                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/clear                                                                |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/E[0]                                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                3 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                5 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_5[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                3 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                3 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_1[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_10[0]                                                                                       | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_5[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_6[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_7[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[4]_8[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/slv_reg0_reg[0]_rep__4[0]                                                                          |                                                                                                                                                   |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[3]_0[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                4 |              6 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a[15]_i_2_n_0                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a[15]_i_1_n_0                                                    |                3 |              7 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/oam_rd_addr_int[7]_i_2_n_0                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/clear                                                                |                3 |              7 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_1[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                1 |              7 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_0[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                2 |              7 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[0]_34[0]                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              7 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/dout_reg[7]_1[0]                                                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8448_8575_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/E[0]                                                                                     |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[1]_0[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[1]_1[0]                                                              |                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10112_10239_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10367_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1024_1151_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10368_10495_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10496_10623_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10624_10751_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10752_10879_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10880_11007_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11008_11135_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11136_11263_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11264_11391_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11392_11519_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11520_11647_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1152_1279_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11648_11775_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11776_11903_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11904_12031_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12032_12159_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12160_12287_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12288_12415_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12416_12543_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12672_12799_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12800_12927_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1280_1407_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_255_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12928_13055_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13056_13183_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13184_13311_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13312_13439_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13440_13567_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13568_13695_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13696_13823_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13824_13951_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13952_14079_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14080_14207_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1535_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14208_14335_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14336_14463_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14464_14591_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14592_14719_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14720_14847_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14848_14975_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14976_15103_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15104_15231_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15232_15359_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15360_15487_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1536_1663_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15488_15615_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15616_15743_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15744_15871_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15872_15999_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16128_16255_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16256_16383_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16384_16511_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16512_16639_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16640_16767_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1664_1791_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16768_16895_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16896_17023_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17024_17151_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17152_17279_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17280_17407_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17535_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17536_17663_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17664_17791_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17919_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17920_18047_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1792_1919_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18048_18175_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18303_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18304_18431_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18432_18559_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18560_18687_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18688_18815_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18816_18943_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18944_19071_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19072_19199_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19200_19327_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1920_2047_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19328_19455_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19456_19583_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19711_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19712_19839_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19840_19967_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19968_20095_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20096_20223_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20224_20351_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20352_20479_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20480_20607_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2048_2175_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20608_20735_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20736_20863_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20864_20991_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20992_21119_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21120_21247_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21248_21375_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21376_21503_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21504_21631_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21632_21759_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21760_21887_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2176_2303_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21888_22015_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22144_22271_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22400_22527_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22528_22655_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22656_22783_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22784_22911_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22912_23039_0_0_i_1_n_0 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2304_2431_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2432_2559_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2560_2687_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_383_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2688_2815_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2816_2943_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2944_3071_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3072_3199_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3200_3327_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3328_3455_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3456_3583_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3584_3711_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3712_3839_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3840_3967_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_511_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3968_4095_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4096_4223_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4224_4351_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4352_4479_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4480_4607_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4608_4735_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4736_4863_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4864_4991_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4992_5119_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5120_5247_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_639_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5248_5375_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5376_5503_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5504_5631_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5632_5759_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5760_5887_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5888_6015_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6016_6143_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6144_6271_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6272_6399_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6400_6527_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_767_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6655_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6656_6783_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6784_6911_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7040_7167_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7168_7295_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7296_7423_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7552_7679_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7680_7807_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_895_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7808_7935_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7936_8063_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8064_8191_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8192_8319_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8320_8447_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8576_8703_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8704_8831_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8832_8959_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8960_9087_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_1023_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9215_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9216_9343_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9344_9471_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9472_9599_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9600_9727_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9728_9855_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9856_9983_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9984_10111_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19072_19199_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18944_19071_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_0_0_i_1_n_0           |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10112_10239_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10367_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1024_1151_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10368_10495_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10496_10623_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10624_10751_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10752_10879_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10880_11007_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11008_11135_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11136_11263_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11264_11391_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11392_11519_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11520_11647_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1152_1279_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11648_11775_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11776_11903_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11904_12031_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12032_12159_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12160_12287_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12288_12415_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12416_12543_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12672_12799_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12800_12927_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1280_1407_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_255_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12928_13055_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13056_13183_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13184_13311_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13312_13439_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13440_13567_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13568_13695_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13696_13823_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13824_13951_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13952_14079_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14080_14207_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1535_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14208_14335_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14336_14463_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14464_14591_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14592_14719_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14720_14847_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14848_14975_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14976_15103_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15104_15231_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15232_15359_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15360_15487_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1536_1663_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15488_15615_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15616_15743_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15744_15871_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15872_15999_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16128_16255_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16256_16383_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16384_16511_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16512_16639_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16640_16767_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1664_1791_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16768_16895_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16896_17023_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17024_17151_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17152_17279_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17280_17407_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17535_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17536_17663_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17664_17791_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17919_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17920_18047_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1792_1919_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18048_18175_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18303_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18304_18431_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18432_18559_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18560_18687_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18688_18815_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18816_18943_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19200_19327_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1920_2047_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19328_19455_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19456_19583_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19711_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19712_19839_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19840_19967_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19968_20095_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20096_20223_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20224_20351_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20352_20479_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22144_22271_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22400_22527_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22528_22655_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22656_22783_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22784_22911_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22912_23039_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2304_2431_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2432_2559_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2560_2687_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_383_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2688_2815_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2816_2943_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2944_3071_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3072_3199_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3200_3327_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3328_3455_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3456_3583_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3584_3711_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3712_3839_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3840_3967_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_511_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3968_4095_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4096_4223_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4224_4351_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4352_4479_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4480_4607_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4608_4735_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4736_4863_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4864_4991_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4992_5119_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5120_5247_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_639_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5248_5375_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5376_5503_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5504_5631_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5632_5759_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5760_5887_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5888_6015_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6016_6143_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6144_6271_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6272_6399_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6400_6527_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_767_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6655_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6656_6783_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6784_6911_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7040_7167_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7168_7295_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7296_7423_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7552_7679_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7680_7807_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_895_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7808_7935_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7936_8063_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8064_8191_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8192_8319_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8320_8447_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8448_8575_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8576_8703_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8704_8831_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8832_8959_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8960_9087_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_1023_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9215_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9216_9343_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9344_9471_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9472_9599_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9600_9727_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9728_9855_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9856_9983_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9984_10111_0_0_i_1_n_0   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19456_19583_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19328_19455_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1920_2047_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19200_19327_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19072_19199_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18944_19071_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18816_18943_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18688_18815_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18560_18687_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18432_18559_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18304_18431_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18176_18303_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_18048_18175_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1792_1919_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17920_18047_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17792_17919_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17664_17791_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17536_17663_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17408_17535_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17280_17407_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17152_17279_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_17024_17151_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16896_17023_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16768_16895_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1664_1791_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16640_16767_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16512_16639_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16384_16511_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16256_16383_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16128_16255_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15872_15999_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15744_15871_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15616_15743_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15488_15615_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1536_1663_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15360_15487_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15232_15359_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_15104_15231_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14976_15103_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14848_14975_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14720_14847_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14592_14719_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14464_14591_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14336_14463_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14208_14335_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1535_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_14080_14207_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13952_14079_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13824_13951_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13696_13823_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13568_13695_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13440_13567_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13312_13439_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13184_13311_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_13056_13183_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12928_13055_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_255_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1280_1407_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12800_12927_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12672_12799_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12416_12543_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12288_12415_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12160_12287_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12032_12159_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11904_12031_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11776_11903_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11648_11775_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1152_1279_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11520_11647_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11392_11519_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11264_11391_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11136_11263_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_11008_11135_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19584_19711_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10880_11007_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10752_10879_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10624_10751_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10496_10623_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10368_10495_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1024_1151_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10240_10367_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_10112_10239_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_0_0_i_1_n_0        |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[1]_2[0]                                                              |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[1]_3[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_0[0]                                                              |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_1[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_10[0]                                                             |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_2[0]                                                              |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_3[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0                                     |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_4[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                       | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                       | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                       | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_5[0]                                                              |                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_6[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_7[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_8[0]                                                              |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/current_pointer_reg[2]_9[0]                                                              |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/timer/reg_tima0                                                                                          | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                        |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[1]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count[7]_i_1_n_0                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_0                                                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9984_10111_0_0_i_1_n_0      |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9856_9983_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9728_9855_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9600_9727_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9472_9599_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9344_9471_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9216_9343_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_9088_9215_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_1023_0_0_i_1_n_0        |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8960_9087_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8832_8959_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8704_8831_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8576_8703_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8448_8575_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8320_8447_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8192_8319_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_8064_8191_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7936_8063_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7808_7935_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_895_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7680_7807_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7552_7679_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7296_7423_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7168_7295_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7040_7167_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6784_6911_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/E[0]                                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[0][0]                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[0][1]                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[0]_0[0]                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                5 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[0]_1[0]                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[0]_2[0]                                                                         |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[1]_0[0]                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[1]_1[0]                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/ct_state_reg[1]_2[0]                                                                         | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[14]_0[0]                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[14]_1[0]                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[14]_2[0]                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[14]_3[0]                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[14]_4[0]                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/int_dispatch_reg[0]                                                                          |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/int_dispatch_reg[1]                                                                          |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/int_dispatch_reg_0[0]                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/int_dispatch_reg_0[1]                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6656_6783_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[4][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[5][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[3][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[1][7]_i_1_n_0                                                                       |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[2][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[0][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19712_19839_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6528_6655_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[6][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[7][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[8][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_list[9][7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_767_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19840_19967_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6400_6527_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6272_6399_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6144_6271_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/v_count[7]_i_1_n_0                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6016_6143_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5888_6015_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5760_5887_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5632_5759_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5504_5631_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5376_5503_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5248_5375_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_639_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_5120_5247_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_19968_20095_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4992_5119_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20096_20223_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4864_4991_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20224_20351_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4736_4863_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_5[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[0]_6[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20352_20479_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4608_4735_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20480_20607_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4480_4607_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4352_4479_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4224_4351_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_4096_4223_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3968_4095_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2048_2175_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_511_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20608_20735_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3840_3967_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_2[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_3[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/a_reg[2]_4[0]                                                                                        | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20736_20863_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3712_3839_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3584_3711_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3456_3583_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3328_3455_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20864_20991_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3200_3327_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_3072_3199_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2944_3071_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2816_2943_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2688_2815_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_383_0_0_i_1_n_0         |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2560_2687_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2432_2559_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20992_21119_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2304_2431_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21120_21247_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22912_23039_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21248_21375_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22784_22911_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21376_21503_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22656_22783_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22528_22655_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21504_21631_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21632_21759_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22400_22527_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21760_21887_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2176_2303_0_0_i_1_n_0    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22144_22271_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21888_22015_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21888_22015_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2176_2303_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21760_21887_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21632_21759_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21504_21631_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21376_21503_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/count[7]_i_1_n_0                                                                                     | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a[15]_i_2_n_0                                                                                    |                                                                                                                                                   |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_dout[7]_i_1_n_0                                                                                  |                                                                                                                                                   |                5 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_start_addr[7]_i_1_n_0                                                                            |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/E[0]                                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[0]_0[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[0]_1[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21248_21375_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_21120_21247_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20992_21119_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20864_20991_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20736_20863_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_3[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_4[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_5[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/dma/dma_a_reg[1]_6[0]                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20608_20735_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_obj_tile_data_1[7]_i_1_n_0                                                                   |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_obj_tile_data_0[7]_i_1_n_0                                                                   |                                                                                                                                                   |                3 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_tile_data_0[7]_i_1_n_0                                                                       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_tile_data_1[7]_i_1_n_0                                                                       |                                                                                                                                                   |                1 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_tile_id[7]_i_1_n_0                                                                           |                                                                                                                                                   |                4 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/h_pix_output[7]_i_1_n_0                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/clear                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_2048_2175_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_20480_20607_0_0_i_1_n_0     |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[1]                                                                | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_0_0_i_1_n_0  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0_i_1_n_0       |                                                                                                                                                   |                2 |              8 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0                                     |                                                                                                                                                   |                4 |              9 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            |                                                                                                                                                                                   |                                                                                                                                                   |                8 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                              |                6 |             10 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data[31]_i_1_n_0                                                                                  |                                                                                                                                                   |                5 |             10 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[60]_i_1_n_0 |                3 |             11 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/current_obj_flags[7]_i_1_n_0                                                                         |                                                                                                                                                   |                4 |             12 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/clear                                                                |                6 |             12 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/vram_addr_obj[11]_i_1_n_0                                                                            |                                                                                                                                                   |                3 |             12 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/vram_addr_bg[12]_i_1_n_0                                                                             |                                                                                                                                                   |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                |                                                                                                                                                   |                4 |             13 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                9 |             13 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/alu_result_buffer                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4_n_0                                                       |                6 |             14 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/frame_div/o                                                        |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count                                                                                 | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                6 |             14 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_div_reg_n_0                                    |                                                                                                                                                                                   |                                                                                                                                                   |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                   |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                 |                                                                                                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           |                                                                                                                                                                                   |                                                                                                                                                   |                9 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[0]                                                                      |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/vs_reg_0                                                                                             | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |                4 |             15 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shift                                          |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/latched_shift_clock_freq_reg[3]_i_1_n_0                                                                        |                3 |             15 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_visible_list_reg_0_15_0_5_i_1_n_0                                                                |                                                                                                                                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                    |                                                                                                                                                   |                3 |             16 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/alu_result_buffer                                                                                    | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |               10 |             16 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0                                       |                                                                                                                                                   |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[4]_1                                        |                4 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_100                                                                                                           |                                                                                                                                                                                   |                                                                                                                                                   |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                      |                                                                                                                                                   |                9 |             18 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/sound_length_ctr/regs_reg[22][7]                         |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                      |                                                                                                                                                   |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_vga                                                                                                           | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real                                                                                    |                                                                                                                                                   |                4 |             19 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0                                       |                                                                                                                                                   |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                   |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                          |                                                                                                                                                   |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                   |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                          |                                                                                                                                                   |                8 |             27 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep_n_0                                                          |               14 |             30 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_38656_38911_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_38912_39167_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39424_39679_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39680_39935_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39936_40191_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40192_40447_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40448_40703_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40704_40959_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_41216_41471_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_41472_41727_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_41728_41983_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_41984_42239_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_42240_42495_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_42496_42751_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_42752_43007_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43008_43263_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43264_43519_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44032_44287_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44288_44543_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44544_44799_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_44800_45055_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45056_45311_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46336_46591_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47360_47615_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48128_48383_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48640_48895_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49152_49407_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49408_49663_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49664_49919_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_49920_50175_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50176_50431_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50944_51199_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51200_51455_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                    |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51456_51711_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51712_51967_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_51968_52223_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52224_52479_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52736_52991_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53248_53503_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53504_53759_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_53760_54015_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54016_54271_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54272_54527_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54528_54783_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_54784_55039_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55040_55295_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55808_56063_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56064_56319_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56320_56575_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56576_56831_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_56832_57087_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57088_57343_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57600_57855_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58368_58623_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58624_58879_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58880_59135_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59136_59391_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59648_59903_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59904_60159_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60416_60671_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60672_60927_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60928_61183_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61184_61439_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61696_61951_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61952_62207_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62720_62975_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62976_63231_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63232_63487_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64000_64255_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64768_65023_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65280_65535_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                   |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0                 |                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                   |                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                  | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |               14 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36352_36607_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36608_36863_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36864_37119_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37120_37375_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37888_38143_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_38144_38399_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45824_46079_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_38400_38655_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                      |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16384_16639_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16640_16895_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16896_17151_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_17152_17407_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_17408_17663_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_17664_17919_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_17920_18175_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_18176_18431_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_18432_18687_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_18688_18943_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_18944_19199_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19200_19455_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19456_19711_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19968_20223_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20224_20479_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20480_20735_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20736_20991_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21248_21503_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21504_21759_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22016_22271_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22272_22527_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22528_22783_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_22784_23039_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23296_23551_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23808_24063_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_24064_24319_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_24320_24575_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_24576_24831_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_24832_25087_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25088_25343_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25344_25599_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25600_25855_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                    |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_25856_26111_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26112_26367_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26368_26623_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26880_27135_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27136_27391_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27648_27903_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27904_28159_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28160_28415_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28416_28671_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28672_28927_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_28928_29183_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29440_29695_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29696_29951_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30208_30463_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30464_30719_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30976_31231_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31232_31487_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31488_31743_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_31744_31999_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32256_32511_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32512_32767_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32768_33023_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_33024_33279_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_33280_33535_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_33536_33791_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_33792_34047_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_34048_34303_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_34304_34559_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_34560_34815_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_34816_35071_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35072_35327_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35328_35583_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35584_35839_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_35840_36095_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0                  |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_36096_36351_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_60160_60415_0_0_i_1_n_0                |                                                                                                                                                   |                8 |             32 |
|  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/CLK_48                                            | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_i_1_n_0                                  |                                                                                                                                                   |                8 |             35 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   | design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0_n_0                                                       |               16 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                 |                                                                                                                                                   |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                        |                                                                                                                                                   |               12 |             45 |
|  design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb                                                                                               |                                                                                                                                                                                   |                                                                                                                                                   |               55 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                              |                                                                                                                                                                                   |                                                                                                                                                   |               38 |            110 |
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


