{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699821655189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699821655196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 03:40:54 2023 " "Processing started: Mon Nov 13 03:40:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699821655196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699821655196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map wrapper -c wrapper --generate_functional_sim_netlist " "Command: quartus_map wrapper -c wrapper --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699821655198 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699821655608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/prelab_4/ex4/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/prelab_4/ex4/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.sv" "" { Text "/home/python/Documents/projects/prelab_4/ex4/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699821655774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699821655774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/python/Documents/projects/prelab_4/ex4/design4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/python/Documents/projects/prelab_4/ex4/design4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design4 " "Found entity 1: design4" {  } { { "../design4.sv" "" { Text "/home/python/Documents/projects/prelab_4/ex4/design4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699821655776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699821655776 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "design4.sv(16) " "Verilog HDL Instantiation warning at design4.sv(16): instance has no name" {  } { { "../design4.sv" "" { Text "/home/python/Documents/projects/prelab_4/ex4/design4.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1699821655778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wrapper.sv 1 1 " "Using design file wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "/home/python/Documents/projects/prelab_4/ex4/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699821655901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699821655901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699821655907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design4 design4:dut " "Elaborating entity \"design4\" for hierarchy \"design4:dut\"" {  } { { "wrapper.sv" "dut" { Text "/home/python/Documents/projects/prelab_4/ex4/quartus/wrapper.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699821655930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter design4:dut\|counter:comb_3 " "Elaborating entity \"counter\" for hierarchy \"design4:dut\|counter:comb_3\"" {  } { { "../design4.sv" "comb_3" { Text "/home/python/Documents/projects/prelab_4/ex4/design4.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699821655940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.sv(15) " "Verilog HDL assignment warning at counter.sv(15): truncated value with size 32 to match size of target (25)" {  } { { "../counter.sv" "" { Text "/home/python/Documents/projects/prelab_4/ex4/counter.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699821655942 "|wrapper|design4:dut|counter:comb_3"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699821656110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 03:40:56 2023 " "Processing ended: Mon Nov 13 03:40:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699821656110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699821656110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699821656110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699821656110 ""}
