{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540646199541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540646199542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:46:39 2018 " "Processing started: Sat Oct 27 18:46:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540646199542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646199542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646199542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540646199708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540646199708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALULogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALULogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALULogic-behave " "Found design unit 1: ALULogic-behave" {  } { { "ALULogic.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALULogic " "Found entity 1: ALULogic" {  } { { "ALULogic.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiveBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fiveBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitRegister-description " "Found design unit 1: fiveBitRegister-description" {  } { { "fiveBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212210 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitRegister " "Found entity 1: fiveBitRegister" {  } { { "fiveBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TempRegisterInputB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TempRegisterInputB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempRegisterInputB-behave " "Found design unit 1: TempRegisterInputB-behave" {  } { { "TempRegisterInputB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212210 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempRegisterInputB " "Found entity 1: TempRegisterInputB" {  } { { "TempRegisterInputB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TempRegisterInputA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TempRegisterInputA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempRegisterInputA-behave " "Found design unit 1: TempRegisterInputA-behave" {  } { { "TempRegisterInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212211 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempRegisterInputA " "Found entity 1: TempRegisterInputA" {  } { { "TempRegisterInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBitRegister-description " "Found design unit 1: sixteenBitRegister-description" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212211 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitRegister " "Found entity 1: sixteenBitRegister" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9spl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9spl-description " "Found design unit 1: SignExtended9spl-description" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212212 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9spl " "Found entity 1: SignExtended9spl" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtended9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtended9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9-description " "Found design unit 1: SignExtended9-description" {  } { { "signExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212212 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9 " "Found entity 1: SignExtended9" {  } { { "signExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtended6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtended6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended6-description " "Found design unit 1: SignExtended6-description" {  } { { "signExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212213 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended6 " "Found entity 1: SignExtended6" {  } { { "signExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileWrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileWrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileWriteEnable-description " "Found design unit 1: registerFileWriteEnable-description" {  } { { "registerFileWrite.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212213 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileWriteEnable " "Found entity 1: registerFileWriteEnable" {  } { { "registerFileWrite.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputD3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputD3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputD3-behave " "Found design unit 1: RegisterFileInputD3-behave" {  } { { "RegisterFileInputD3.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212214 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputD3 " "Found entity 1: RegisterFileInputD3" {  } { { "RegisterFileInputD3.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputC-behave " "Found design unit 1: RegisterFileInputC-behave" {  } { { "RegisterFileInputC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212215 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputC " "Found entity 1: RegisterFileInputC" {  } { { "RegisterFileInputC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputA-behave " "Found design unit 1: RegisterFileInputA-behave" {  } { { "RegisterFileInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212215 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputA " "Found entity 1: RegisterFileInputA" {  } { { "RegisterFileInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileAccess-description " "Found design unit 1: registerFileAccess-description" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212216 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileAccess " "Found entity 1: registerFileAccess" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register7Input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register7Input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register7Input-behave " "Found design unit 1: Register7Input-behave" {  } { { "Register7Input.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register7Input " "Found entity 1: Register7Input" {  } { { "Register7Input.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212217 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PEModifyEnable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PEModifyEnable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212218 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PEEnable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PEEnable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-description " "Found design unit 1: PEEnable-description" {  } { { "PEEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212218 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PCinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCInput-behave " "Found design unit 1: PCInput-behave" {  } { { "PCinput.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212219 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCInput " "Found entity 1: PCInput" {  } { { "PCinput.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212220 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-description " "Found design unit 1: eightBitRegister-description" {  } { { "eightBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212221 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitRegister-description " "Found design unit 1: oneBitRegister-description" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212221 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitRegister " "Found entity 1: oneBitRegister" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextState.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nextState.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NextStateFSMLogic-behave " "Found design unit 1: NextStateFSMLogic-behave" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212222 ""} { "Info" "ISGN_ENTITY_NAME" "1 NextStateFSMLogic " "Found entity 1: NextStateFSMLogic" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540646212222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540646212284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clear main.vhd(196) " "VHDL Signal Declaration warning at main.vhd(196): used implicit default value for signal \"clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C_in main.vhd(208) " "VHDL Signal Declaration warning at main.vhd(208): used explicit default value for signal \"C_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z_in main.vhd(211) " "VHDL Signal Declaration warning at main.vhd(211): used explicit default value for signal \"Z_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_z main.vhd(214) " "Verilog HDL or VHDL warning at main.vhd(214): object \"temp_z\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruction main.vhd(225) " "VHDL Signal Declaration warning at main.vhd(225): used implicit default value for signal \"instruction\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_d main.vhd(254) " "VHDL Signal Declaration warning at main.vhd(254): used implicit default value for signal \"mem_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540646212287 "|IITB_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateFSMLogic NextStateFSMLogic:NxtState " "Elaborating entity \"NextStateFSMLogic\" for hierarchy \"NextStateFSMLogic:NxtState\"" {  } { { "main.vhd" "NxtState" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212288 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_z nextState.vhd(69) " "VHDL Process Statement warning at nextState.vhd(69): signal \"temp_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540646212289 "|IITB_RISC|NextStateFSMLogic:NxtState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitRegister fiveBitRegister:StateChange " "Elaborating entity \"fiveBitRegister\" for hierarchy \"fiveBitRegister:StateChange\"" {  } { { "main.vhd" "StateChange" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitRegister oneBitRegister:C " "Elaborating entity \"oneBitRegister\" for hierarchy \"oneBitRegister:C\"" {  } { { "main.vhd" "C" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitRegister sixteenBitRegister:t1 " "Elaborating entity \"sixteenBitRegister\" for hierarchy \"sixteenBitRegister:t1\"" {  } { { "main.vhd" "t1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALULogic ALULogic:alu " "Elaborating entity \"ALULogic\" for hierarchy \"ALULogic:alu\"" {  } { { "main.vhd" "alu" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended6 SignExtended6:SE6 " "Elaborating entity \"SignExtended6\" for hierarchy \"SignExtended6:SE6\"" {  } { { "main.vhd" "SE6" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9 SignExtended9:SE9 " "Elaborating entity \"SignExtended9\" for hierarchy \"SignExtended9:SE9\"" {  } { { "main.vhd" "SE9" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9spl SignExtended9spl:SE9spl " "Elaborating entity \"SignExtended9spl\" for hierarchy \"SignExtended9spl:SE9spl\"" {  } { { "main.vhd" "SE9spl" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileAccess registerFileAccess:RF1 " "Elaborating entity \"registerFileAccess\" for hierarchy \"registerFileAccess:RF1\"" {  } { { "main.vhd" "RF1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileWriteEnable registerFileWriteEnable:RegWriteEnable " "Elaborating entity \"registerFileWriteEnable\" for hierarchy \"registerFileWriteEnable:RegWriteEnable\"" {  } { { "main.vhd" "RegWriteEnable" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputA RegisterFileInputA:RegInpA " "Elaborating entity \"RegisterFileInputA\" for hierarchy \"RegisterFileInputA:RegInpA\"" {  } { { "main.vhd" "RegInpA" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputC RegisterFileInputC:RegInpC " "Elaborating entity \"RegisterFileInputC\" for hierarchy \"RegisterFileInputC:RegInpC\"" {  } { { "main.vhd" "RegInpC" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputD3 RegisterFileInputD3:RegInpD3 " "Elaborating entity \"RegisterFileInputD3\" for hierarchy \"RegisterFileInputD3:RegInpD3\"" {  } { { "main.vhd" "RegInpD3" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TempRegisterInputA TempRegisterInputA:TempRegA " "Elaborating entity \"TempRegisterInputA\" for hierarchy \"TempRegisterInputA:TempRegA\"" {  } { { "main.vhd" "TempRegA" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TempRegisterInputB TempRegisterInputB:TempRegB " "Elaborating entity \"TempRegisterInputB\" for hierarchy \"TempRegisterInputB:TempRegB\"" {  } { { "main.vhd" "TempRegB" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCInput PCInput:PCInput1 " "Elaborating entity \"PCInput\" for hierarchy \"PCInput:PCInput1\"" {  } { { "main.vhd" "PCInput1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register7Input Register7Input:R7Input " "Elaborating entity \"Register7Input\" for hierarchy \"Register7Input:R7Input\"" {  } { { "main.vhd" "R7Input" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PriorityEncoderBlock " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PriorityEncoderBlock\"" {  } { { "main.vhd" "PriorityEncoderBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEEnable PEEnable:PEEnableBlock " "Elaborating entity \"PEEnable\" for hierarchy \"PEEnable:PEEnableBlock\"" {  } { { "main.vhd" "PEEnableBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder PriorityEncoder:PEBlock " "Elaborating entity \"PriorityEncoder\" for hierarchy \"PriorityEncoder:PEBlock\"" {  } { { "main.vhd" "PEBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityModify PriorityModify:PriorityModif " "Elaborating entity \"PriorityModify\" for hierarchy \"PriorityModify:PriorityModif\"" {  } { { "main.vhd" "PriorityModif" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540646212305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540646212521 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540646212575 "|IITB_RISC|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540646212575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540646212575 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540646212575 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540646212575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540646212611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:46:52 2018 " "Processing ended: Sat Oct 27 18:46:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540646212611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540646212611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540646212611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540646212611 ""}
