## ğŸ‘¨â€ğŸ’» About me 

### ğŸ”¬ Digital IC Design Engineer (Present) | Post-Doctoral Researcher (2022-2024)

- ğŸ“ **Ph.D.** in Computer and Embedded System Engineering at **Universiti Putra Malaysia (UPM), Malaysia**
- â®ï¸ Previous experiences with **ASIC chip tape-out**, **FPGA project**, and **embedded system development**
- ğŸŒ± Currently learning **Git VCS** and **SoC design & verification**
- ğŸ‘€ Interested in **ASIC & FPGA design**, **Design Automation** and **AI Machine Learning**


### ğŸ–¥ï¸ Putra-IoT: 8051-based microcontroller

<img src="P-IoT profile.png?raw=true" width="700" height="480">

**Y. W. Lim**, N. A. Kamsani, R. M. Sidek, S. J. Hashim and F. Z. Rokhani, â€œ[Energy-Performance Optimization via P/N Ratio Sizing with Full Diffusion Layout Structure and Standard Cell Height Tuning in Near-Threshold Voltage Operation](https://ieeexplore.ieee.org/abstract/document/9994729),â€ in IEEE Access, vol. 11, pp. 12536-12546, 2023.