#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 30 10:59:50 2024
# Process ID: 5476
# Current directory: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1
# Command line: vivado.exe -log processing_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processing_system_wrapper.tcl -notrace
# Log file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper.vdi
# Journal file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1\vivado.jou
# Running On: Lenovo, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16890 MB
#-----------------------------------------------------------
source processing_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aidan/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/{C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.cache/ip} 
Command: link_design -top processing_system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.dcp' for cell 'processing_system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.dcp' for cell 'processing_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_top_0_0/processing_system_top_0_0.dcp' for cell 'processing_system_i/top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 914.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0_board.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0_board.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.xdc] for cell 'processing_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.xdc] for cell 'processing_system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[0]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[1]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[2]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[3]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[4]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[5]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[6]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[7]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[8]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[9]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[10]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[11]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[12]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[13]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[0]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[1]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[2]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[3]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[4]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[5]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[6]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[7]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[8]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[9]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[10]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[11]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[12]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[13]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_in'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n_in'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_in'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n_in'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p_in'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports adc_clk_p_in]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:52]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:52]
WARNING: [Vivado 12-646] clock 'adc_clk' not found. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:52]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_dat_a_in[*]}]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:52]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_in[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:53]
WARNING: [Vivado 12-646] clock 'adc_clk' not found. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {adc_dat_b_in[*]}]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_source[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_source[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_source[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_source[0]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_source[1]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_out'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_out'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_out'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cdcs_out'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc]
Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[*]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[0]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[1]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[2]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[3]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[4]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[5]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[6]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[7]'. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 62 Warnings, 59 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1541.285 ; gain = 1034.379
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1543.203 ; gain = 1.918

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1558.391 ; gain = 15.188

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 1 Initialization | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f37a8acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1581c4434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1920.316 ; gain = 0.000
Retarget | Checksum: 1581c4434
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 27 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1581c4434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1920.316 ; gain = 0.000
Constant propagation | Checksum: 1581c4434
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ab95caa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1920.316 ; gain = 0.000
Sweep | Checksum: 1ab95caa0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ab95caa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1920.316 ; gain = 0.000
BUFG optimization | Checksum: 1ab95caa0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ab95caa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1920.316 ; gain = 0.000
Shift Register Optimization | Checksum: 1ab95caa0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ab95caa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1920.316 ; gain = 0.000
Post Processing Netlist | Checksum: 1ab95caa0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 9 Finalization | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1920.316 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              27  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              92  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1920.316 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1920.316 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ce7a4320

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 62 Warnings, 59 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file processing_system_wrapper_drc_opted.rpt -pb processing_system_wrapper_drc_opted.pb -rpx processing_system_wrapper_drc_opted.rpx
Command: report_drc -file processing_system_wrapper_drc_opted.rpt -pb processing_system_wrapper_drc_opted.pb -rpx processing_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1920.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 109a0c285

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1920.316 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5639d10d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.446 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.463 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11b59e66a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 7b5caa36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 2 Global Placement | Checksum: 7b5caa36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.664 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7b5caa36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f47988f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d3a085fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d3a085fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.678 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.731 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.734 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.751 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.753 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c58cda7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1920.316 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.755 . Memory (MB): peak = 1920.316 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27eb8a5a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.756 . Memory (MB): peak = 1920.316 ; gain = 0.000
Ending Placer Task | Checksum: 1ab14bbc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1920.316 ; gain = 0.000
49 Infos, 64 Warnings, 59 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file processing_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file processing_system_wrapper_utilization_placed.rpt -pb processing_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processing_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.316 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1920.316 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1920.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1920.785 ; gain = 0.469
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 64 Warnings, 59 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1926.895 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1926.895 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.895 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1926.895 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.895 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1926.895 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1926.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e18a0efd ConstDB: 0 ShapeSum: c98aacca RouteDB: 0
Post Restoration Checksum: NetGraph: 43795bbc | NumContArr: 2cb61a50 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1f5816b46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.734 ; gain = 48.852

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f5816b46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.734 ; gain = 48.852

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f5816b46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1984.734 ; gain = 48.852
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 21195047a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.215 ; gain = 76.332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21195047a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21195047a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 3.2 Initial Net Routing
 Number of Nodes with overlaps = 0
Phase 3.2 Initial Net Routing | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637
Phase 3 Initial Routing | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637
Phase 4 Rip-up And Reroute | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637
Phase 5 Delay and Skew Optimization | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637
Phase 6.1 Hold Fix Iter | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637
Phase 6 Post Hold Fix | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0123874 %
  Global Horizontal Routing Utilization  = 0.00919118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.520 ; gain = 84.637

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef87fb64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2021.551 ; gain = 85.668

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f7732837

Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2021.551 ; gain = 85.668

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1f7732837

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.551 ; gain = 85.668
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 22090a80a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.551 ; gain = 85.668
Ending Routing Task | Checksum: 22090a80a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.551 ; gain = 85.668

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 64 Warnings, 59 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.551 ; gain = 94.656
INFO: [runtcl-4] Executing : report_drc -file processing_system_wrapper_drc_routed.rpt -pb processing_system_wrapper_drc_routed.pb -rpx processing_system_wrapper_drc_routed.rpx
Command: report_drc -file processing_system_wrapper_drc_routed.rpt -pb processing_system_wrapper_drc_routed.pb -rpx processing_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processing_system_wrapper_methodology_drc_routed.rpt -pb processing_system_wrapper_methodology_drc_routed.pb -rpx processing_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processing_system_wrapper_methodology_drc_routed.rpt -pb processing_system_wrapper_methodology_drc_routed.pb -rpx processing_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processing_system_wrapper_power_routed.rpt -pb processing_system_wrapper_power_summary_routed.pb -rpx processing_system_wrapper_power_routed.rpx
Command: report_power -file processing_system_wrapper_power_routed.rpt -pb processing_system_wrapper_power_summary_routed.pb -rpx processing_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 64 Warnings, 59 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processing_system_wrapper_route_status.rpt -pb processing_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processing_system_wrapper_timing_summary_routed.rpt -pb processing_system_wrapper_timing_summary_routed.pb -rpx processing_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processing_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processing_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processing_system_wrapper_bus_skew_routed.rpt -pb processing_system_wrapper_bus_skew_routed.pb -rpx processing_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2023.453 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2023.453 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2023.453 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2023.453 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.453 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2023.453 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2023.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 11:00:33 2024...
