git clone --depth 1 --no-tags https://github.com/novaELLIAS/BitLocker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415247480
git clone --depth 1 --no-tags https://github.com/apantelopoulos/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415352700
git clone --depth 1 --no-tags https://github.com/markus-zzz/wrapped_sid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415622072
git clone --depth 1 --no-tags https://github.com/mdodovic/VLSI-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415656907
git clone --depth 1 --no-tags https://github.com/rupal13g/MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415585076
git clone --depth 1 --no-tags https://github.com/rupal13g/DEMUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417893382
git clone --depth 1 --no-tags https://github.com/mfkiwl/DTW_co_processor_front_end.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418692101
git clone --depth 1 --no-tags https://github.com/linkingmon/MEMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420106197
git clone --depth 1 --no-tags https://github.com/Khaliddxx/Verilog-auto-tbgen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413388179
git clone --depth 1 --no-tags https://github.com/MNicoleR/RISC-V-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413116679
git clone --depth 1 --no-tags https://github.com/cohort-project/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416992718
git clone --depth 1 --no-tags https://github.com/rodrigowue/macish_like.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417332748
git clone --depth 1 --no-tags https://github.com/saiharishk/Mux-using-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414493704
git clone --depth 1 --no-tags https://github.com/Ranit713/Feature-Extraction-from-Trust-Hub-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414506993
git clone --depth 1 --no-tags https://github.com/sasankauppuluri/Y-86-Processor-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413325409
git clone --depth 1 --no-tags https://github.com/pato98115/arqui-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420520456
git clone --depth 1 --no-tags https://github.com/jrmoulton/SevenSegmentImage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409697722
git clone --depth 1 --no-tags https://github.com/ZackPu/git_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409678683
git clone --depth 1 --no-tags https://github.com/Melanooma/GoWinTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412097540
git clone --depth 1 --no-tags https://github.com/Halmach/Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412129070
git clone --depth 1 --no-tags https://github.com/hn957/EC605_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412689521
git clone --depth 1 --no-tags https://github.com/marykkwon/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412694235
git clone --depth 1 --no-tags https://github.com/ruofan-he/verilog_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413097737
git clone --depth 1 --no-tags https://github.com/Gabrielgr01/Sumador_ASCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411153776
git clone --depth 1 --no-tags https://github.com/wackozz/isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411196177
git clone --depth 1 --no-tags https://github.com/pojchrpol/fpga-snowball-fireball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411589222
git clone --depth 1 --no-tags https://github.com/Yinwhe/XCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411586295
git clone --depth 1 --no-tags https://github.com/MEslamM/VerilogHDL-MIPS-processor-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410619634
git clone --depth 1 --no-tags https://github.com/Electrum9/ece154a-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411126443
git clone --depth 1 --no-tags https://github.com/emily0622/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410600706
git clone --depth 1 --no-tags https://github.com/juj7347/MIPS_Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410167196
git clone --depth 1 --no-tags https://github.com/VLSIlearner/2x1-MUX_NML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409572754
git clone --depth 1 --no-tags https://github.com/Lhtie/RISC-V_CPU-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410276726
git clone --depth 1 --no-tags https://github.com/HarkonenBade/I2C-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413833941
git clone --depth 1 --no-tags https://github.com/stopaimme/CUPEC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408071250
git clone --depth 1 --no-tags https://github.com/redclould/CS10920_ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408719179
git clone --depth 1 --no-tags https://github.com/tkgdsg/z80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410135227
git clone --depth 1 --no-tags https://github.com/MonteJuanppy/Proyecto-de-Digitales-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413211366
git clone --depth 1 --no-tags https://github.com/Sahanaparu/codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413661650
git clone --depth 1 --no-tags https://github.com/Krutheeka-RKJ/Resume-Proofs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414957445
git clone --depth 1 --no-tags https://github.com/sazJal/ssr-pl-platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415153200
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414528836
git clone --depth 1 --no-tags https://github.com/nptyagi920/Design-and-Implementation-of-a-Vending-Machine-Controller-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417408111
git clone --depth 1 --no-tags https://github.com/idsdlab/system_programming_fa21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417765606
git clone --depth 1 --no-tags https://github.com/varunmadhavam/microwatt_arty_led_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419590576
git clone --depth 1 --no-tags https://github.com/KaushikThumar/Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418553326
git clone --depth 1 --no-tags https://github.com/nicoladilillo/Lab-testing_and_fault_tolerance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420364548
git clone --depth 1 --no-tags https://github.com/akshat1712/CS203-Project_2020CSB1068_2020CSB1112.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420458711
git clone --depth 1 --no-tags https://github.com/OlegGlo/2DA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418046133
git clone --depth 1 --no-tags https://github.com/stormteeth/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409085088
git clone --depth 1 --no-tags https://github.com/Saumya0206/TrafficSignal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409337362
git clone --depth 1 --no-tags https://github.com/Kenji2021K/Gate-Level-Modeling-Part-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408547734
git clone --depth 1 --no-tags https://github.com/manoj9896/CS698-Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410771158
git clone --depth 1 --no-tags https://github.com/puvali/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415452455
git clone --depth 1 --no-tags https://github.com/ssemenidov/itmo-comp-arch-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416063066
git clone --depth 1 --no-tags https://github.com/Abdulwadoodd/LumosRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415986787
git clone --depth 1 --no-tags https://github.com/gergoerdi/vtr-verilog-to-routing-issue-570.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415546730
git clone --depth 1 --no-tags https://github.com/chi1027/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416002773
git clone --depth 1 --no-tags https://github.com/anall/bug-openlane_hang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413860654
git clone --depth 1 --no-tags https://github.com/nakahara457/float-like-quire-posit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414033199
git clone --depth 1 --no-tags https://github.com/Koteyko/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416832563
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415768469
git clone --depth 1 --no-tags https://github.com/erickjmz/proyecto_dig_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413255637
git clone --depth 1 --no-tags https://github.com/saiharishk/D-Latch-using-NAND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414514277
git clone --depth 1 --no-tags https://github.com/saiharishk/8-input-descending-order.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414511935
git clone --depth 1 --no-tags https://github.com/harrisonpham/randsack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414822257
git clone --depth 1 --no-tags https://github.com/Embeddedroid/2_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411688380
git clone --depth 1 --no-tags https://github.com/yimy-liu/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411734670
git clone --depth 1 --no-tags https://github.com/sasankauppuluri/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413322247
git clone --depth 1 --no-tags https://github.com/marcotulio956/boring.cyclesLAOCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414733638
git clone --depth 1 --no-tags https://github.com/eilims/EE216A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419105937
git clone --depth 1 --no-tags https://github.com/dirkmo/uartmaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419850319
git clone --depth 1 --no-tags https://github.com/Alvinsoor/RISC-V-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418575746
git clone --depth 1 --no-tags https://github.com/bretthannigan/sensor-readout-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411694863
git clone --depth 1 --no-tags https://github.com/sghuang19/sme-309.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412433034
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2013_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410240729
git clone --depth 1 --no-tags https://github.com/sy2es94098/whack_a_mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412767542
git clone --depth 1 --no-tags https://github.com/Omid-SH/computer_structure_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408581188
git clone --depth 1 --no-tags https://github.com/grobereiner/L1-Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408591670
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesignLab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415769470
git clone --depth 1 --no-tags https://github.com/Joshua-Vardeleon/Verliog-Calculator-with-Python-Middleware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415198607
git clone --depth 1 --no-tags https://github.com/Mr-Bie/DigitalDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415336204
git clone --depth 1 --no-tags https://github.com/hyunsu4020/TestLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414900289
git clone --depth 1 --no-tags https://github.com/ryoon42894/Temperature-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415658979
git clone --depth 1 --no-tags https://github.com/Stevensayhello/ELEC402_PROJ2_FOOD_DISPENSER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415245914
git clone --depth 1 --no-tags https://github.com/max-blabla/CPU-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416373182
git clone --depth 1 --no-tags https://github.com/tslotboom/cme_433_lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420218372
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2012_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418092601
git clone --depth 1 --no-tags https://github.com/Xiaodx912/AlicePU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419784561
git clone --depth 1 --no-tags https://github.com/KartikayIITRpr/Home-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420061820
git clone --depth 1 --no-tags https://github.com/someone755/arty_s7_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417911555
git clone --depth 1 --no-tags https://github.com/cstandy/dsp-fir-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417914610
git clone --depth 1 --no-tags https://github.com/JackyPro/FPGA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419538859
git clone --depth 1 --no-tags https://github.com/adatiaaman/Parking-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420470618
git clone --depth 1 --no-tags https://github.com/2000Varun/Iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416468745
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414530804
git clone --depth 1 --no-tags https://github.com/BilalDawood01/Digital_Systems_Design_B02G1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414752440
git clone --depth 1 --no-tags https://github.com/riagus99/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414844553
git clone --depth 1 --no-tags https://github.com/nameer1811/HDL-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417366146
