
uart_bclk
#########

.. TODO:: No documentation available.
old comments:
	UART BAUD rate generator
	bclk_r    = bit clock is rising
	bclk_x8_r = bit clock times 8 is rising


.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/uart/uart_bclk.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 50-61

Source file: `io/uart/uart_bclk.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/uart/uart_bclk.vhdl>`_


	 