Problem: Prob029_m2014_q4g
Code file: results\phi4_14b_0shot_temp0_0_topP0_01\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 2):

results\phi4_14b_0shot_temp0_0_topP0_01\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv:10: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\phi4_14b_0shot_temp0_0_topP0_01\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv:10: error: Failed to evaluate event expression 'posedge clk'.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv:14: warning: A procedural assign statement cannot be synthesized in an always_ff process.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv:17: warning: A procedural assign statement cannot be synthesized in an always_ff process.
2 error(s) during elaboration.
