
---

# ğŸŒ† **WEEK 6 â€“ DAY 3: The Art of Floorplanning and Library Cells**

Welcome to Day 2 of our silicon journey!
If yesterday was about understanding how ideas become silicon (RTL â†’ GDSII), today is about **how we arrange that silicon city** â€” planning where every building, road, and light pole will go before construction begins.

---

## ğŸ™ï¸ **1. Good vs Bad Floorplan â€“ The Blueprint of a Silicon City**

Think of your chip as a **mini city**.
Every logic block, memory, and pin is a building that must fit into the right spot.
A **good floorplan** is like a well-organized city â€” roads are short, traffic flows smoothly, and power reaches every corner.
A **bad floorplan**? Think messy streets, long cables, power drops, and chaos.

### ğŸš¦ What Makes a Good Floorplan

* Balanced **aspect ratio** â€” not too long or too wide (a square core is often best).
* Optimal **utilization** â€” cells fill the area efficiently but not too tightly (usually 50â€“70%).
* Smart **placement of big blocks** like memory and I/O ports to reduce wire congestion.
* Robust **power grid** to distribute current evenly.
* Clear **routing channels** between major blocks.

---

## ğŸ“ **2. Core, Die, and Utilization â€“ Setting Up the Chip Canvas**

When designing, we define two important boundaries:

* **Die Area:** The total area of the chip (the outer wall of our city).
* **Core Area:** The active region inside the die where all standard cells live.

### âš™ï¸ **Utilization Factor**

This tells how much of your core is filled with cells.
If utilization is too high â†’ cells are jammed â†’ routing fails.
Too low â†’ wasted area â†’ inefficient chip.

[
Utilization = \frac{Area_{netlist}}{Area_{core}}
]

### ğŸ§­ **Aspect Ratio**

Like the shape of your land:
[
Aspect\ Ratio = \frac{Height}{Width}
]
A 1:1 ratio makes routing balanced in both directions.

---

## ğŸ§± **3. Pre-Placed Cells â€“ The Landmarks**

Before automatic placement begins, some buildings are already fixed â€” these are **pre-placed cells**.
Theyâ€™re big and special â€” think of **memory blocks, PLLs, analog IPs**, or **macros**.
Their positions affect routing and timing, so we pin them down early â€” like placing hospitals and schools before houses.

---

## âš¡ **4. Decoupling Capacitors â€“ The Shock Absorbers**

Digital logic switches millions of times per second, causing small voltage fluctuations.
To prevent the cityâ€™s lights from flickering, we place **decoupling capacitors (decaps)** â€” tiny energy reservoirs that release charge when needed.
They keep the supply voltage stable and minimize **IR drop** and noise.

---

## ğŸ”‹ **5. Power Planning â€“ The Cityâ€™s Electrical Grid**

Now we lay the power lines!
A **Power Distribution Network (PDN)** is built like a **metal mesh** connecting all VDD (power) and VSS (ground) lines.
These are arranged as:

* **Rings** around the core
* **Straps** (horizontal/vertical highways) distributing power
* **Vias** connecting multiple metal layers

Without good power planning, parts of the chip might â€œbrown outâ€ â€” losing voltage and failing timing.

---

## ğŸ“¡ **6. Pin Placement â€“ The Cityâ€™s Gates**

Pins are where signals enter and leave the chip â€” like city gates connecting to highways.
Their placement along the die boundary ensures easy access for external signals.
We group them based on function â€” inputs on one side, outputs on another â€” for minimal routing complexity.

---

## ğŸš§ **7. Placement Blockages â€“ No-Entry Zones**

Not every area inside the core is free for placement.
Certain zones must remain clear â€” around pre-placed macros or along the edges for I/O routing.
These are called **placement blockages**, ensuring cells donâ€™t spill into restricted regions.

---

## ğŸ–¥ï¸ **8. Running Floorplan in OpenLANE**

When we execute:

```bash
run_floorplan
```

OpenLANE:

* Calculates the core and die size
* Sets utilization and aspect ratio
* Places pins and tap cells
* Builds the power grid

The output files record all dimensions, pin placements, and PDN details.

Example from DEF file:

```
DIE AREA (0,0) to (660685,671405);
```

That translates to:

* Width = 660.685 Î¼m
* Height = 671.405 Î¼m
* Area = 443,520.41 Î¼mÂ²

A snapshot of your chipâ€™s skeleton!

---

## ğŸ§­ **9. Visualizing the Floorplan in Magic**

We can now open the floorplan in **Magic Layout Tool**:

```bash
magic -T sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.floorplan.def &
```

Once inside Magic:

* Press `v` to fit the layout
* Use `z` to zoom
* Use `what` in the `tkcon` console to identify selected components

Youâ€™ll spot:

* **Tap Cells:** placed diagonally across the core (for well and substrate ties)
* **Standard Cells:** at the boundary, neatly aligned and waiting for placement

---

## ğŸ§© **10. Placement â€“ Building the City**

Now that the floorplan is ready, we move to **placement** â€” arranging all the standard cells on the grid.

### ğŸªœ **Step 1: Binding Logic to Physical Cells**

Each logical component in the netlist is linked to a real, physical cell from the standard library (like connecting your city blueprint to actual buildings).

### ğŸ§® **Step 2: Placement Stages**

* **Global Placement:** Roughly positions cells to minimize total wirelength and congestion.
* **Detailed Placement:** Aligns cells legally to rows with no overlaps.

### ğŸ§  **Step 3: Optimization**

After placement, the tool:

* Inserts buffers (repeaters) for long routes.
* Reduces wire congestion.
* Maintains signal quality for next stages (clocking and routing).

Command:

```bash
run_placement
```

---

## ğŸ—ï¸ **11. Observing Placement in Magic**

View your layout again:

```bash
magic -T sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def &
```

Youâ€™ll see a dense grid of neatly arranged standard cells â€” your chipâ€™s city now fully populated!

---

## ğŸ§¬ **12. Library Cells â€“ The Building Blocks of Silicon**

Library cells are the **DNA** of digital design.
Every AND, OR, NAND, NOR, and D flip-flop comes from a *library* that defines its shape, timing, and power.

### ğŸ“˜ **Library Cell Design Flow**

1. **Circuit Design:** Create transistor-level schematics.
2. **Layout Design:** Convert the schematic into geometric layers.
3. **Characterization:** Simulate and extract parameters like timing, power, and noise.

**Outputs:**

* GDSII (layout geometry)
* LEF (abstract physical info)
* CDL/SPICE netlist
* Liberty (.lib) files with timing and power models

---

## âš¡ **13. Timing Characterization Example â€“ CMOS Inverter**

Imagine characterizing a simple inverter:

1. Read transistor models (PMOS, NMOS).
2. Apply power supply and load capacitance.
3. Stimulate with rising/falling edges.
4. Measure:

   * **Propagation delay (t_pd)** â†’ how long output lags after input changes
   * **Transition time (t_rise / t_fall)** â†’ how fast the output switches

Defined using voltage thresholds:

| Parameter                   | Meaning                  | Typical Value |
| --------------------------- | ------------------------ | ------------- |
| in_rise_thr / in_fall_thr   | Input crossing point     | 50%           |
| out_rise_thr / out_fall_thr | Output crossing point    | 50%           |
| slew_high / low thresholds  | Define rise/fall regions | 20%â€“80%       |

Tools like **GUNA** perform these simulations and generate timing models that OpenLANE uses during synthesis and STA.

---

## ğŸ§­ **14. Why Floorplanning Matters**

Floorplanning defines the destiny of your chip.
A poor plan leads to congestion, voltage drops, and timing failures.
A well-crafted floorplan ensures:
âœ… Balanced power and signal flow
âœ… Shorter routing paths
âœ… Better performance and yield

Itâ€™s like city planning â€” once the roads are built, moving them is nearly impossible!

---

## ğŸ **Summary Table**

| Concept              | Meaning / Purpose                 |
| -------------------- | --------------------------------- |
| **Core & Die**       | Define chip boundaries            |
| **Utilization**      | Controls cell density             |
| **Aspect Ratio**     | Sets chip shape                   |
| **Pre-Placed Cells** | Fixed large blocks                |
| **Decaps**           | Power stabilizers                 |
| **PDN**              | Power delivery network            |
| **Pins**             | I/O interfaces                    |
| **Blockages**        | Keep-out zones                    |
| **Placement**        | Positioning of standard cells     |
| **Library Cells**    | Standard building blocks of logic |
| **Characterization** | Deriving timing and power models  |

---
