{"Caption":"    Figure 3. Wave dynamic digital logic (WDDL): precharge generation and compound gate composition. ","ImageText":[{"Text":"precharge","TextBB":[463.832,301.858,501.107,309.24],"Rotation":0},{"Text":"inputs","TextBB":[470.832,310.691,493.94,318.073],"Rotation":0},{"Text":"AOI221X1","TextBB":[576.165,316.958,608.49,323.563],"Rotation":0},{"Text":"INVX2","TextBB":[616.165,316.958,636.157,323.563],"Rotation":0},{"Text":"A1","TextBB":[539.332,328.905,545.988,334.067],"Rotation":0},{"Text":"B0","TextBB":[539.332,338.572,546.155,343.733],"Rotation":0},{"Text":"Y","TextBB":[654.832,344.238,658.418,349.4],"Rotation":0},{"Text":"B1","TextBB":[539.332,350.905,546.155,356.067],"Rotation":0},{"Text":"C0","TextBB":[539.332,360.571,546.155,365.733],"Rotation":0},{"Text":"precharge","TextBB":[712.332,305.858,749.607,313.24],"Rotation":0},{"Text":"register","TextBB":[716.832,314.858,744.989,322.24],"Rotation":0},{"Text":"AOI221X2","TextBB":[571.832,306.025,607.774,313.407],"Rotation":0},{"Text":"gate","TextBB":[609.832,306.025,625.774,313.407],"Rotation":0},{"Text":"A0","TextBB":[539.332,316.572,545.988,321.733],"Rotation":0},{"Text":"clk","TextBB":[472.832,368.025,483.44,375.407],"Rotation":0},{"Text":"A0","TextBB":[539.332,368.905,545.988,374.067],"Rotation":0},{"Text":"OAI221X1","TextBB":[576.165,369.458,608.49,376.063],"Rotation":0},{"Text":"INVX2","TextBB":[616.165,369.458,636.157,376.063],"Rotation":0},{"Text":"clk","TextBB":[686.332,375.525,697.107,382.907],"Rotation":0},{"Text":"A1","TextBB":[539.332,381.238,545.988,386.4],"Rotation":0},{"Text":"B0","TextBB":[539.332,390.905,546.155,396.067],"Rotation":0},{"Text":"clk","TextBB":[442.332,398.358,453.107,405.74],"Rotation":0},{"Text":"prch.","TextBB":[466.665,398.181,481.702,404.065],"Rotation":0},{"Text":"eval.","TextBB":[489.498,398.181,503.202,404.065],"Rotation":0},{"Text":"Y","TextBB":[654.832,396.571,658.418,401.733],"Rotation":0},{"Text":"B1","TextBB":[539.332,403.238,546.155,408.4],"Rotation":0},{"Text":"OR","TextBB":[678.165,397.025,689.717,404.407],"Rotation":0},{"Text":"gate","TextBB":[691.832,397.025,707.774,404.407],"Rotation":0},{"Text":"AND","TextBB":[725.498,397.025,742.05,404.407],"Rotation":0},{"Text":"gate","TextBB":[744.332,397.025,760.107,404.407],"Rotation":0},{"Text":"C0","TextBB":[539.332,413.071,546.155,418.233],"Rotation":0},{"Text":"Encryption","TextBB":[531.665,435.191,571.863,442.573],"Rotation":0},{"Text":"Module","TextBB":[538.332,444.191,565.274,451.573],"Rotation":0}],"Mention":["two positive complementary gates. A positive gate produces a \nzero output for an all-zero input. A complementary (or dual) gate \ncomputes the false output of the original logic gate using the false \ninputs of the original gate. Figure 3 (bottom right) shows the \nWDDL AND and OR gates. In the precharge phase, both true and \nfalse inputs are set to 0. This puts the output of the gate at 0. This \n0 precharge value travels as the input to the next gate, creating a \nprecharge \u2018wave\u2019. In the evaluation phase, each input signal is \ndifferential and the WDDL gate calculates a differential output. \nSpecial registers and input converters launch the precharge value. \nThey produce an all-zero output in the precharge phase (clk-signal \nhigh) but let the differential signal through during the evaluation \nphase (clk-signal low).  \n"],"Page":3,"Number":3,"Type":"Figure","CaptionBB":[460,465,755,493],"Height":1100,"Width":850,"DPI":100,"ImageBB":[440,293,777,460]}