// Seed: 1230230673
module module_0 (
    output uwire id_0,
    input wire module_0,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8,
    input tri id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  assign id_5 = 1'b0 - 1;
  assign id_7 = 1;
  wire id_14;
  assign id_10 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  wire id_2,
    output tri0 id_3
);
  always @(&id_1 or 1'b0) #1;
  module_0(
      id_3, id_2, id_0, id_2, id_2, id_3, id_2, id_3, id_2, id_0, id_3, id_1, id_1
  );
endmodule
