============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:55:05 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int2)              launch                                    0 R 
TOP
  genblk1[2].genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
        drc_bufs59/A                                           +0     109   
        drc_bufs59/Y          BUFX2             6 17.3   42   +56     165 R 
      ctr/countval[1] 
      g185/A                                                   +0     165   
      g185/Y                  INVX1             3  7.8   26   +36     201 F 
      g181/B                                                   +0     201   
      g181/Y                  OAI21X1           1  2.0   40   +43     244 R 
      g177/C                                                   +0     244   
      g177/Y                  OAI21X1           1  2.2    5   +22     265 F 
    sng_multi/sn_out[1] 
    g19/A                                                      +0     265   
    g19/Y                     NAND3X1           1  1.5   34   +32     298 R 
    drc_bufs/A                                                 +0     298   
    drc_bufs/Y                BUFX2             1  1.6    8   +34     331 R 
    g18/A                                                      +0     331   
    g18/Y                     INVX1             2  3.3   15   +18     349 F 
  genblk1[2].genblk1.sng/sn_out 
  g24/B                                                        +0     349   
  g24/Y                       AND2X1            1  1.9   16   +44     392 F 
  g22/A                                                        +0     392   
  g22/Y                       AND2X1            7 26.4   84   +84     476 F 
  stoch2bin/en 
    g3/A                                                       +0     476   
    g3/Y                      AND2X1            1  5.0   25   +50     525 F 
    g192/A                                                     +0     525   
    g192/Y                    XOR2X1            1  2.0   42   +34     559 R 
    countval_reg[6]/D         DFFSR                            +0     559   
    countval_reg[6]/CLK       setup                       0   +84     644 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4306ps 
Start-point  : TOP/genblk1[2].genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[6]/D
