                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed Jun 11 16:19:32 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'rtl/defines.v'
Parsing design file 'rtl/alu.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/alu.v'.
Parsing design file 'rtl/multiplier.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/multiplier.v'.
Parsing design file 'rtl/immediate_generator.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/immediate_generator.v'.
Parsing design file 'rtl/ex_alu_mul_mux.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/ex_alu_mul_mux.v'.
Parsing design file 'rtl/control_unit.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/control_unit.v'.
Parsing design file 'rtl/register_file.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/register_file.v'.
Parsing design file 'rtl/memory/instruction_memory.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/memory/instruction_memory.v'.
Parsing design file 'rtl/memory/data_memory.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/memory/data_memory.v'.
Parsing design file 'rtl/pipeline_stages/if_stage.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_stages/if_stage.v'.
Parsing design file 'rtl/pipeline_stages/id_stage.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_stages/id_stage.v'.
Parsing design file 'rtl/pipeline_stages/ex_stage.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_stages/ex_stage.v'.
Parsing design file 'rtl/pipeline_stages/mem_stage.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_stages/mem_stage.v'.
Parsing design file 'rtl/pipeline_stages/wb_stage.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_stages/wb_stage.v'.
Parsing design file 'rtl/pipeline_registers/if_id_register.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_registers/if_id_register.v'.
Parsing design file 'rtl/pipeline_registers/id_ex_register.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_registers/id_ex_register.v'.
Parsing design file 'rtl/pipeline_registers/ex_mem_register.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_registers/ex_mem_register.v'.
Parsing design file 'rtl/pipeline_registers/mem_wb_register.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pipeline_registers/mem_wb_register.v'.
Parsing design file 'rtl/pc_logic.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/pc_logic.v'.
Parsing design file 'rtl/hazard_unit.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/hazard_unit.v'.
Parsing design file 'rtl/cpu_top.v'
Parsing included file 'rtl/defines.v'.
Back to file 'rtl/cpu_top.v'.
Parsing design file 'testbench/cpu_riscv_tb.v'
Parsing included file 'rtl/defines.v'.
Back to file 'testbench/cpu_riscv_tb.v'.
Top Level Modules:
       cpu_riscv_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
rtl/cpu_top.v, 425
cpu_top, "hazard_unit u_hazard_unit( .id_rs1_addr_i (rs1_addr_rf),  .id_rs2_addr_i (rs2_addr_rf),  .id_mem_read_i (mem_read_id),  .ex_rd_addr_i (rd_addr_id_ex),  .ex_reg_write_i (reg_write_id_ex),  .ex_mem_read_i (mem_read_id_ex),  .mem_rd_addr_i (rd_addr_ex_mem_reg),  .mem_reg_write_i (reg_write_ex_mem_reg),  .branch_jump_request_mem_i (branch_jump_request_mem),  .pc_sel_decision_mem_i (pc_sel_decision_mem),  .wb_rd_addr_i (rd_addr_mem_wb),  .wb_reg_write_i (reg_write_mem_wb),  .pc_stall_o (pc_stall_hazard),  .if_id_stall_o (if_id_stall_hazard),  .if_id_flush_o (if_id_flush_hazard),  .id_ex_stall_o (id_ex_stall_hazard),  .id_ex_flush_o (id_ex_flush_hazard),  .forward_a_select_o (forward_a_select_hazard),  .forward_b_select_o (forward_b_select_hazard),  .pc_sel_f ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module hazard_unit
recompiling module cpu_riscv_tb
Both modules done.
make[1]: Entering directory `/home/jiangchuanc/Desktop/Design_CPU/csrc'
make[1]: Leaving directory `/home/jiangchuanc/Desktop/Design_CPU/csrc'
make[1]: Entering directory `/home/jiangchuanc/Desktop/Design_CPU/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simulation_output/riscv_cpu ]; then chmod a-x ../simulation_output/riscv_cpu; fi
g++  -o ../simulation_output/riscv_cpu      -rdynamic  -Wl,-rpath='$ORIGIN'/riscv_cpu.daidir -Wl,-rpath=./riscv_cpu.daidir -Wl,-rpath=/cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib -L/cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _35356_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /cad/synopsys/vcs-mx/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simulation_output/riscv_cpu up to date
make[1]: Leaving directory `/home/jiangchuanc/Desktop/Design_CPU/csrc'
CPU time: 3.103 seconds to compile + .922 seconds to elab + .940 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
