<module name="CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_PID" acronym="CTRLMMR_PID" offset="0x2000" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit - Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x180" description="Module functional identifier - CTRL MMR" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision number" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MMR_CFG1" acronym="CTRLMMR_MMR_CFG1" offset="0x2008" width="32" description="">
    <bitfield id="PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0xBF" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_DEVSTAT" acronym="CTRLMMR_MAIN_DEVSTAT" offset="0x2030" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="8" begin="7" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_BOOTCFG" acronym="CTRLMMR_MAIN_BOOTCFG" offset="0x2034" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BOOTMODE" width="8" begin="7" end="0" resetval="0xX" description="Specifies the device Primary and Backup boot media as latched at PORz" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MAIN_FEATURE_STAT1" acronym="CTRLMMR_MAIN_FEATURE_STAT1" offset="0x2044" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MCAN_FD_EN" width="1" begin="16" end="16" resetval="0xX" description="FD mode is supported on MAIN MCAN interfaces when set" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_IPC_SET8" acronym="CTRLMMR_IPC_SET8" offset="0x2120" width="32" description="">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET9" acronym="CTRLMMR_IPC_SET9" offset="0x2124" width="32" description="">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET16" acronym="CTRLMMR_IPC_SET16" offset="0x2140" width="32" description="">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_SET17" acronym="CTRLMMR_IPC_SET17" offset="0x2144" width="32" description="">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_IPC_CLR8" acronym="CTRLMMR_IPC_CLR8" offset="0x21A0" width="32" description="">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR9" acronym="CTRLMMR_IPC_CLR9" offset="0x21A4" width="32" description="">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR16" acronym="CTRLMMR_IPC_CLR16" offset="0x21C0" width="32" description="">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_IPC_CLR17" acronym="CTRLMMR_IPC_CLR17" offset="0x21C4" width="32" description="">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_PCI_DEVICE_ID" acronym="CTRLMMR_PCI_DEVICE_ID" offset="0x2210" width="32" description="">
    <bitfield id="DEVICE_ID" width="16" begin="31" end="16" resetval="0xB00F" description="Product ID" range="" rwaccess="WOT"/>
    <bitfield id="VENDOR_ID" width="16" begin="15" end="0" resetval="0x104C" description="TI Vendor ID" range="" rwaccess="WOT"/>
  </register>
  <register id="CTRLMMR_USB_DEVICE_ID" acronym="CTRLMMR_USB_DEVICE_ID" offset="0x2220" width="32" description="">
    <bitfield id="DEVICE_ID" width="16" begin="31" end="16" resetval="0x6164" description="Product ID" range="" rwaccess="WOT"/>
    <bitfield id="VENDOR_ID" width="16" begin="15" end="0" resetval="0x451" description="TI Vendor ID" range="" rwaccess="WOT"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK0" acronym="CTRLMMR_LOCK0_KICK0" offset="0x3008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK0_KICK1" acronym="CTRLMMR_LOCK0_KICK1" offset="0x300C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_INTR_RAW_STAT" acronym="CTRLMMR_INTR_RAW_STAT" offset="0x3010" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy violation occurred (attempt to write a Proxy1 claimed register through its Proxy0 address)" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to read or write a register with insufficient security or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_STAT_CLR" acronym="CTRLMMR_INTR_STAT_CLR" offset="0x3014" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EN_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Enabled proxy interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_INTR_EN_SET" acronym="CTRLMMR_INTR_EN_SET" offset="0x3018" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR_EN_SET" width="1" begin="3" end="3" resetval="0x0" description="Proxy interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_INTR_EN_CLR" acronym="CTRLMMR_INTR_EN_CLR" offset="0x301C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_EOI" acronym="CTRLMMR_EOI" offset="0x3020" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VECTOR" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_FAULT_ADDR" acronym="CTRLMMR_FAULT_ADDR" offset="0x3024" width="32" description="">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_TYPE" acronym="CTRLMMR_FAULT_TYPE" offset="0x3028" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_ATTR" acronym="CTRLMMR_FAULT_ATTR" offset="0x302C" width="32" description="">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FAULT_CLR" acronym="CTRLMMR_FAULT_CLR" offset="0x3030" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM0" acronym="CTRLMMR_P0_CLAIM0" offset="0x3100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM1" acronym="CTRLMMR_P0_CLAIM1" offset="0x3104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM2" acronym="CTRLMMR_P0_CLAIM2" offset="0x3108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM3" acronym="CTRLMMR_P0_CLAIM3" offset="0x310C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM4" acronym="CTRLMMR_P0_CLAIM4" offset="0x3110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P0_CLAIM5" acronym="CTRLMMR_P0_CLAIM5" offset="0x3114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB0_CTRL" acronym="CTRLMMR_USB0_CTRL" offset="0x6000" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SERDES_SEL" width="1" begin="27" end="27" resetval="0x0" description="Serdes Selection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="27" begin="26" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USB0_PHY_CTRL" acronym="CTRLMMR_USB0_PHY_CTRL" offset="0x6008" width="32" description="">
    <bitfield id="CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY core voltage" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_ENET1_CTRL" acronym="CTRLMMR_ENET1_CTRL" offset="0x6044" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port1 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET2_CTRL" acronym="CTRLMMR_ENET2_CTRL" offset="0x6048" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port2 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port2 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET3_CTRL" acronym="CTRLMMR_ENET3_CTRL" offset="0x604C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port3 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port3 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ENET4_CTRL" acronym="CTRLMMR_ENET4_CTRL" offset="0x6050" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port4 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PORT_MODE_SEL" width="3" begin="2" end="0" resetval="0x2" description="Selects Ethernet switch Port4 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII 4h - QSGMII 5h - XFI (not supported) 6h - QSGMII_SUB 7h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE1_CTRL" acronym="CTRLMMR_PCIE1_CTRL" offset="0x6074" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_COUNT" width="2" begin="9" end="8" resetval="0x0" description="Configures the PCIe lane count" range="" rwaccess="RW"/>
    <bitfield id="MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GENERATION_SEL" width="2" begin="1" end="0" resetval="0x2" description="Configures the PCIe generation support in the PCIe capabilities linked-list 1h - Gen2 - Controller advertises Gen1 &amp;amp;amp; Gen2 capability and link operates at either speed 2h - Gen3 - Controller advertises Gen1, Gen2, &amp;amp;amp; Gen3 capability and link operates at any of the three speeds 3h - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN0_CTRL" acronym="CTRLMMR_SERDES0_LN0_CTRL" offset="0x6080" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function 0h - IP1 - Enet Switch Q/SGMII Lane 3 1h - IP2 - PCIe1 Lane0 2h - IP3 - Not used 3h - IP4 - Not used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN1_CTRL" acronym="CTRLMMR_SERDES0_LN1_CTRL" offset="0x6084" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane1 function 0h - IP1 - Enet Switch Q/SGMII Lane 4 1h - IP2 - PCIe1 Lane1 2h - IP3 - USB3 3h - IP4 - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN2_CTRL" acronym="CTRLMMR_SERDES0_LN2_CTRL" offset="0x6088" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane2 function 0h - IP1 - Enet Switch Q/SGMII Lane 1 1h - IP2 - PCIe1 Lane2 2h - IP3 - Not Used 3h - IP4 - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_LN3_CTRL" acronym="CTRLMMR_SERDES0_LN3_CTRL" offset="0x608C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane3 function 0h - IP1 - Enet Switch Q/SGMII Lane 2 1h - IP2 - PCIe1 Lane3 2h - IP3 - USB3 3h - IP4 - Not Used" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CTRL" acronym="CTRLMMR_SERDES0_CTRL" offset="0x60E0" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_EPWM0_CTRL" acronym="CTRLMMR_EPWM0_CTRL" offset="0x6140" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM1_CTRL" acronym="CTRLMMR_EPWM1_CTRL" offset="0x6144" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM2_CTRL" acronym="CTRLMMR_EPWM2_CTRL" offset="0x6148" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM3_CTRL" acronym="CTRLMMR_EPWM3_CTRL" offset="0x614C" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM3 synchronization input 0h - PWM3_SYNCIN Pin 1h - PWM2 syncout signal, daisy chained 2h - None 3h - None 4h - None 5h - None 6h - None 7h - None" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM4_CTRL" acronym="CTRLMMR_EPWM4_CTRL" offset="0x6150" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EPWM5_CTRL" acronym="CTRLMMR_EPWM5_CTRL" offset="0x6154" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable eHRPWM timebase clock" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCA_SEL" acronym="CTRLMMR_SOCA_SEL" offset="0x6160" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCA_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source 0h - OR of all eHRPWM SOCA outputs 1h - None 2h - None 3h - None" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SOCB_SEL" acronym="CTRLMMR_SOCB_SEL" offset="0x6164" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOCB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source 0h - OR of all eHRPWM SOCB ouputs 1h - None 2h - None 3h - None" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EQEP_STAT" acronym="CTRLMMR_EQEP_STAT" offset="0x61A0" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR2" width="1" begin="2" end="2" resetval="0xX" description="eQEP2 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR1" width="1" begin="1" end="1" resetval="0xX" description="eQEP1 Phase error status" range="" rwaccess="R"/>
    <bitfield id="PHASE_ERR0" width="1" begin="0" end="0" resetval="0xX" description="eQEP0 Phase error status" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SDIO1_CTRL" acronym="CTRLMMR_SDIO1_CTRL" offset="0x61B4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRV_STR" width="5" begin="4" end="0" resetval="0xX" description="Selects the SDIO drive strength" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CTRL" acronym="CTRLMMR_TIMER0_CTRL" offset="0x6200" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER0 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CTRL" acronym="CTRLMMR_TIMER1_CTRL" offset="0x6204" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER1 to TIMER0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER1 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CTRL" acronym="CTRLMMR_TIMER2_CTRL" offset="0x6208" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER2 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CTRL" acronym="CTRLMMR_TIMER3_CTRL" offset="0x620C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER3 to TIMER2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER3 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CTRL" acronym="CTRLMMR_TIMER4_CTRL" offset="0x6210" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER4 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CTRL" acronym="CTRLMMR_TIMER5_CTRL" offset="0x6214" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER5 to TIMER4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER5 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CTRL" acronym="CTRLMMR_TIMER6_CTRL" offset="0x6218" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER6 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CTRL" acronym="CTRLMMR_TIMER7_CTRL" offset="0x621C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER7 to TIMER6" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER7 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CTRL" acronym="CTRLMMR_TIMER8_CTRL" offset="0x6220" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER8 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CTRL" acronym="CTRLMMR_TIMER9_CTRL" offset="0x6224" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER9 to TIMER8" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER9 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CTRL" acronym="CTRLMMR_TIMER10_CTRL" offset="0x6228" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER10 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CTRL" acronym="CTRLMMR_TIMER11_CTRL" offset="0x622C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER11 to TIMER10" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER11 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER12_CTRL" acronym="CTRLMMR_TIMER12_CTRL" offset="0x6230" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER12 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER13_CTRL" acronym="CTRLMMR_TIMER13_CTRL" offset="0x6234" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER13 to TIMER12" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER13 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER14_CTRL" acronym="CTRLMMR_TIMER14_CTRL" offset="0x6238" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER14 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER15_CTRL" acronym="CTRLMMR_TIMER15_CTRL" offset="0x623C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER15 to TIMER14" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER15 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER16_CTRL" acronym="CTRLMMR_TIMER16_CTRL" offset="0x6240" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER16 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER17_CTRL" acronym="CTRLMMR_TIMER17_CTRL" offset="0x6244" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER17 to TIMER16" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER17 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER18_CTRL" acronym="CTRLMMR_TIMER18_CTRL" offset="0x6248" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER18 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER19_CTRL" acronym="CTRLMMR_TIMER19_CTRL" offset="0x624C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER19 to TIMER18" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal. This control is only used when TIMER19 is configured for capture operation. 0h - Use TIMERIO0 pin 1h - Use TIMERIO1 pin 2h - Use TIMERIO2 pin 3h - Use TIMERIO3 pin 4h - Use TIMERIO4 pin 5h - Use TIMERIO5 pin 6h - Use TIMERIO6 pin 7h - Use TIMERIO7 pin" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO0_CTRL" acronym="CTRLMMR_TIMERIO0_CTRL" offset="0x6280" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO0 output 0h - TIMERIO0 is driven by TIMER0 output 1h - TIMERIO0 is driven by TIMER1 output 2h - TIMERIO0 is driven by TIMER2 output 3h - TIMERIO0 is driven by TIMER3 output 4h - TIMERIO0 is driven by TIMER4 output 5h - TIMERIO0 is driven by TIMER5 output 6h - TIMERIO0 is driven by TIMER6 output 7h - TIMERIO0 is driven by TIMER7 output 8h - TIMERIO0 is driven by TIMER8 output 9h - TIMERIO0 is driven by TIMER9 output Ah - TIMERIO0 is driven by TIMER10 output Bh - TIMERIO0 is driven by TIMER11 output Ch - TIMERIO0 is driven by TIMER12 output Dh - TIMERIO0 is driven by TIMER13 output Eh - TIMERIO0 is driven by TIMER14 output Fh - TIMERIO0 is driven by TIMER15 output 10h - TIMERIO0 is driven by TIMER16 output 11h - TIMERIO0 is driven by TIMER17 output 12h - TIMERIO0 is driven by TIMER18 output 13h - TIMERIO0 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO1_CTRL" acronym="CTRLMMR_TIMERIO1_CTRL" offset="0x6284" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO1 output 0h - TIMERIO1 is driven by TIMER0 output 1h - TIMERIO1 is driven by TIMER1 output 2h - TIMERIO1 is driven by TIMER2 output 3h - TIMERIO1 is driven by TIMER3 output 4h - TIMERIO1 is driven by TIMER4 output 5h - TIMERIO1 is driven by TIMER5 output 6h - TIMERIO1 is driven by TIMER6 output 7h - TIMERIO1 is driven by TIMER7 output 8h - TIMERIO1 is driven by TIMER8 output 9h - TIMERIO1 is driven by TIMER9 output Ah - TIMERIO1 is driven by TIMER10 output Bh - TIMERIO1 is driven by TIMER11 output Ch - TIMERIO1 is driven by TIMER12 output Dh - TIMERIO1 is driven by TIMER13 output Eh - TIMERIO1 is driven by TIMER14 output Fh - TIMERIO1 is driven by TIMER15 output 10h - TIMERIO1 is driven by TIMER16 output 11h - TIMERIO1 is driven by TIMER17 output 12h - TIMERIO1 is driven by TIMER18 output 13h - TIMERIO1 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO2_CTRL" acronym="CTRLMMR_TIMERIO2_CTRL" offset="0x6288" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO2 output 0h - TIMERIO2 is driven by TIMER0 output 1h - TIMERIO2 is driven by TIMER1 output 2h - TIMERIO2 is driven by TIMER2 output 3h - TIMERIO2 is driven by TIMER3 output 4h - TIMERIO2 is driven by TIMER4 output 5h - TIMERIO2 is driven by TIMER5 output 6h - TIMERIO2 is driven by TIMER6 output 7h - TIMERIO2 is driven by TIMER7 output 8h - TIMERIO2 is driven by TIMER8 output 9h - TIMERIO2 is driven by TIMER9 output Ah - TIMERIO2 is driven by TIMER10 output Bh - TIMERIO2 is driven by TIMER11 output Ch - TIMERIO2 is driven by TIMER12 output Dh - TIMERIO2 is driven by TIMER13 output Eh - TIMERIO2 is driven by TIMER14 output Fh - TIMERIO2 is driven by TIMER15 output 10h - TIMERIO2 is driven by TIMER16 output 11h - TIMERIO2 is driven by TIMER17 output 12h - TIMERIO2 is driven by TIMER18 output 13h - TIMERIO2 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO3_CTRL" acronym="CTRLMMR_TIMERIO3_CTRL" offset="0x628C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO3 output 0h - TIMERIO3 is driven by TIMER0 output 1h - TIMERIO3 is driven by TIMER1 output 2h - TIMERIO3 is driven by TIMER2 output 3h - TIMERIO3 is driven by TIMER3 output 4h - TIMERIO3 is driven by TIMER4 output 5h - TIMERIO3 is driven by TIMER5 output 6h - TIMERIO3 is driven by TIMER6 output 7h - TIMERIO3 is driven by TIMER7 output 8h - TIMERIO3 is driven by TIMER8 output 9h - TIMERIO3 is driven by TIMER9 output Ah - TIMERIO3 is driven by TIMER10 output Bh - TIMERIO3 is driven by TIMER11 output Ch - TIMERIO3 is driven by TIMER12 output Dh - TIMERIO3 is driven by TIMER13 output Eh - TIMERIO3 is driven by TIMER14 output Fh - TIMERIO3 is driven by TIMER15 output 10h - TIMERIO3 is driven by TIMER16 output 11h - TIMERIO3 is driven by TIMER17 output 12h - TIMERIO3 is driven by TIMER18 output 13h - TIMERIO3 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO4_CTRL" acronym="CTRLMMR_TIMERIO4_CTRL" offset="0x6290" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO4 output 0h - TIMERIO4 is driven by TIMER0 output 1h - TIMERIO4 is driven by TIMER1 output 2h - TIMERIO4 is driven by TIMER2 output 3h - TIMERIO4 is driven by TIMER3 output 4h - TIMERIO4 is driven by TIMER4 output 5h - TIMERIO4 is driven by TIMER5 output 6h - TIMERIO4 is driven by TIMER6 output 7h - TIMERIO4 is driven by TIMER7 output 8h - TIMERIO4 is driven by TIMER8 output 9h - TIMERIO4 is driven by TIMER9 output Ah - TIMERIO4 is driven by TIMER10 output Bh - TIMERIO4 is driven by TIMER11 output Ch - TIMERIO4 is driven by TIMER12 output Dh - TIMERIO4 is driven by TIMER13 output Eh - TIMERIO4 is driven by TIMER14 output Fh - TIMERIO4 is driven by TIMER15 output 10h - TIMERIO4 is driven by TIMER16 output 11h - TIMERIO4 is driven by TIMER17 output 12h - TIMERIO4 is driven by TIMER18 output 13h - TIMERIO4 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO5_CTRL" acronym="CTRLMMR_TIMERIO5_CTRL" offset="0x6294" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO5 output 0h - TIMERIO5 is driven by TIMER0 output 1h - TIMERIO5 is driven by TIMER1 output 2h - TIMERIO5 is driven by TIMER2 output 3h - TIMERIO5 is driven by TIMER3 output 4h - TIMERIO5 is driven by TIMER4 output 5h - TIMERIO5 is driven by TIMER5 output 6h - TIMERIO5 is driven by TIMER6 output 7h - TIMERIO5 is driven by TIMER7 output 8h - TIMERIO5 is driven by TIMER8 output 9h - TIMERIO5 is driven by TIMER9 output Ah - TIMERIO5 is driven by TIMER10 output Bh - TIMERIO5 is driven by TIMER11 output Ch - TIMERIO5 is driven by TIMER12 output Dh - TIMERIO5 is driven by TIMER13 output Eh - TIMERIO5 is driven by TIMER14 output Fh - TIMERIO5 is driven by TIMER15 output 10h - TIMERIO5 is driven by TIMER16 output 11h - TIMERIO5 is driven by TIMER17 output 12h - TIMERIO5 is driven by TIMER18 output 13h - TIMERIO5 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO6_CTRL" acronym="CTRLMMR_TIMERIO6_CTRL" offset="0x6298" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO6 output 0h - TIMERIO6 is driven by TIMER0 output 1h - TIMERIO6 is driven by TIMER1 output 2h - TIMERIO6 is driven by TIMER2 output 3h - TIMERIO6 is driven by TIMER3 output 4h - TIMERIO6 is driven by TIMER4 output 5h - TIMERIO6 is driven by TIMER5 output 6h - TIMERIO6 is driven by TIMER6 output 7h - TIMERIO6 is driven by TIMER7 output 8h - TIMERIO6 is driven by TIMER8 output 9h - TIMERIO6 is driven by TIMER9 output Ah - TIMERIO6 is driven by TIMER10 output Bh - TIMERIO6 is driven by TIMER11 output Ch - TIMERIO6 is driven by TIMER12 output Dh - TIMERIO6 is driven by TIMER13 output Eh - TIMERIO6 is driven by TIMER14 output Fh - TIMERIO6 is driven by TIMER15 output 10h - TIMERIO6 is driven by TIMER16 output 11h - TIMERIO6 is driven by TIMER17 output 12h - TIMERIO6 is driven by TIMER18 output 13h - TIMERIO6 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMERIO7_CTRL" acronym="CTRLMMR_TIMERIO7_CTRL" offset="0x629C" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO7 output 0h - TIMERIO7 is driven by TIMER0 output 1h - TIMERIO7 is driven by TIMER1 output 2h - TIMERIO7 is driven by TIMER2 output 3h - TIMERIO7 is driven by TIMER3 output 4h - TIMERIO7 is driven by TIMER4 output 5h - TIMERIO7 is driven by TIMER5 output 6h - TIMERIO7 is driven by TIMER6 output 7h - TIMERIO7 is driven by TIMER7 output 8h - TIMERIO7 is driven by TIMER8 output 9h - TIMERIO7 is driven by TIMER9 output Ah - TIMERIO7 is driven by TIMER10 output Bh - TIMERIO7 is driven by TIMER11 output Ch - TIMERIO7 is driven by TIMER12 output Dh - TIMERIO7 is driven by TIMER13 output Eh - TIMERIO7 is driven by TIMER14 output Fh - TIMERIO7 is driven by TIMER15 output 10h - TIMERIO7 is driven by TIMER16 output 11h - TIMERIO7 is driven by TIMER17 output 12h - TIMERIO7 is driven by TIMER18 output 13h - TIMERIO7 is driven by TIMER19 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C0_CTRL0" acronym="CTRLMMR_I3C0_CTRL0" offset="0x62C0" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_MFR_ID" width="15" begin="30" end="16" resetval="0x102" description="Manufacturer ID" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ROLE" width="1" begin="8" end="8" resetval="0x0" description="Master Role" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PID_INSTANCE" width="4" begin="3" end="0" resetval="0x0" description="Provisional ID Instance. This input corresponds to bits[15:12] of the Provisional ID. It is intended to provide a way of differentiating several I3C devices if there would be no other way to have each manufactured device have a unique Provisional ID" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I3C0_CTRL1" acronym="CTRLMMR_I3C0_CTRL1" offset="0x62C4" width="32" description="">
    <bitfield id="BUS_AVAIL_TIME" width="8" begin="31" end="24" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Available condition" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BUS_IDLE_TIME" width="18" begin="17" end="0" resetval="0x0" description="Indicates the number of sclk cycles in the Bus Idle condition" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_I2C0_CTRL" acronym="CTRLMMR_I2C0_CTRL" offset="0x62E0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_CTRL" acronym="CTRLMMR_MCASP1_CTRL" offset="0x6584" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15_SRC" width="3" begin="18" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="6" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR14_SRC" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_CTRL" acronym="CTRLMMR_MCASP2_CTRL" offset="0x6588" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR15_SRC" width="3" begin="18" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="6" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AXR14_SRC" width="3" begin="2" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG0_CTRL" acronym="CTRLMMR_MAIN_MTOG0_CTRL" offset="0x6600" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG1_CTRL" acronym="CTRLMMR_MAIN_MTOG1_CTRL" offset="0x6604" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG2_CTRL" acronym="CTRLMMR_MAIN_MTOG2_CTRL" offset="0x6608" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG3_CTRL" acronym="CTRLMMR_MAIN_MTOG3_CTRL" offset="0x660C" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG4_CTRL" acronym="CTRLMMR_MAIN_MTOG4_CTRL" offset="0x6610" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG5_CTRL" acronym="CTRLMMR_MAIN_MTOG5_CTRL" offset="0x6614" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG10_CTRL" acronym="CTRLMMR_MAIN_MTOG10_CTRL" offset="0x6628" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG11_CTRL" acronym="CTRLMMR_MAIN_MTOG11_CTRL" offset="0x662C" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG12_CTRL" acronym="CTRLMMR_MAIN_MTOG12_CTRL" offset="0x6630" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG13_CTRL" acronym="CTRLMMR_MAIN_MTOG13_CTRL" offset="0x6634" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG14_CTRL" acronym="CTRLMMR_MAIN_MTOG14_CTRL" offset="0x6638" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG16_CTRL" acronym="CTRLMMR_MAIN_MTOG16_CTRL" offset="0x6640" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG17_CTRL" acronym="CTRLMMR_MAIN_MTOG17_CTRL" offset="0x6644" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG18_CTRL" acronym="CTRLMMR_MAIN_MTOG18_CTRL" offset="0x6648" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MAIN_MTOG19_CTRL" acronym="CTRLMMR_MAIN_MTOG19_CTRL" offset="0x664C" width="32" description="">
    <bitfield id="IDLE_STAT" width="1" begin="31" end="31" resetval="0xX" description="Idle status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="30" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force Timout" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="14" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout Value 0h - 1024 clock cycles 1h - 4096 clock cycles 2h - 16,384 clock cycles 3h - 65,536 clock cycles 4h - 262,144 clock cycles 5h - 1,048,576 clock cycles 6h - 2,097,152 clock cycles 7h - 4,194,303 clock cycles" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CC_EN_FLUSH_CTRL" acronym="CTRLMMR_CC_EN_FLUSH_CTRL" offset="0x66C0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FLUSH" width="16" begin="15" end="0" resetval="0x0" description="Flush ARM / MSMC Interface Transactions" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK0" acronym="CTRLMMR_LOCK1_KICK0" offset="0x7008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK1_KICK1" acronym="CTRLMMR_LOCK1_KICK1" offset="0x700C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM0" acronym="CTRLMMR_P1_CLAIM0" offset="0x7100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM1" acronym="CTRLMMR_P1_CLAIM1" offset="0x7104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM2" acronym="CTRLMMR_P1_CLAIM2" offset="0x7108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM3" acronym="CTRLMMR_P1_CLAIM3" offset="0x710C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM4" acronym="CTRLMMR_P1_CLAIM4" offset="0x7110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM5" acronym="CTRLMMR_P1_CLAIM5" offset="0x7114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM6" acronym="CTRLMMR_P1_CLAIM6" offset="0x7118" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM7" acronym="CTRLMMR_P1_CLAIM7" offset="0x711C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM10" acronym="CTRLMMR_P1_CLAIM10" offset="0x7128" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM11" acronym="CTRLMMR_P1_CLAIM11" offset="0x712C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM12" acronym="CTRLMMR_P1_CLAIM12" offset="0x7130" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM13" acronym="CTRLMMR_P1_CLAIM13" offset="0x7134" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM14" acronym="CTRLMMR_P1_CLAIM14" offset="0x7138" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P1_CLAIM15" acronym="CTRLMMR_P1_CLAIM15" offset="0x713C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OBSCLK0_CTRL" acronym="CTRLMMR_OBSCLK0_CTRL" offset="0xA000" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output divider" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1D" description="OBSCLK0 clock source selection. 0h - MAIN_PLL0_HSDIV0_CLKOUT 1h - MAIN_PLL1_HSDIV0_CLKOUT 2h - MAIN_PLL2_HSDIV1_CLKOUT 3h - MAIN_PLL3_HSDIV0_CLKOUT 4h - MAIN_PLL4_HSDIV0_CLKOUT 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - MAIN_PLL12_HSDIV0_CLKOUT Dh - OBSCLK1 OUT Eh - MAIN_PLL14_HSDIV0_CLKOUT Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - '0' 19h - '0' 1Ah - CPTS_GENF3 1Bh - CLK_12M_RC 1Ch - LFXOSC_CLKOUT 1Dh - PLLCTRL_OBSCLK 1Eh - HFOSC1_CLKOUT 1Fh - HFOSC0_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_OBSCLK1_CTRL" acronym="CTRLMMR_OBSCLK1_CTRL" offset="0xA004" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="OBSCLK1_OUT signal output clock source selection 0h - '0' 1h - MAIN_PLL8_HSDIV0_CLKOUT / DIV8 2h - '0' 3h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CLKOUT_CTRL" acronym="CTRLMMR_CLKOUT_CTRL" offset="0xA010" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="When set, enables CLKOUT output" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GTC_CLKSEL" acronym="CTRLMMR_GTC_CLKSEL" offset="0xA030" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the GTC timebase clock source 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES0_IP2_LN2_TXMCLK 9h - SERDES0_IP2_LN3_TXMCLK Ah - '0' Bh - '0' Ch - '0' Dh - '0' Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EFUSE_CLKSEL" acronym="CTRLMMR_EFUSE_CLKSEL" offset="0xA03C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source 0h - HFOSC0_CLKOUT 1h - MAIN_SYSCLK0 / 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PCIE1_CLKSEL" acronym="CTRLMMR_PCIE1_CLKSEL" offset="0xA084" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE1 Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES0_IP2_LN2_TXMCLK 9h - SERDES0_IP2_LN3_TXMCLK Ah - '0' Bh - '0' Ch - '0' Dh - '0' Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CPSW_CLKSEL" acronym="CTRLMMR_CPSW_CLKSEL" offset="0xA090" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW Ethernet switch Common Platform Time Stamp module 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES0_IP2_LN2_TXMCLK 9h - SERDES0_IP2_LN3_TXMCLK Ah - '0' Bh - '0' Ch - '0' Dh - '0' Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_NAVSS_CLKSEL" acronym="CTRLMMR_NAVSS_CLKSEL" offset="0xA098" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the SoC] Common Platform Time Stamp module located within the Nav Subsystem 0h - MAIN_PLL3_HSDIV1_CLKOUT 1h - MAIN_PLL0_HSDIV6_CLKOUT 2h - MCU_CPTS_REF_CLK (pin) 3h - CPTS_RFT_CLK (pin) 4h - MCU_EXT_REFCLK0 (pin) 5h - EXT_REFCLK1 (pin) 6h - SERDES0_IP2_LN0_TXMCLK 7h - SERDES0_IP2_LN1_TXMCLK 8h - SERDES0_IP2_LN2_TXMCLK 9h - SERDES0_IP2_LN3_TXMCLK Ah - '0' Bh - '0' Ch - '0' Dh - '0' Eh - MCU_PLL2_HSDIV1_CLKOUT Fh - MAIN_SYSCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EMMC0_CLKSEL" acronym="CTRLMMR_EMMC0_CLKSEL" offset="0xA0B0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="eMMC XIN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_EMMC1_CLKSEL" acronym="CTRLMMR_EMMC1_CLKSEL" offset="0xA0B4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="eMMC Loopback clock selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x1" description="eMMC XIN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_GPMC_CLKSEL" acronym="CTRLMMR_GPMC_CLKSEL" offset="0xA0D0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the GPMC clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USB0_CLKSEL" acronym="CTRLMMR_USB0_CLKSEL" offset="0xA0E0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER0_CLKSEL" acronym="CTRLMMR_TIMER0_CLKSEL" offset="0xA100" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER1_CLKSEL" acronym="CTRLMMR_TIMER1_CLKSEL" offset="0xA104" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER2_CLKSEL" acronym="CTRLMMR_TIMER2_CLKSEL" offset="0xA108" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER3_CLKSEL" acronym="CTRLMMR_TIMER3_CLKSEL" offset="0xA10C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER4_CLKSEL" acronym="CTRLMMR_TIMER4_CLKSEL" offset="0xA110" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER5_CLKSEL" acronym="CTRLMMR_TIMER5_CLKSEL" offset="0xA114" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER6_CLKSEL" acronym="CTRLMMR_TIMER6_CLKSEL" offset="0xA118" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER7_CLKSEL" acronym="CTRLMMR_TIMER7_CLKSEL" offset="0xA11C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER8_CLKSEL" acronym="CTRLMMR_TIMER8_CLKSEL" offset="0xA120" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER9_CLKSEL" acronym="CTRLMMR_TIMER9_CLKSEL" offset="0xA124" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER10_CLKSEL" acronym="CTRLMMR_TIMER10_CLKSEL" offset="0xA128" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER11_CLKSEL" acronym="CTRLMMR_TIMER11_CLKSEL" offset="0xA12C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER12_CLKSEL" acronym="CTRLMMR_TIMER12_CLKSEL" offset="0xA130" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER13_CLKSEL" acronym="CTRLMMR_TIMER13_CLKSEL" offset="0xA134" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER14_CLKSEL" acronym="CTRLMMR_TIMER14_CLKSEL" offset="0xA138" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER15_CLKSEL" acronym="CTRLMMR_TIMER15_CLKSEL" offset="0xA13C" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER16_CLKSEL" acronym="CTRLMMR_TIMER16_CLKSEL" offset="0xA140" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source. Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set. 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER17_CLKSEL" acronym="CTRLMMR_TIMER17_CLKSEL" offset="0xA144" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source. Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set. 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER18_CLKSEL" acronym="CTRLMMR_TIMER18_CLKSEL" offset="0xA148" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source. Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set. 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_TIMER19_CLKSEL" acronym="CTRLMMR_TIMER19_CLKSEL" offset="0xA14C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source. Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="22" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFS_SRC_SEL" width="3" begin="18" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set. 0h - McASP0_AFSR 1h - McASP0_AFSX 2h - McASP1_AFSR 3h - McASP1_AFSX 4h - McASP2_AFSR 5h - McASP2_AFSX 6h - '0' 7h - '0'" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL0_HSDIV1_CLKOUT 3h - CLK_12M_RC 4h - MAIN_PLL3_HSDIV3_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - LFXOSC_CLKOUT 8h - CPTS_RFT_CLK (pin) 9h - MAIN_PLL1_HSDIV3_CLKOUT Ah - MAIN_PLL2_HSDIV6_CLKOUT Bh - MAIN_PLL4_HSDIV2_CLKOUT Ch - CPTS_GENF2 Dh - CPTS_GENF3 Eh - CPSW5X_CPTS_GENF0 Fh - CPTS_GENF4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SPI0_CLKSEL" acronym="CTRLMMR_SPI0_CLKSEL" offset="0xA190" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI1_CLKSEL" acronym="CTRLMMR_SPI1_CLKSEL" offset="0xA194" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI2_CLKSEL" acronym="CTRLMMR_SPI2_CLKSEL" offset="0xA198" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI3_CLKSEL" acronym="CTRLMMR_SPI3_CLKSEL" offset="0xA19C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI5_CLKSEL" acronym="CTRLMMR_SPI5_CLKSEL" offset="0xA1A4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI6_CLKSEL" acronym="CTRLMMR_SPI6_CLKSEL" offset="0xA1A8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_SPI7_CLKSEL" acronym="CTRLMMR_SPI7_CLKSEL" offset="0xA1AC" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_USART0_CLK_CTRL" acronym="CTRLMMR_USART0_CLK_CTRL" offset="0xA1C0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART1_CLK_CTRL" acronym="CTRLMMR_USART1_CLK_CTRL" offset="0xA1C4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART2_CLK_CTRL" acronym="CTRLMMR_USART2_CLK_CTRL" offset="0xA1C8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART3_CLK_CTRL" acronym="CTRLMMR_USART3_CLK_CTRL" offset="0xA1CC" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART4_CLK_CTRL" acronym="CTRLMMR_USART4_CLK_CTRL" offset="0xA1D0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART5_CLK_CTRL" acronym="CTRLMMR_USART5_CLK_CTRL" offset="0xA1D4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART6_CLK_CTRL" acronym="CTRLMMR_USART6_CLK_CTRL" offset="0xA1D8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART7_CLK_CTRL" acronym="CTRLMMR_USART7_CLK_CTRL" offset="0xA1DC" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART8_CLK_CTRL" acronym="CTRLMMR_USART8_CLK_CTRL" offset="0xA1E0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_USART9_CLK_CTRL" acronym="CTRLMMR_USART9_CLK_CTRL" offset="0xA1E4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4 Default is /4. To load the new divider value the clk_div_ld bit must be cleared and then set to 1. 0h - Divide by 1 1h - Divide by 2 2h - Divide by 3 3h - Divide by 4" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP0_CLKSEL" acronym="CTRLMMR_MCASP0_CLKSEL" offset="0xA200" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP0 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - '0' 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_CLKSEL" acronym="CTRLMMR_MCASP1_CLKSEL" offset="0xA204" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP1 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - '0' 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_CLKSEL" acronym="CTRLMMR_MCASP2_CLKSEL" offset="0xA208" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP2 auxclk clock source 0h - MAIN_PLL4_HSDIV0_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - '0' 3h - '0' 4h - ATCLK0 5h - ATCLK1 6h - ATCLK2 7h - ATCLK3" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP0_AHCLKSEL" acronym="CTRLMMR_MCASP0_AHCLKSEL" offset="0xA240" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP1_AHCLKSEL" acronym="CTRLMMR_MCASP1_AHCLKSEL" offset="0xA244" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCASP2_AHCLKSEL" acronym="CTRLMMR_MCASP2_AHCLKSEL" offset="0xA248" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2 0h - HFOSC1_CLKOUT 1h - HFOSC0_CLKOUT 2h - AUDIO_EXT_REFCLK0_IN 3h - AUDIO_EXT_REFCLK1_IN 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - ATCLK0 9h - ATCLK1 Ah - ATCLK2 Bh - ATCLK3 Ch - '0' Dh - '0' Eh - '0' Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS0_SEL" acronym="CTRLMMR_ATL_BWS0_SEL" offset="0xA2A0" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS1_SEL" acronym="CTRLMMR_ATL_BWS1_SEL" offset="0xA2A4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS2_SEL" acronym="CTRLMMR_ATL_BWS2_SEL" offset="0xA2A8" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_BWS3_SEL" acronym="CTRLMMR_ATL_BWS3_SEL" offset="0xA2AC" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal 0h - McASP0 AFSR Pin Input 1h - McASP1 AFSR Pin Input 2h - McASP2 AFSR Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS0_SEL" acronym="CTRLMMR_ATL_AWS0_SEL" offset="0xA2B0" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0' 1Ch - '0' 1Dh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS1_SEL" acronym="CTRLMMR_ATL_AWS1_SEL" offset="0xA2B4" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0' 1Ch - '0' 1Dh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS2_SEL" acronym="CTRLMMR_ATL_AWS2_SEL" offset="0xA2B8" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0' 1Ch - '0' 1Dh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_AWS3_SEL" acronym="CTRLMMR_ATL_AWS3_SEL" offset="0xA2BC" width="32" description="">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal 0h - McASP0 AFSX Pin Input 1h - McASP1 AFSX Pin Input 2h - McASP2 AFSX Pin Input 3h - '0' 4h - '0' 5h - '0' 6h - '0' 7h - '0' 8h - '0' 9h - '0' Ah - '0' Bh - '0' Ch - McASP0 AFSX Pin Input Dh - McASP1 AFSX Pin Input Eh - McASP2 AFSX Pin Input Fh - '0' 10h - '0' 11h - '0' 12h - '0' 13h - '0' 14h - '0' 15h - '0' 16h - '0' 17h - '0' 18h - AUDIO_EXT_REFCLK0 Pin input 19h - AUDIO_EXT_REFCLK1 Pin input 1Ah - '0' 1Bh - '0' 1Ch - '0' 1Dh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_ATL_CLKSEL" acronym="CTRLMMR_ATL_CLKSEL" offset="0xA2C0" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PCLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the PCLK clock source 0h - MAIN_PLL4_HSDIV1_CLKOUT 1h - MAIN_PLL2_HSDIV2_CLKOUT 2h - '0' 3h - '0' 4h - MAIN_PLL0_HSDIV7_CLKOUT 5h - MCU_EXT_REFCLK0 (pin) 6h - EXT_REFCLK1 (pin) 7h - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK0_CTRL" acronym="CTRLMMR_AUDIO_REFCLK0_CTRL" offset="0xA2E0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - Reserved 4h - Reserved 5h - Reserved 6h - Reserved 7h - Reserved 8h - Reserved 9h - Reserved Ah - Reserved Bh - Reserved Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - Reserved 10h - Reserved 11h - Reserved 12h - Reserved 13h - Reserved 14h - Reserved 15h - Reserved 16h - Reserved 17h - Reserved 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - '0' 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_AUDIO_REFCLK1_CTRL" acronym="CTRLMMR_AUDIO_REFCLK1_CTRL" offset="0xA2E4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="5" begin="4" end="0" resetval="0x1F" description="Clock source 0h - MCASP0 AHCLKR Output 1h - MCASP1 AHCLKR Output 2h - MCASP2 AHCLKR Output 3h - Reserved 4h - Reserved 5h - Reserved 6h - Reserved 7h - Reserved 8h - Reserved 9h - Reserved Ah - Reserved Bh - Reserved Ch - MCASP0 AHCLKX Output Dh - MCASP1 AHCLKX Output Eh - MCASP2 AHCLKX Output Fh - Reserved 10h - Reserved 11h - Reserved 12h - Reserved 13h - Reserved 14h - Reserved 15h - Reserved 16h - Reserved 17h - Reserved 18h - ATCLK0 19h - ATCLK1 1Ah - ATCLK2 1Bh - ATCLK3 1Ch - MAIN_PLL4_HSDIV2_CLKOUT 1Dh - '0' 1Eh - '0' 1Fh - '0'" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD0_CLKSEL" acronym="CTRLMMR_WWD0_CLKSEL" offset="0xA380" width="32" description="">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - LFXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD1_CLKSEL" acronym="CTRLMMR_WWD1_CLKSEL" offset="0xA384" width="32" description="">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - LFXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD28_CLKSEL" acronym="CTRLMMR_WWD28_CLKSEL" offset="0xA3F0" width="32" description="">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - LFXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_WWD29_CLKSEL" acronym="CTRLMMR_WWD29_CLKSEL" offset="0xA3F4" width="32" description="">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - LFXOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K 4h - HFOSC1_CLKOUT 5h - reserved (HFOSC1_CLKOUT) 6h - reserved (HFOSC1_CLKOUT) 7h - reserved (HFOSC1_CLKOUT)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_SERDES0_CLKSEL" acronym="CTRLMMR_SERDES0_CLKSEL" offset="0xA400" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input 0h - HFOSC0_CLKOUT 1h - HFOSC1_CLKOUT 2h - MAIN_PLL3_HSDIV4_CLKOUT 3h - MAIN_PLL2_HSDIV4_CLKOUT" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN0_CLKSEL" acronym="CTRLMMR_MCAN0_CLKSEL" offset="0xA480" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN1_CLKSEL" acronym="CTRLMMR_MCAN1_CLKSEL" offset="0xA484" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN2_CLKSEL" acronym="CTRLMMR_MCAN2_CLKSEL" offset="0xA488" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN3_CLKSEL" acronym="CTRLMMR_MCAN3_CLKSEL" offset="0xA48C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN4_CLKSEL" acronym="CTRLMMR_MCAN4_CLKSEL" offset="0xA490" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN5_CLKSEL" acronym="CTRLMMR_MCAN5_CLKSEL" offset="0xA494" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN6_CLKSEL" acronym="CTRLMMR_MCAN6_CLKSEL" offset="0xA498" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN7_CLKSEL" acronym="CTRLMMR_MCAN7_CLKSEL" offset="0xA49C" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN8_CLKSEL" acronym="CTRLMMR_MCAN8_CLKSEL" offset="0xA4A0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN9_CLKSEL" acronym="CTRLMMR_MCAN9_CLKSEL" offset="0xA4A4" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN10_CLKSEL" acronym="CTRLMMR_MCAN10_CLKSEL" offset="0xA4A8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN11_CLKSEL" acronym="CTRLMMR_MCAN11_CLKSEL" offset="0xA4AC" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN12_CLKSEL" acronym="CTRLMMR_MCAN12_CLKSEL" offset="0xA4B0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN13_CLKSEL" acronym="CTRLMMR_MCAN13_CLKSEL" offset="0xA4B4" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN14_CLKSEL" acronym="CTRLMMR_MCAN14_CLKSEL" offset="0xA4B8" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN15_CLKSEL" acronym="CTRLMMR_MCAN15_CLKSEL" offset="0xA4BC" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN16_CLKSEL" acronym="CTRLMMR_MCAN16_CLKSEL" offset="0xA4C0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCAN17_CLKSEL" acronym="CTRLMMR_MCAN17_CLKSEL" offset="0xA4C4" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK0" acronym="CTRLMMR_LOCK2_KICK0" offset="0xB008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK2_KICK1" acronym="CTRLMMR_LOCK2_KICK1" offset="0xB00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM0" acronym="CTRLMMR_P2_CLAIM0" offset="0xB100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM1" acronym="CTRLMMR_P2_CLAIM1" offset="0xB104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM2" acronym="CTRLMMR_P2_CLAIM2" offset="0xB108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM3" acronym="CTRLMMR_P2_CLAIM3" offset="0xB10C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM4" acronym="CTRLMMR_P2_CLAIM4" offset="0xB110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM5" acronym="CTRLMMR_P2_CLAIM5" offset="0xB114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM6" acronym="CTRLMMR_P2_CLAIM6" offset="0xB118" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM7" acronym="CTRLMMR_P2_CLAIM7" offset="0xB11C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM8" acronym="CTRLMMR_P2_CLAIM8" offset="0xB120" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P2_CLAIM9" acronym="CTRLMMR_P2_CLAIM9" offset="0xB124" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_CTRL" acronym="CTRLMMR_MCU0_LBIST_CTRL" offset="0xE000" width="32" description="">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_PATCOUNT" acronym="CTRLMMR_MCU0_LBIST_PATCOUNT" offset="0xE004" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SEED0" acronym="CTRLMMR_MCU0_LBIST_SEED0" offset="0xE008" width="32" description="">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SEED1" acronym="CTRLMMR_MCU0_LBIST_SEED1" offset="0xE00C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SPARE0" acronym="CTRLMMR_MCU0_LBIST_SPARE0" offset="0xE010" width="32" description="">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SPARE1" acronym="CTRLMMR_MCU0_LBIST_SPARE1" offset="0xE014" width="32" description="">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_STAT" acronym="CTRLMMR_MCU0_LBIST_STAT" offset="0xE018" width="32" description="">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_MISR" acronym="CTRLMMR_MCU0_LBIST_MISR" offset="0xE01C" width="32" description="">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_CTRL" acronym="CTRLMMR_MPU0_LBIST_CTRL" offset="0xE100" width="32" description="">
    <bitfield id="BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="" rwaccess="RW"/>
    <bitfield id="LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_PATCOUNT" acronym="CTRLMMR_MPU0_LBIST_PATCOUNT" offset="0xE104" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="" rwaccess="RW"/>
    <bitfield id="RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="" rwaccess="RW"/>
    <bitfield id="SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SEED0" acronym="CTRLMMR_MPU0_LBIST_SEED0" offset="0xE108" width="32" description="">
    <bitfield id="PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SEED1" acronym="CTRLMMR_MPU0_LBIST_SEED1" offset="0xE10C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SPARE0" acronym="CTRLMMR_MPU0_LBIST_SPARE0" offset="0xE110" width="32" description="">
    <bitfield id="SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
    <bitfield id="PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="" rwaccess="RW"/>
    <bitfield id="LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SPARE1" acronym="CTRLMMR_MPU0_LBIST_SPARE1" offset="0xE114" width="32" description="">
    <bitfield id="SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_STAT" acronym="CTRLMMR_MPU0_LBIST_STAT" offset="0xE118" width="32" description="">
    <bitfield id="BIST_DONE" width="1" begin="31" end="31" resetval="0xX" description="LBIST is done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BIST_RUNNING" width="1" begin="15" end="15" resetval="0xX" description="LBIST is running" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output" range="" rwaccess="RW"/>
    <bitfield id="MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read. A value of 0 selects a compacted 32-bit version of the full MISR. A value of 1-32 select a 32-bit segment of the MISR." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_MISR" acronym="CTRLMMR_MPU0_LBIST_MISR" offset="0xE11C" width="32" description="">
    <bitfield id="MISR_RESULT" width="32" begin="31" end="0" resetval="0xX" description="32-bits of MISR value selected by misr_mux_ctl" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU0_LBIST_SIG" acronym="CTRLMMR_MCU0_LBIST_SIG" offset="0xE280" width="32" description="">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MPU0_LBIST_SIG" acronym="CTRLMMR_MPU0_LBIST_SIG" offset="0xE2A0" width="32" description="">
    <bitfield id="MISR_SIG" width="32" begin="31" end="0" resetval="0xX" description="MISR signature" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_FUSE_CRC_STAT" acronym="CTRLMMR_FUSE_CRC_STAT" offset="0xE320" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_7" width="1" begin="7" end="7" resetval="0xX" description="Indicates eFuse CRC error on chain 7" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_6" width="1" begin="6" end="6" resetval="0xX" description="Indicates eFuse CRC error on chain 6" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_5" width="1" begin="5" end="5" resetval="0xX" description="Indicates eFuse CRC error on chain 5" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_4" width="1" begin="4" end="4" resetval="0xX" description="Indicates eFuse CRC error on chain 4" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_3" width="1" begin="3" end="3" resetval="0xX" description="Indicates eFuse CRC error on chain 3" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_2" width="1" begin="2" end="2" resetval="0xX" description="Indicates eFuse CRC error on chain 2" range="" rwaccess="R"/>
    <bitfield id="CRC_ERR_1" width="1" begin="1" end="1" resetval="0xX" description="Indicates eFuse CRC error on chain 1" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK0" acronym="CTRLMMR_LOCK3_KICK0" offset="0xF008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK3_KICK1" acronym="CTRLMMR_LOCK3_KICK1" offset="0xF00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM0" acronym="CTRLMMR_P3_CLAIM0" offset="0xF100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM2" acronym="CTRLMMR_P3_CLAIM2" offset="0xF108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM3" acronym="CTRLMMR_P3_CLAIM3" offset="0xF10C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM4" acronym="CTRLMMR_P3_CLAIM4" offset="0xF110" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM5" acronym="CTRLMMR_P3_CLAIM5" offset="0xF114" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P3_CLAIM7" acronym="CTRLMMR_P3_CLAIM7" offset="0xF11C" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CHNG_DDR4_FSP_REQ" acronym="CTRLMMR_CHNG_DDR4_FSP_REQ" offset="0x16000" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request type." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_CHNG_DDR4_FSP_ACK" acronym="CTRLMMR_CHNG_DDR4_FSP_ACK" offset="0x16004" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="7" end="7" resetval="0xX" description="Frequency change acknowledge." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="6" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ERROR" width="1" begin="0" end="0" resetval="0xX" description="Frequency change error" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DDR4_FSP_CLKCHNG_REQ" acronym="CTRLMMR_DDR4_FSP_CLKCHNG_REQ" offset="0x16080" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ" width="1" begin="7" end="7" resetval="0xX" description="DDR Controller FSP clock change request" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="6" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REQ_TYPE" width="2" begin="1" end="0" resetval="0xX" description="Frequency request type" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_DDR4_FSP_CLKCHNG_ACK" acronym="CTRLMMR_DDR4_FSP_CLKCHNG_ACK" offset="0x160C0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change ackowledge" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK5_KICK0" acronym="CTRLMMR_LOCK5_KICK0" offset="0x17008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition5 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK5_KICK1" acronym="CTRLMMR_LOCK5_KICK1" offset="0x1700C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition5 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P5_CLAIM0" acronym="CTRLMMR_P5_CLAIM0" offset="0x17100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P5_CLAIM1" acronym="CTRLMMR_P5_CLAIM1" offset="0x17104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG0" acronym="CTRLMMR_PADCONFIG0" offset="0x1E000" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG1" acronym="CTRLMMR_PADCONFIG1" offset="0x1E004" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG2" acronym="CTRLMMR_PADCONFIG2" offset="0x1E008" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG3" acronym="CTRLMMR_PADCONFIG3" offset="0x1E00C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG4" acronym="CTRLMMR_PADCONFIG4" offset="0x1E010" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG5" acronym="CTRLMMR_PADCONFIG5" offset="0x1E014" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG6" acronym="CTRLMMR_PADCONFIG6" offset="0x1E018" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG7" acronym="CTRLMMR_PADCONFIG7" offset="0x1E01C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG8" acronym="CTRLMMR_PADCONFIG8" offset="0x1E020" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG9" acronym="CTRLMMR_PADCONFIG9" offset="0x1E024" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG10" acronym="CTRLMMR_PADCONFIG10" offset="0x1E028" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG11" acronym="CTRLMMR_PADCONFIG11" offset="0x1E02C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG12" acronym="CTRLMMR_PADCONFIG12" offset="0x1E030" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG13" acronym="CTRLMMR_PADCONFIG13" offset="0x1E034" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG14" acronym="CTRLMMR_PADCONFIG14" offset="0x1E038" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG15" acronym="CTRLMMR_PADCONFIG15" offset="0x1E03C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG16" acronym="CTRLMMR_PADCONFIG16" offset="0x1E040" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG17" acronym="CTRLMMR_PADCONFIG17" offset="0x1E044" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG18" acronym="CTRLMMR_PADCONFIG18" offset="0x1E048" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG19" acronym="CTRLMMR_PADCONFIG19" offset="0x1E04C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG20" acronym="CTRLMMR_PADCONFIG20" offset="0x1E050" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG21" acronym="CTRLMMR_PADCONFIG21" offset="0x1E054" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG22" acronym="CTRLMMR_PADCONFIG22" offset="0x1E058" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG23" acronym="CTRLMMR_PADCONFIG23" offset="0x1E05C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG24" acronym="CTRLMMR_PADCONFIG24" offset="0x1E060" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG25" acronym="CTRLMMR_PADCONFIG25" offset="0x1E064" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG26" acronym="CTRLMMR_PADCONFIG26" offset="0x1E068" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG27" acronym="CTRLMMR_PADCONFIG27" offset="0x1E06C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG28" acronym="CTRLMMR_PADCONFIG28" offset="0x1E070" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG29" acronym="CTRLMMR_PADCONFIG29" offset="0x1E074" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG30" acronym="CTRLMMR_PADCONFIG30" offset="0x1E078" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG31" acronym="CTRLMMR_PADCONFIG31" offset="0x1E07C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG32" acronym="CTRLMMR_PADCONFIG32" offset="0x1E080" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG33" acronym="CTRLMMR_PADCONFIG33" offset="0x1E084" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG34" acronym="CTRLMMR_PADCONFIG34" offset="0x1E088" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG35" acronym="CTRLMMR_PADCONFIG35" offset="0x1E08C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG36" acronym="CTRLMMR_PADCONFIG36" offset="0x1E090" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG37" acronym="CTRLMMR_PADCONFIG37" offset="0x1E094" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG38" acronym="CTRLMMR_PADCONFIG38" offset="0x1E098" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG39" acronym="CTRLMMR_PADCONFIG39" offset="0x1E09C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG40" acronym="CTRLMMR_PADCONFIG40" offset="0x1E0A0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG41" acronym="CTRLMMR_PADCONFIG41" offset="0x1E0A4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG42" acronym="CTRLMMR_PADCONFIG42" offset="0x1E0A8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG43" acronym="CTRLMMR_PADCONFIG43" offset="0x1E0AC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG44" acronym="CTRLMMR_PADCONFIG44" offset="0x1E0B0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG45" acronym="CTRLMMR_PADCONFIG45" offset="0x1E0B4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG46" acronym="CTRLMMR_PADCONFIG46" offset="0x1E0B8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG47" acronym="CTRLMMR_PADCONFIG47" offset="0x1E0BC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG48" acronym="CTRLMMR_PADCONFIG48" offset="0x1E0C0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG49" acronym="CTRLMMR_PADCONFIG49" offset="0x1E0C4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG50" acronym="CTRLMMR_PADCONFIG50" offset="0x1E0C8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG51" acronym="CTRLMMR_PADCONFIG51" offset="0x1E0CC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG52" acronym="CTRLMMR_PADCONFIG52" offset="0x1E0D0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG53" acronym="CTRLMMR_PADCONFIG53" offset="0x1E0D4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG54" acronym="CTRLMMR_PADCONFIG54" offset="0x1E0D8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="28" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG55" acronym="CTRLMMR_PADCONFIG55" offset="0x1E0DC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG56" acronym="CTRLMMR_PADCONFIG56" offset="0x1E0E0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG57" acronym="CTRLMMR_PADCONFIG57" offset="0x1E0E4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG58" acronym="CTRLMMR_PADCONFIG58" offset="0x1E0E8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG59" acronym="CTRLMMR_PADCONFIG59" offset="0x1E0EC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG60" acronym="CTRLMMR_PADCONFIG60" offset="0x1E0F0" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG61" acronym="CTRLMMR_PADCONFIG61" offset="0x1E0F4" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG62" acronym="CTRLMMR_PADCONFIG62" offset="0x1E0F8" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG63" acronym="CTRLMMR_PADCONFIG63" offset="0x1E0FC" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG64" acronym="CTRLMMR_PADCONFIG64" offset="0x1E100" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG65" acronym="CTRLMMR_PADCONFIG65" offset="0x1E104" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="20" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG66" acronym="CTRLMMR_PADCONFIG66" offset="0x1E108" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG68" acronym="CTRLMMR_PADCONFIG68" offset="0x1E110" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG71" acronym="CTRLMMR_PADCONFIG71" offset="0x1E11C" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG72" acronym="CTRLMMR_PADCONFIG72" offset="0x1E120" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG73" acronym="CTRLMMR_PADCONFIG73" offset="0x1E124" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG89" acronym="CTRLMMR_PADCONFIG89" offset="0x1E164" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_PADCONFIG90" acronym="CTRLMMR_PADCONFIG90" offset="0x1E168" width="32" description="">
    <bitfield id="LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock" range="" rwaccess="RW"/>
    <bitfield id="WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status" range="" rwaccess="R"/>
    <bitfield id="WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection" range="" rwaccess="RW"/>
    <bitfield id="DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value" range="" rwaccess="RW"/>
    <bitfield id="DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable" range="" rwaccess="RW"/>
    <bitfield id="DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control" range="" rwaccess="RW"/>
    <bitfield id="ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass" range="" rwaccess="RW"/>
    <bitfield id="ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override" range="" rwaccess="RW"/>
    <bitfield id="TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable" range="" rwaccess="RW"/>
    <bitfield id="DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control . Selects the drive strength value for LVCMOS pins. (Does not apply to other pin types)" range="" rwaccess="RW"/>
    <bitfield id="RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad" range="" rwaccess="RW"/>
    <bitfield id="PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection" range="" rwaccess="RW"/>
    <bitfield id="PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal." range="" rwaccess="RW"/>
    <bitfield id="FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating" range="" rwaccess="RW"/>
    <bitfield id="ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable" range="" rwaccess="RW"/>
    <bitfield id="DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup Polarity" range="" rwaccess="RW"/>
    <bitfield id="WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select. 0h - Implement GPIO in GPIO0 instance 1h - Implement GPIO in GPIO2 instance 2h - Implement GPIO in GPIO4 instance 3h - Implement GPIO in GPIO6 instance" range="" rwaccess="RW"/>
    <bitfield id="MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection 0h - Mux Mode 0 1h - Mux Mode 1 2h - Mux Mode 2 3h - Mux Mode 3 4h - Mux Mode 4 5h - Mux Mode 5 6h - Mux Mode 6 7h - Mux Mode 7 8h - Mux Mode 8 9h - Mux Mode 9 Ah - Mux Mode 10 Bh - Mux Mode 11 Ch - Mux Mode 12 Dh - Mux Mode 13 Eh - Mux Mode 14 Fh - Mux Mode 15" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK0" acronym="CTRLMMR_LOCK7_KICK0" offset="0x1F008" width="32" description="">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper unlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_LOCK7_KICK1" acronym="CTRLMMR_LOCK7_KICK1" offset="0x1F00C" width="32" description="">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P7_CLAIM0" acronym="CTRLMMR_P7_CLAIM0" offset="0x1F100" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P7_CLAIM1" acronym="CTRLMMR_P7_CLAIM1" offset="0x1F104" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_P7_CLAIM2" acronym="CTRLMMR_P7_CLAIM2" offset="0x1F108" width="32" description="">
    <bitfield id="PROXY1_CLAIMED" width="32" begin="31" end="0" resetval="0x0" description="Proxy1 register claim bit" range="" rwaccess="RW"/>
  </register>
</module>
