############################################################################
# XEM6010 - Xilinx constraints file
#
# Pin mappings for the XEM6010.  Use this as a template and comment out 
# the pins that are not used in your design.  (By default, map will fail
# if this file contains constraints for signals not in your design).
#
# Copyright (c) 2004-2010 Opal Kelly Incorporated
############################################################################
CONFIG VCCAUX = "3.3"; //Required for Spartan-6
NET "hi_muxsel"     LOC = "AA22" | IOSTANDARD="LVCMOS33";
NET "i2c_sda"       LOC = "AB9"  | IOSTANDARD="LVCMOS33" | PULLUP;
NET "i2c_scl"       LOC = "Y9"   | IOSTANDARD="LVCMOS33" | PULLUP;

############################################################################
## FrontPanel Host Interface
############################################################################
NET "hi_in<0>"      LOC="Y12"    | IOSTANDARD="LVCMOS33";
NET "hi_in<1>"      LOC="AB20"   | IOSTANDARD="LVCMOS33";
NET "hi_in<2>"      LOC="AB7"    | IOSTANDARD="LVCMOS33";
NET "hi_in<3>"      LOC="AB8"    | IOSTANDARD="LVCMOS33";
NET "hi_in<4>"      LOC="AA4"    | IOSTANDARD="LVCMOS33";
NET "hi_in<5>"      LOC="AB4"    | IOSTANDARD="LVCMOS33";
NET "hi_in<6>"      LOC="Y3"     | IOSTANDARD="LVCMOS33";
NET "hi_in<7>"      LOC="AB3"    | IOSTANDARD="LVCMOS33";
NET "hi_out<0>"     LOC="Y19"    | IOSTANDARD="LVCMOS33";
NET "hi_out<1>"     LOC="AA8"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<0>"   LOC="AB12"   | IOSTANDARD="LVCMOS33";
NET "hi_inout<1>"   LOC="AA12"   | IOSTANDARD="LVCMOS33";
NET "hi_inout<2>"   LOC="Y13"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<3>"   LOC="AB18"   | IOSTANDARD="LVCMOS33";
NET "hi_inout<4>"   LOC="AA18"   | IOSTANDARD="LVCMOS33";
NET "hi_inout<5>"   LOC="V15"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<6>"   LOC="AB2"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<7>"   LOC="AA2"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<8>"   LOC="Y7"     | IOSTANDARD="LVCMOS33";
NET "hi_inout<9>"   LOC="Y4"     | IOSTANDARD="LVCMOS33";
NET "hi_inout<10>"  LOC="W4"     | IOSTANDARD="LVCMOS33";
NET "hi_inout<11>"  LOC="AB6"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<12>"  LOC="AA6"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<13>"  LOC="U13"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<14>"  LOC="U14"    | IOSTANDARD="LVCMOS33";
NET "hi_inout<15>"  LOC="AA20"   | IOSTANDARD="LVCMOS33";
NET "hi_aa"         LOC="W11"    | IOSTANDARD="LVCMOS33";


NET "R_sel<1>" LOC="G17" | IOSTANDARD=LVCMOS33; # JP2-17
NET "R_sel<2>" LOC="H19" | IOSTANDARD=LVCMOS33; # JP2-19 
NET "G33" LOC="H20" | IOSTANDARD=LVCMOS33; # JP2-20 
NET "G32" LOC="H18" | IOSTANDARD=LVCMOS33; # JP2-21
NET "G23" LOC="J19" | IOSTANDARD=LVCMOS33; # JP2-22 
NET "G12" LOC="F16" | IOSTANDARD=LVCMOS33; # JP2-23 
NET "R_output" LOC="D19" | IOSTANDARD=LVCMOS33; # JP2-24 
NET "R_update" LOC="F17" | IOSTANDARD=LVCMOS33; # JP2-25 
NET "R_shift_clk" LOC="D20" | IOSTANDARD=LVCMOS33; # JP2-26 
NET "ADC0_data<2>" LOC="J17" | IOSTANDARD=LVCMOS33; # JP2-27 
NET "ADC0_data<3>" LOC="F18" | IOSTANDARD=LVCMOS33; # JP2-28 
NET "ADC0_data<5>" LOC="K17" | IOSTANDARD=LVCMOS33; # JP2-29 
NET "ADC0_data<4>" LOC="F19" | IOSTANDARD=LVCMOS33; # JP2-30 
NET "ADC0_data<9>" LOC="K16" | IOSTANDARD=LVCMOS33; # JP2-31 
NET "ADC0_data<7>" LOC="M16" | IOSTANDARD=LVCMOS33; # JP2-32 
NET "ADC1_data<0>" LOC="J16" | IOSTANDARD=LVCMOS33; # JP2-33 
NET "ADC0_data<8>" LOC="L15" | IOSTANDARD=LVCMOS33; # JP2-34 


NET "ADC1_data<1>" LOC="V21" | IOSTANDARD=LVCMOS33; # JP2-37 
NET "ADC1_data<3>" LOC="K20" | IOSTANDARD=LVCMOS33; # JP2-38 
NET "ADC1_data<4>" LOC="V22" | IOSTANDARD=LVCMOS33; # JP2-39 
NET "ADC1_data<6>" LOC="K19" | IOSTANDARD=LVCMOS33; # JP2-40 
NET "ADC1_data<8>" LOC="T21" | IOSTANDARD=LVCMOS33; # JP2-41 
NET "ADC1_data<2>" LOC="U20" | IOSTANDARD=LVCMOS33; # JP2-42 
NET "ADC1_data<5>" LOC="T22" | IOSTANDARD=LVCMOS33; # JP2-43 
NET "ADC1_data<7>" LOC="U22" | IOSTANDARD=LVCMOS33; # JP2-44 
NET "PIX_OUT_CONTROL" LOC="P21" | IOSTANDARD=LVCMOS33; # JP2-45 
NET "CLK_ADC_PGA_IN" LOC="R20" | IOSTANDARD=LVCMOS33; # JP2-46 
NET "ADC0_data<6>" LOC="P22" | IOSTANDARD=LVCMOS33; # JP2-47 
NET "ADC1_data<9>" LOC="R22" | IOSTANDARD=LVCMOS33; # JP2-48 
NET "ADC0_data<0>" LOC="M21" | IOSTANDARD=LVCMOS33; # JP2-49 
NET "ADC0_data<1>" LOC="N20" | IOSTANDARD=LVCMOS33; # JP2-50 
NET "ADC2_data<0>" LOC="M22" | IOSTANDARD=LVCMOS33; # JP2-51 
NET "G13" LOC="N22" | IOSTANDARD=LVCMOS33; # JP2-52 
NET "ADC2_data<2>" LOC="L20" | IOSTANDARD=LVCMOS33; # JP2-53
NET "ADC2_data<3>" LOC="M20" | IOSTANDARD=LVCMOS33; # JP2-54 


NET "ADC2_data<1>" LOC="L22" | IOSTANDARD=LVCMOS33; # JP2-57 
NET "ADC2_data<6>" LOC="L19" | IOSTANDARD=LVCMOS33; # JP2-58 
NET "ADC2_data<9>" LOC="H21" | IOSTANDARD=LVCMOS33; # JP2-59 
NET "ADC2_data<5>" LOC="K21" | IOSTANDARD=LVCMOS33; # JP2-60 
NET "ADC2_data<4>" LOC="H22" | IOSTANDARD=LVCMOS33; # JP2-61 1
NET "ADC2_data<7>" LOC="K22" | IOSTANDARD=LVCMOS33; # JP2-62 
NET "ADC2_data<8>" LOC="F21" | IOSTANDARD=LVCMOS33; # JP2-63 
NET "ADC3_data<0>" LOC="G20" | IOSTANDARD=LVCMOS33; # JP2-64 
NET "ADC3_data<1>" LOC="F22" | IOSTANDARD=LVCMOS33; # JP2-65 
NET "ADC3_data<3>" LOC="G22" | IOSTANDARD=LVCMOS33; # JP2-66 
NET "ADC3_data<4>" LOC="D21" | IOSTANDARD=LVCMOS33; # JP2-67 
NET "ADC3_data<5>" LOC="E20" | IOSTANDARD=LVCMOS33; # JP2-68 
NET "ADC3_data<7>" LOC="D22" | IOSTANDARD=LVCMOS33; # JP2-69 
NET "ADC3_data<8>" LOC="E22" | IOSTANDARD=LVCMOS33; # JP2-70 
NET "ADC3_data<2>" LOC="B21" | IOSTANDARD=LVCMOS33; # JP2-71 
NET "ADC3_data<6>" LOC="C20" | IOSTANDARD=LVCMOS33; # JP2-72 
NET "C_SHIFT_CLK" LOC="B22" | IOSTANDARD=LVCMOS33; # JP2-73 
NET "ADC3_data<9>" LOC="C22" | IOSTANDARD=LVCMOS33; # JP2-74 
NET "C_OUTPUT" LOC="A21" | IOSTANDARD=LVCMOS33; # JP2-75 
NET "C_RSTSHIFT" LOC="A20" | IOSTANDARD=LVCMOS33; # JP2-76 
NET "C_UPDATE" LOC="J20" | IOSTANDARD=LVCMOS33; # JP2-77 
//NET "" LOC="" ; # JP2-78 
NET "ADC_clk" LOC="J22" | IOSTANDARD=LVCMOS33; # JP2-79 



NET "R_RSTDECC" LOC="W20" | IOSTANDARD=LVCMOS33; # JP3-15 
NET "R_RSTSHIFT" LOC="T19" | IOSTANDARD=LVCMOS33; # JP3-16 
NET "R_SEL<0>" LOC="W22" | IOSTANDARD=LVCMOS33; # JP3-17 
NET "RST_IN" LOC="T20" | IOSTANDARD=LVCMOS33; # JP3-18 
NET "R_SEL<3>" LOC="U19" | IOSTANDARD=LVCMOS33; # JP3-19 
NET "RST_SEL_0" LOC="P17" | IOSTANDARD=LVCMOS33; # JP3-20 
NET "G22" LOC="V20" | IOSTANDARD=LVCMOS33; # JP3-21 
NET "RST_SEL_1" LOC="N16" | IOSTANDARD=LVCMOS33; # JP3-22 
NET "DB31" LOC="C5" | IOSTANDARD=LVCMOS33; # JP3-23 
NET "VPULSE_IN" LOC="M17" | IOSTANDARD=LVCMOS33; # JP3-24 
 
NET "PRE_IN" LOC="M18" | IOSTANDARD=LVCMOS33; # JP3-26 

NET "SAM_IN" LOC="P18" | IOSTANDARD=LVCMOS33; # JP3-28 

NET "MEM_SEL" LOC="R19" | IOSTANDARD=LVCMOS33; # JP3-30 
NET "RS" LOC="E16" | IOSTANDARD=LVCMOS33; # JP3-31 
 
NET "SCL" LOC="D17" | IOSTANDARD=LVCMOS33; # JP3-33 

 


NET "SDA" LOC="D10" | IOSTANDARD=LVCMOS33; # JP3-38 
 
NET "CS" LOC="C10" | IOSTANDARD=LVCMOS33; # JP3-40 
NET "C_SET" LOC="L17" | IOSTANDARD=LVCMOS33; # JP3-41 

NET "C_RSTDEC" LOC="K18" | IOSTANDARD=LVCMOS33; # JP3-43 



NET "DB42" LOC="C6" | IOSTANDARD=LVCMOS33; # JP3-47



NET "DB33" LOC="A4" | IOSTANDARD=LVCMOS33; # JP3-51 
 
NET "DB52" LOC="B8" | IOSTANDARD=LVCMOS33; # JP3-53 
 


NET "DB01" LOC="A8" | IOSTANDARD=LVCMOS33; # JP3-57 
NET "DB11" LOC="A7" | IOSTANDARD=LVCMOS33; # JP3-58 
NET "DB21" LOC="B10" | IOSTANDARD=LVCMOS33; # JP3-59 
NET "IQWRT1" LOC="C9" | IOSTANDARD=LVCMOS33; # JP3-60 
NET "IQCLK1" LOC="A10" | IOSTANDARD=LVCMOS33; # JP3-61 
NET "IQRESET1" LOC="A9" | IOSTANDARD=LVCMOS33; # JP3-62 
NET "IQSEL1" LOC="C13" | IOSTANDARD=LVCMOS33; # JP3-63 
NET "IQSEL2" LOC="B12" | IOSTANDARD=LVCMOS33; # JP3-64 
NET "IQRESET2" LOC="A13" | IOSTANDARD=LVCMOS33; # JP3-65 
NET "IQCLK2" LOC="A12" | IOSTANDARD=LVCMOS33; # JP3-66 
NET "IQWRT2" LOC="C15" | IOSTANDARD=LVCMOS33; # JP3-67 
NET "DB02" LOC="B14" | IOSTANDARD=LVCMOS33; # JP3-68 
NET "DB12" LOC="A15" | IOSTANDARD=LVCMOS33; # JP3-69 
NET "DB22" LOC="A14" | IOSTANDARD=LVCMOS33; # JP3-70 
NET "DB32" LOC="C17" | IOSTANDARD=LVCMOS33; # JP3-71 
NET "DB23" LOC="B16" | IOSTANDARD=LVCMOS33; # JP3-72 
NET "DB13" LOC="A17" | IOSTANDARD=LVCMOS33; # JP3-73 
NET "DB03" LOC="A16" | IOSTANDARD=LVCMOS33; # JP3-74 
NET "IQSEL3" LOC="A18" | IOSTANDARD=LVCMOS33; # JP3-75 
NET "IQRESET3" LOC="B18" | IOSTANDARD=LVCMOS33; # JP3-76 
NET "IQCLK3" LOC="C11" | IOSTANDARD=LVCMOS33; # JP3-77 

NET "IQWRT3" LOC="A11" | IOSTANDARD=LVCMOS33; # JP3-79 
 


NET "hi_in<0>" TNM_NET = "okHostClk";
TIMESPEC "TS_okHostClk" = PERIOD "okHostClk" 20.83 ns HIGH 50%;  # 48 MHz
NET "hi_inout[*]" TNM = "okHostINOUT_grp";
TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE "hi_in<0>" RISING;
TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER "hi_in<0>" RISING;
NET "hi_out<0>" OFFSET = OUT 11.93 ns AFTER "hi_in<0>" RISING;
NET "hi_out<1>" OFFSET = OUT 11.93 ns AFTER "hi_in<0>" RISING; #Placeholder
NET "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;
NET "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE "hi_in<0>" RISING;

NET "clk"       LOC="AB13" | IOSTANDARD="LVCMOS33";		// 100MHZ
NET "CLK_ADC_PGA_IN"       LOC="Y11"  | IOSTANDARD="LVCMOS33";		//25MHz
NET "input_shiftclk"       LOC="AB11" | IOSTANDARD="LVCMOS33";		//1MHz


# LEDs ################################################################
//NET "led[0]"     LOC="Y17"    | IOSTANDARD=LVCMOS33;
//NET "led[1]"     LOC="AB17"   | IOSTANDARD=LVCMOS33;
//NET "led[2]"     LOC="AA14"   | IOSTANDARD=LVCMOS33;
//NET "led[3]"     LOC="AB14"   | IOSTANDARD=LVCMOS33;
//NET "led[4]"     LOC="AA16"   | IOSTANDARD=LVCMOS33;
//NET "led[5]"     LOC="AB16"   | IOSTANDARD=LVCMOS33;
//NET "led[6]"     LOC="AA10"   | IOSTANDARD=LVCMOS33;
//NET "led[7]"     LOC="AB10"   | IOSTANDARD=LVCMOS33;


