#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Dec 20 16:50:56 2017
# Process ID: 32489
# Current directory: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth
# Command line: vivado
# Log file: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/vivado.log
# Journal file: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fpga_synth /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6001.926 ; gain = 0.000 ; free physical = 1091 ; free virtual = 12930
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse {/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name core
Command: synth_design -rtl -name core
Starting synth_design
Using part: xc7z020clg484-1
Top: core
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6075.324 ; gain = 50.180 ; free physical = 1006 ; free virtual = 12852
---------------------------------------------------------------------------------
ERROR: [Synth 8-4169] error in use clause: package 'riscv_core_config' not found in library 'lib_core' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:7]
ERROR: [Synth 8-1031] c_nbits is not declared [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:9]
ERROR: [Synth 8-1031] c_nbits is not declared [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:10]
ERROR: [Synth 8-1031] c_nbits is not declared [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:14]
INFO: [Synth 8-2810] unit alu ignored due to previous errors [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6110.824 ; gain = 85.680 ; free physical = 1016 ; free virtual = 12864
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property default_lib LIB_CORE [current_project]
synth_design -rtl -name core
Command: synth_design -rtl -name core
Starting synth_design
Using part: xc7z020clg484-1
Top: core
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6142.336 ; gain = 0.000 ; free physical = 969 ; free virtual = 12818
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:20]
INFO: [Synth 8-3491] module 'counter_calculation' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:9' bound to instance 'counter_calculation1' of component 'counter_calculation' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:189]
INFO: [Synth 8-638] synthesizing module 'counter_calculation' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'counter_calculation' (1#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd:18]
INFO: [Synth 8-3491] module 'fetch' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:9' bound to instance 'fetch1' of component 'fetch' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:196]
INFO: [Synth 8-638] synthesizing module 'fetch' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'fetch' (2#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd:21]
INFO: [Synth 8-3491] module 'registerfile' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:9' bound to instance 'registerfile1' of component 'registerfile' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:207]
INFO: [Synth 8-638] synthesizing module 'registerfile' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'registerfile' (3#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd:20]
INFO: [Synth 8-3491] module 'decode' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:9' bound to instance 'decode1' of component 'decode' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:217]
INFO: [Synth 8-638] synthesizing module 'decode' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'decode' (4#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd:33]
INFO: [Synth 8-3491] module 'execute' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:9' bound to instance 'execute1' of component 'execute' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'execute' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:32]
INFO: [Synth 8-3491] module 'alu' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:9' bound to instance 'alu1' of component 'alu' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:63]
INFO: [Synth 8-638] synthesizing module 'alu' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:17]
INFO: [Synth 8-226] default block is never used [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'execute' (6#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd:32]
INFO: [Synth 8-3491] module 'memory_access' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:9' bound to instance 'memory_access1' of component 'memory_access' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:258]
INFO: [Synth 8-638] synthesizing module 'memory_access' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (7#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd:27]
INFO: [Synth 8-3491] module 'writeback' declared at '/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:9' bound to instance 'writeback1' of component 'writeback' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:275]
INFO: [Synth 8-638] synthesizing module 'writeback' [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element s_validity_global_reg was removed.  [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'writeback' (8#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'core' (9#1) [/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd:20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[16]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[15]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[14]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[13]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[12]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[11]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[10]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[9]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[8]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[7]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[6]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[5]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[4]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[3]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[2]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[1]
WARNING: [Synth 8-3331] design writeback has unconnected port i_pc[0]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[31]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[30]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[29]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[28]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[27]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[26]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[25]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[24]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[23]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[22]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[21]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[20]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[19]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[18]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[17]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[16]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[15]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[14]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[13]
WARNING: [Synth 8-3331] design writeback has unconnected port i_inst[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6145.336 ; gain = 3.000 ; free physical = 975 ; free virtual = 12824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6145.336 ; gain = 3.000 ; free physical = 978 ; free virtual = 12827
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 6517.707 ; gain = 375.371 ; free physical = 573 ; free virtual = 12471
31 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 6517.707 ; gain = 375.371 ; free physical = 573 ; free virtual = 12471
synth_design -rtl -name core
Command: synth_design -rtl -name core
Starting synth_design
Using part: xc7z020clg484-1
Top: core
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:18 ; elapsed = 00:06:31 . Memory (MB): peak = 6544.715 ; gain = 402.379 ; free physical = 561 ; free virtual = 12460
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6544.715 ; gain = 24.008 ; free physical = 561 ; free virtual = 12460
launch_runs synth_1
[Wed Dec 20 17:08:50 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/schematic.sch
/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/schematic.sch
write_verilog /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.v
write_vhdl /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.vhd
/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/synth/fpga_synth/fpga_synth.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 18:09:26 2017...
