{"vcs1":{"timestamp_begin":1682339202.789188517, "rt":0.87, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682339203.691349104, "rt":1.05, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682339204.761735427, "rt":2.06, "ut":0.06, "st":1.66}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682339202.493967010}
{"VCS_COMP_START_TIME": 1682339202.493967010}
{"VCS_COMP_END_TIME": 1682339207.518708506}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340760}}
{"stitch_vcselab": {"peak_mem": 238988}}
