\hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status}{}\doxysection{APB2 Peripheral Clock Enabled or Disabled Status}
\label{group__RCC__APB2__Clock__Enable__Disable__Status}\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB2 peripheral clock is enabled or not.  


Collaboration diagram for APB2 Peripheral Clock Enabled or Disabled Status\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB2__Clock__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga23cd8bf6b0e097c09d5292e1ac44d2b9}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga23cd8bf6b0e097c09d5292e1ac44d2b9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gab8bba755c5ee38df4fb1e27d32cada06}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gab8bba755c5ee38df4fb1e27d32cada06}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga7116893adbb7fc144102af49de55350b}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga7116893adbb7fc144102af49de55350b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gabd506be27916f029d2214e88bc48f6df}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gabd506be27916f029d2214e88bc48f6df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gaa649af8007f817b25312fe2a82a2dc2d}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gaa649af8007f817b25312fe2a82a2dc2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga55adb9971771c35d36a549a1948b7b1e}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga55adb9971771c35d36a549a1948b7b1e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the APB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
