Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  1 02:17:39 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: inst_i2c_dri/dri_clk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mod1/pixel_clk_reg/Q (HIGH)

 There are 416 register/latch pins with no clock driven by root clock pin: mod2/pixel_clk_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: rr/clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: tc/change_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1913 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.601        0.000                      0                   76        0.174        0.000                      0                   76        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.601        0.000                      0                   76        0.174        0.000                      0                   76        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.076ns (27.546%)  route 2.830ns (72.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.772     8.982    tc/change_clk_0
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[1]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDRE (Setup_fdre_C_R)       -0.429    14.584    tc/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.076ns (27.546%)  route 2.830ns (72.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.772     8.982    tc/change_clk_0
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[2]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDRE (Setup_fdre_C_R)       -0.429    14.584    tc/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.076ns (27.546%)  route 2.830ns (72.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.772     8.982    tc/change_clk_0
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[3]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDRE (Setup_fdre_C_R)       -0.429    14.584    tc/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.076ns (27.546%)  route 2.830ns (72.454%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.772     8.982    tc/change_clk_0
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.433    14.774    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  tc/cnt_reg[4]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X45Y26         FDRE (Setup_fdre_C_R)       -0.429    14.584    tc/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.076ns (27.568%)  route 2.827ns (72.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.769     8.979    tc/change_clk_0
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.434    14.775    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[5]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    tc/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.076ns (27.568%)  route 2.827ns (72.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.769     8.979    tc/change_clk_0
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.434    14.775    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[6]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    tc/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.076ns (27.568%)  route 2.827ns (72.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.769     8.979    tc/change_clk_0
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.434    14.775    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[7]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    tc/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 1.076ns (27.568%)  route 2.827ns (72.432%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.769     8.979    tc/change_clk_0
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.434    14.775    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  tc/cnt_reg[8]/C
                         clock pessimism              0.274    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.429    14.585    tc/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.076ns (28.334%)  route 2.722ns (71.666%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.663     8.874    tc/change_clk_0
    SLICE_X45Y32         FDRE                                         r  tc/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.440    14.781    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  tc/cnt_reg[25]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X45Y32         FDRE (Setup_fdre_C_R)       -0.429    14.591    tc/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 tc/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.076ns (28.334%)  route 2.722ns (71.666%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.555     5.076    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  tc/cnt_reg[19]/Q
                         net (fo=2, routed)           0.857     6.389    tc/cnt_reg_n_0_[19]
    SLICE_X44Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.513 f  tc/cnt[0]_i_8/O
                         net (fo=1, routed)           0.300     6.813    tc/cnt[0]_i_8_n_0
    SLICE_X44Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.937 f  tc/cnt[0]_i_7/O
                         net (fo=1, routed)           0.430     7.367    tc/cnt[0]_i_7_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.491 f  tc/cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.300     7.790    tc/cnt[0]_i_3__0_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.914 f  tc/cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.172     8.087    tc/cnt[0]_i_2__0_n_0
    SLICE_X44Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.211 r  tc/cnt[27]_i_1/O
                         net (fo=27, routed)          0.663     8.874    tc/change_clk_0
    SLICE_X45Y32         FDRE                                         r  tc/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.440    14.781    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  tc/cnt_reg[26]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X45Y32         FDRE (Setup_fdre_C_R)       -0.429    14.591    tc/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  inst_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           0.121     1.709    inst_i2c_dri/clk_cnt[2]
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  inst_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    inst_i2c_dri/clk_cnt_0[1]
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y45         FDCE (Hold_fdce_C_D)         0.120     1.579    inst_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.093     1.680    inst_i2c_dri/clk_cnt[5]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  inst_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    inst_i2c_dri/clk_cnt_0[6]
    SLICE_X36Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.550    inst_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  inst_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.116     1.727    inst_i2c_dri/clk_cnt[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.772 r  inst_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.772    inst_i2c_dri/clk_cnt_0[2]
    SLICE_X39Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y45         FDCE (Hold_fdce_C_D)         0.091     1.550    inst_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  inst_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=8, routed)           0.117     1.728    inst_i2c_dri/clk_cnt[1]
    SLICE_X39Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  inst_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    inst_i2c_dri/clk_cnt_0[0]
    SLICE_X39Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y45         FDCE (Hold_fdce_C_D)         0.092     1.551    inst_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=9, routed)           0.144     1.732    inst_i2c_dri/clk_cnt[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  inst_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     1.777    inst_i2c_dri/dri_clk_i_1_n_0
    SLICE_X36Y45         FDPE                                         r  inst_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDPE                                         r  inst_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y45         FDPE (Hold_fdpe_C_D)         0.092     1.551    inst_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pi/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pi/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.883%)  route 0.140ns (40.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.559     1.442    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pi/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  pi/FSM_sequential_state_reg[1]/Q
                         net (fo=79, routed)          0.140     1.746    rr/state__0[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  rr/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    pi/FSM_sequential_state_reg[1]_18
    SLICE_X42Y36         FDRE                                         r  pi/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.828     1.955    pi/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  pi/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X42Y36         FDRE (Hold_fdre_C_D)         0.121     1.563    pi/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.506%)  route 0.143ns (43.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=4, routed)           0.143     1.730    inst_i2c_dri/clk_cnt[8]
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  inst_i2c_dri/clk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.775    inst_i2c_dri/clk_cnt_0[10]
    SLICE_X36Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091     1.537    inst_i2c_dri/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_i2c_dri/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.541%)  route 0.194ns (50.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.563     1.446    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  inst_i2c_dri/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.194     1.781    inst_i2c_dri/clk_cnt[6]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.049     1.830 r  inst_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.830    inst_i2c_dri/clk_cnt_0[9]
    SLICE_X36Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.832     1.959    inst_i2c_dri/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  inst_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.107     1.569    inst_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tc/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.556     1.439    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  tc/cnt_reg[20]/Q
                         net (fo=2, routed)           0.117     1.697    tc/cnt_reg_n_0_[20]
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  tc/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.805    tc/cnt0_carry__3_n_4
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.824     1.951    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  tc/cnt_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    tc/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tc/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tc/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.554     1.437    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  tc/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  tc/cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    tc/cnt_reg_n_0_[12]
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  tc/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.805    tc/cnt0_carry__1_n_4
    SLICE_X45Y28         FDRE                                         r  tc/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.822     1.949    tc/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  tc/cnt_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    tc/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y28   buzzer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   mod2/pixel_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y36   pi/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y36   pi/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y32   tc/cnt_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y32   tc/cnt_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y32   tc/cnt_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y26   tc/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y26   tc/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   mod2/pixel_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   inst_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   inst_i2c_dri/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   inst_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   inst_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   inst_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   inst_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   inst_i2c_dri/clk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_i2c_dri/clk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   inst_i2c_dri/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y28   buzzer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   pi/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y36   pi/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y32   tc/cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y32   tc/cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y32   tc/cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   tc/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   tc/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   tc/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y27   tc/cnt_reg[5]/C



