$date
	Tue Oct 08 22:24:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exper1_1 $end
$scope module e1_1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#5
0"
#10
1"
#15
1#
1!
#20
