<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: Usart Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Usart Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m_e70___u_s_a_r_t.html">Universal Synchronous Asynchronous Receiver Transmitter</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Usart" -->
<p><a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__usart_8h_source.html">D:/git/git_canopus_1/softpack/samv7/toolkits/mdk_e70/ARM/examples/Atmel/SAME70_Xplained/libraries/libchip/include/same70/component/component_usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a><!-- doxytag: member="Usart::US_CR" ref="a76ed99fe61ef73a9f5e6eee5349bbcc0" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68314d206a9ed9052c3d25e9b2df57d1"></a><!-- doxytag: member="Usart::US_MR" ref="a68314d206a9ed9052c3d25e9b2df57d1" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4be2b296e8e8e4f1890bf03dff7cd42b"></a><!-- doxytag: member="Usart::US_IER" ref="a4be2b296e8e8e4f1890bf03dff7cd42b" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b2ead40324f19b2adba6b11704c2500"></a><!-- doxytag: member="Usart::US_IDR" ref="a4b2ead40324f19b2adba6b11704c2500" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a201c0492c512c49f2c8ca95376cf2052"></a><!-- doxytag: member="Usart::US_IMR" ref="a201c0492c512c49f2c8ca95376cf2052" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ca111dea2f880adb0d135784c045e85"></a><!-- doxytag: member="Usart::US_CSR" ref="a8ca111dea2f880adb0d135784c045e85" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a8ca111dea2f880adb0d135784c045e85">US_CSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7d41150cc8cee1e68a5671906d8a314"></a><!-- doxytag: member="Usart::US_RHR" ref="ac7d41150cc8cee1e68a5671906d8a314" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a><!-- doxytag: member="Usart::US_THR" ref="a3dc9b6781d4b2baaa4d8f59ad313e06c" args="" -->
__O uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9e7c76fad7dab06225a4d134582f3b4"></a><!-- doxytag: member="Usart::US_BRGR" ref="ab9e7c76fad7dab06225a4d134582f3b4" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379a01b93548081163fb16fe23ca0792"></a><!-- doxytag: member="Usart::US_RTOR" ref="a379a01b93548081163fb16fe23ca0792" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a379a01b93548081163fb16fe23ca0792">US_RTOR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5498a19b7808fbb304a907813f00ab28"></a><!-- doxytag: member="Usart::US_TTGR" ref="a5498a19b7808fbb304a907813f00ab28" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a457dba7f89f3a899745c70653250cb77"></a><!-- doxytag: member="Usart::Reserved1" ref="a457dba7f89f3a899745c70653250cb77" args="[5]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3585671f3f60e19a816fdd0714ca64a7"></a><!-- doxytag: member="Usart::US_FIDI" ref="a3585671f3f60e19a816fdd0714ca64a7" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc0736a842a861c4eaba268418b3bfc8"></a><!-- doxytag: member="Usart::US_NER" ref="afc0736a842a861c4eaba268418b3bfc8" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#afc0736a842a861c4eaba268418b3bfc8">US_NER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af121ee18487c724471ec642782941ff8"></a><!-- doxytag: member="Usart::Reserved2" ref="af121ee18487c724471ec642782941ff8" args="[1]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a334950675ab1781120e58481d20d7581"></a><!-- doxytag: member="Usart::US_IF" ref="a334950675ab1781120e58481d20d7581" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a334950675ab1781120e58481d20d7581">US_IF</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01ffa7ba9dfda7859242682198eccac8"></a><!-- doxytag: member="Usart::US_MAN" ref="a01ffa7ba9dfda7859242682198eccac8" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a01ffa7ba9dfda7859242682198eccac8">US_MAN</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecbab0892d8e515361721920f5f2d2f9"></a><!-- doxytag: member="Usart::US_LINMR" ref="aecbab0892d8e515361721920f5f2d2f9" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1c2311c3a653045f1e05e8b29f7faa6"></a><!-- doxytag: member="Usart::US_LINIR" ref="ae1c2311c3a653045f1e05e8b29f7faa6" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad379864784ee0f62b84c6b35aeecd13"></a><!-- doxytag: member="Usart::US_LINBRR" ref="aad379864784ee0f62b84c6b35aeecd13" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2accbe36c585232fc40389d52d538de6"></a><!-- doxytag: member="Usart::US_LONMR" ref="a2accbe36c585232fc40389d52d538de6" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a2accbe36c585232fc40389d52d538de6">US_LONMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0060) LON Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d14ef17bce35a4627a869123ad13159"></a><!-- doxytag: member="Usart::US_LONPR" ref="a4d14ef17bce35a4627a869123ad13159" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4d14ef17bce35a4627a869123ad13159">US_LONPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0064) LON Preamble Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42aa0a32543306e69557a593f619c447"></a><!-- doxytag: member="Usart::US_LONDL" ref="a42aa0a32543306e69557a593f619c447" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a42aa0a32543306e69557a593f619c447">US_LONDL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0068) LON Data Length Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb042b0a94ceb448a27d1d1f5cb81a1f"></a><!-- doxytag: member="Usart::US_LONL2HDR" ref="aeb042b0a94ceb448a27d1d1f5cb81a1f" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aeb042b0a94ceb448a27d1d1f5cb81a1f">US_LONL2HDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x006C) LON L2HDR Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04a1a0d6add77205eb28b9e56c7ccf8d"></a><!-- doxytag: member="Usart::US_LONBL" ref="a04a1a0d6add77205eb28b9e56c7ccf8d" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a04a1a0d6add77205eb28b9e56c7ccf8d">US_LONBL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0070) LON Backlog Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae81ace09cca03fe8122bce85103d5f8e"></a><!-- doxytag: member="Usart::US_LONB1TX" ref="ae81ace09cca03fe8122bce85103d5f8e" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ae81ace09cca03fe8122bce85103d5f8e">US_LONB1TX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0074) LON Beta1 Tx Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab4bd58c2696f2aebd3239e7e47e7d22"></a><!-- doxytag: member="Usart::US_LONB1RX" ref="aab4bd58c2696f2aebd3239e7e47e7d22" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aab4bd58c2696f2aebd3239e7e47e7d22">US_LONB1RX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0078) LON Beta1 Rx Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24bf712b0013ae7f91de11e575f2feea"></a><!-- doxytag: member="Usart::US_LONPRIO" ref="a24bf712b0013ae7f91de11e575f2feea" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a24bf712b0013ae7f91de11e575f2feea">US_LONPRIO</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x007C) LON Priority Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a283e625bb186b67bec9957e6d3b0a2c8"></a><!-- doxytag: member="Usart::US_IDTTX" ref="a283e625bb186b67bec9957e6d3b0a2c8" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a283e625bb186b67bec9957e6d3b0a2c8">US_IDTTX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0080) LON IDT Tx Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac63db3a9418e9d03d55825840e096962"></a><!-- doxytag: member="Usart::US_IDTRX" ref="ac63db3a9418e9d03d55825840e096962" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ac63db3a9418e9d03d55825840e096962">US_IDTRX</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0084) LON IDT Rx Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02b13ce99b079765bac9b088b6f87553"></a><!-- doxytag: member="Usart::US_ICDIFF" ref="a02b13ce99b079765bac9b088b6f87553" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a02b13ce99b079765bac9b088b6f87553">US_ICDIFF</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0088) IC DIFF Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60c9b01d7316e25cfb0e11065b652262"></a><!-- doxytag: member="Usart::Reserved3" ref="a60c9b01d7316e25cfb0e11065b652262" args="[22]" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [22]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f68929355c4a31ff533468a720438b7"></a><!-- doxytag: member="Usart::US_WPMR" ref="a4f68929355c4a31ff533468a720438b7" args="" -->
__IO uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4f68929355c4a31ff533468a720438b7">US_WPMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0acc127462a24739e4d8f21fd0bc32ad"></a><!-- doxytag: member="Usart::US_WPSR" ref="a0acc127462a24739e4d8f21fd0bc32ad" args="" -->
__I uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> hardware registers. </p>

<p>Definition at line <a class="el" href="component__usart_8h_source.html#l00041">41</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>libraries/libchip/include/same70/component/<a class="el" href="component__usart_8h_source.html">component_usart.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
