{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716853413745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716853413752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 11:43:33 2024 " "Processing started: Tue May 28 11:43:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716853413752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853413752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853413752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716853414605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716853414605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menus-behavior " "Found design unit 1: menus-behavior" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425812 ""} { "Info" "ISGN_ENTITY_NAME" "1 menus " "Found entity 1: menus" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7Seg-arc1 " "Found design unit 1: BCD_to_7Seg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425815 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425819 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425823 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425828 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425832 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425837 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425848 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425857 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file char_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 char_block_diagram " "Found entity 1: char_block_diagram" {  } { { "char_block_diagram.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/char_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouse_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_block_diagram " "Found entity 1: mouse_block_diagram" {  } { { "mouse_block_diagram.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/mouse_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425868 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../pipe.vhd " "Can't analyze file -- file ../pipe.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716853425875 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/pipes.bdf " "Can't analyze file -- file output_files/pipes.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716853425880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textSelector-Behaviour " "Found design unit 1: textSelector-Behaviour" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425885 ""} { "Info" "ISGN_ENTITY_NAME" "1 textSelector " "Found entity 1: textSelector" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_number_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_number_gen-LFSR_BEHAVIOR " "Found design unit 1: random_number_gen-LFSR_BEHAVIOR" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425889 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/tool_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/tool_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tool_box-behavior " "Found design unit 1: tool_box-behavior" {  } { { "MiniprojectResources/tool_box.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/tool_box.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425894 ""} { "Info" "ISGN_ENTITY_NAME" "1 tool_box " "Found entity 1: tool_box" {  } { { "MiniprojectResources/tool_box.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/tool_box.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_screen_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file home_screen_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 home_screen_block_diagram " "Found entity 1: home_screen_block_diagram" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-behaviour " "Found design unit 1: display_controller-behaviour" {  } { { "display_controller.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/display_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425901 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/display_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clouds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clouds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clouds-behavior " "Found design unit 1: clouds-behavior" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425906 ""} { "Info" "ISGN_ENTITY_NAME" "1 clouds " "Found entity 1: clouds" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "session_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file session_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 session_manager-behaviour " "Found design unit 1: session_manager-behaviour" {  } { { "session_manager.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/session_manager.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425910 ""} { "Info" "ISGN_ENTITY_NAME" "1 session_manager " "Found entity 1: session_manager" {  } { { "session_manager.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/session_manager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toolbox-behavior " "Found design unit 1: toolbox-behavior" {  } { { "toolbox.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425915 ""} { "Info" "ISGN_ENTITY_NAME" "1 toolbox " "Found entity 1: toolbox" {  } { { "toolbox.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toolbox.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853425915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853425915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716853426109 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "toolbox_size " "Found inconsistent dimensions for element \"toolbox_size\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 1024 688 888 1041 "toolbox_size\[9..0\]" "" } { 504 1200 1333 521 "toolbox_size" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426116 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "toolbox_size " "Converted elements in bus name \"toolbox_size\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "toolbox_size\[9..0\] toolbox_size9..0 " "Converted element name(s) from \"toolbox_size\[9..0\]\" to \"toolbox_size9..0\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 1024 688 888 1041 "toolbox_size\[9..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426117 ""}  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 1024 688 888 1041 "toolbox_size\[9..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1716853426117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 800 1024 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst1 " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { -288 -368 -208 -144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:inst1\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426189 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716853426192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426192 ""}  } { { "pll2/pll2_0002.v" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853426192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:inst12 " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:inst12\"" {  } { { "toplevel.bdf" "inst12" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 240 448 664 480 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menus menus:inst10 " "Elaborating entity \"menus\" for hierarchy \"menus:inst10\"" {  } { { "toplevel.bdf" "inst10" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { -56 64 376 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426201 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mode menus.vhd(12) " "VHDL Signal Declaration warning at menus.vhd(12): used implicit default value for signal \"mode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box1_width menus.vhd(24) " "Verilog HDL or VHDL warning at menus.vhd(24): object \"box1_width\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box1_height menus.vhd(25) " "Verilog HDL or VHDL warning at menus.vhd(25): object \"box1_height\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box1_y_pos menus.vhd(26) " "Verilog HDL or VHDL warning at menus.vhd(26): object \"box1_y_pos\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "box1_x_pos menus.vhd(27) " "Verilog HDL or VHDL warning at menus.vhd(27): object \"box1_x_pos\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_single_player menus.vhd(41) " "Verilog HDL or VHDL warning at menus.vhd(41): object \"in_single_player\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_training_mode menus.vhd(42) " "Verilog HDL or VHDL warning at menus.vhd(42): object \"in_training_mode\" assigned a value but never read" {  } { { "menus.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/menus.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426202 "|toplevel|menus:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "session_manager session_manager:inst11 " "Elaborating entity \"session_manager\" for hierarchy \"session_manager:inst11\"" {  } { { "toplevel.bdf" "inst11" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 656 888 1184 1120 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toolbox toolbox:inst3 " "Elaborating entity \"toolbox\" for hierarchy \"toolbox:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 472 904 1200 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clouds clouds:inst17 " "Elaborating entity \"clouds\" for hierarchy \"clouds:inst17\"" {  } { { "toplevel.bdf" "inst17" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 384 -128 192 720 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426213 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_width clouds.vhd(36) " "VHDL Signal Declaration warning at clouds.vhd(36): used explicit default value for signal \"cloud_width\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_drawing_width clouds.vhd(37) " "VHDL Signal Declaration warning at clouds.vhd(37): used explicit default value for signal \"cloud_drawing_width\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cloud_motion_integer clouds.vhd(40) " "Verilog HDL or VHDL warning at clouds.vhd(40): object \"cloud_motion_integer\" assigned a value but never read" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_horizontal_spacing clouds.vhd(42) " "VHDL Signal Declaration warning at clouds.vhd(42): used explicit default value for signal \"cloud_horizontal_spacing\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_vertical_spacing clouds.vhd(43) " "VHDL Signal Declaration warning at clouds.vhd(43): used explicit default value for signal \"cloud_vertical_spacing\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_clouds_y_pos clouds.vhd(45) " "VHDL Signal Declaration warning at clouds.vhd(45): used explicit default value for signal \"top_clouds_y_pos\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_clouds_y_pos clouds.vhd(46) " "VHDL Signal Declaration warning at clouds.vhd(46): used explicit default value for signal \"bottom_clouds_y_pos\" because signal was never assigned a value" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[0\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[0\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[1\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[1\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[2\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[2\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[3\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[3\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[4\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[4\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[5\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[5\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[6\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[6\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[7\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[7\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[8\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[8\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_bottom_height\[9\] clouds.vhd(121) " "Inferred latch for \"cloud3_bottom_height\[9\]\" at clouds.vhd(121)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[0\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[0\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[1\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[1\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[2\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[2\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[3\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[3\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[4\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[4\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[5\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[5\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[6\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[6\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426216 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[7\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[7\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[8\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[8\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud3_top_height\[9\] clouds.vhd(115) " "Inferred latch for \"cloud3_top_height\[9\]\" at clouds.vhd(115)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[0\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[0\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[1\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[1\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[2\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[2\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[3\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[3\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[4\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[4\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[5\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[5\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[6\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[6\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[7\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[7\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[8\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[8\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_bottom_height\[9\] clouds.vhd(106) " "Inferred latch for \"cloud2_bottom_height\[9\]\" at clouds.vhd(106)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[0\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[0\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[1\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[1\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[2\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[2\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[3\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[3\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[4\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[4\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[5\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[5\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[6\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[6\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[7\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[7\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[8\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[8\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud2_top_height\[9\] clouds.vhd(99) " "Inferred latch for \"cloud2_top_height\[9\]\" at clouds.vhd(99)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[0\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[0\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426217 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[1\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[1\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[2\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[2\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[3\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[3\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[4\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[4\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[5\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[5\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[6\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[6\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[7\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[7\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[8\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[8\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_bottom_height\[9\] clouds.vhd(92) " "Inferred latch for \"cloud1_bottom_height\[9\]\" at clouds.vhd(92)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[0\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[0\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[1\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[1\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[2\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[2\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[3\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[3\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[4\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[4\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[5\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[5\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[6\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[6\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[7\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[7\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[8\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[8\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cloud1_top_height\[9\] clouds.vhd(86) " "Inferred latch for \"cloud1_top_height\[9\]\" at clouds.vhd(86)" {  } { { "clouds.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/clouds.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426218 "|toplevel|clouds:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen random_number_gen:inst8 " "Elaborating entity \"random_number_gen\" for hierarchy \"random_number_gen:inst8\"" {  } { { "toplevel.bdf" "inst8" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { -136 -368 -208 -56 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst13 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst13\"" {  } { { "toplevel.bdf" "inst13" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 552 432 688 696 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426223 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_mb1 bouncy_ball.vhd(72) " "VHDL Process Statement warning at bouncy_ball.vhd(72): signal \"prev_mb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_mb1 bouncy_ball.vhd(74) " "VHDL Process Statement warning at bouncy_ball.vhd(74): signal \"prev_mb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_mb1 bouncy_ball.vhd(76) " "VHDL Process Statement warning at bouncy_ball.vhd(76): signal \"prev_mb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mb1_clicked bouncy_ball.vhd(68) " "VHDL Process Statement warning at bouncy_ball.vhd(68): inferring latch(es) for signal or variable \"mb1_clicked\", which holds its previous value in one or more paths through the process" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_up_motion\[5\] bouncy_ball.vhd(28) " "Using initial value X (don't care) for net \"ball_up_motion\[5\]\" at bouncy_ball.vhd(28)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_up_motion\[11\] bouncy_ball.vhd(28) " "Using initial value X (don't care) for net \"ball_up_motion\[11\]\" at bouncy_ball.vhd(28)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_down_motion\[5..7\] bouncy_ball.vhd(29) " "Using initial value X (don't care) for net \"ball_down_motion\[5..7\]\" at bouncy_ball.vhd(29)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mb1_clicked bouncy_ball.vhd(68) " "Inferred latch for \"mb1_clicked\" at bouncy_ball.vhd(68)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426225 "|toplevel|bouncy_ball:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst5 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst5\"" {  } { { "toplevel.bdf" "inst5" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 16 800 1064 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716853426230 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426230 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426230 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426230 "|toplevel|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716853426230 "|toplevel|MOUSE:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst9 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst9\"" {  } { { "toplevel.bdf" "inst9" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 264 -32 232 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853426308 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853426308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853426374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textSelector textSelector:inst6 " "Elaborating entity \"textSelector\" for hierarchy \"textSelector:inst6\"" {  } { { "toplevel.bdf" "inst6" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 200 -360 -88 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426403 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[0\] text.vhd(89) " "Inferred latch for \"current_score_digit\[0\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[1\] text.vhd(89) " "Inferred latch for \"current_score_digit\[1\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[2\] text.vhd(89) " "Inferred latch for \"current_score_digit\[2\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[3\] text.vhd(89) " "Inferred latch for \"current_score_digit\[3\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[4\] text.vhd(89) " "Inferred latch for \"current_score_digit\[4\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[5\] text.vhd(89) " "Inferred latch for \"current_score_digit\[5\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[6\] text.vhd(89) " "Inferred latch for \"current_score_digit\[6\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[7\] text.vhd(89) " "Inferred latch for \"current_score_digit\[7\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[8\] text.vhd(89) " "Inferred latch for \"current_score_digit\[8\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[9\] text.vhd(89) " "Inferred latch for \"current_score_digit\[9\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[10\] text.vhd(89) " "Inferred latch for \"current_score_digit\[10\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[11\] text.vhd(89) " "Inferred latch for \"current_score_digit\[11\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[12\] text.vhd(89) " "Inferred latch for \"current_score_digit\[12\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[13\] text.vhd(89) " "Inferred latch for \"current_score_digit\[13\]\" at text.vhd(89)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426406 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[0\] text.vhd(74) " "Inferred latch for \"score_character\[0\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[1\] text.vhd(74) " "Inferred latch for \"score_character\[1\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[2\] text.vhd(74) " "Inferred latch for \"score_character\[2\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[3\] text.vhd(74) " "Inferred latch for \"score_character\[3\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[4\] text.vhd(74) " "Inferred latch for \"score_character\[4\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[5\] text.vhd(74) " "Inferred latch for \"score_character\[5\]\" at text.vhd(74)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[0\] text.vhd(57) " "Inferred latch for \"current_lives_digit\[0\]\" at text.vhd(57)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[1\] text.vhd(57) " "Inferred latch for \"current_lives_digit\[1\]\" at text.vhd(57)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[2\] text.vhd(57) " "Inferred latch for \"current_lives_digit\[2\]\" at text.vhd(57)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[3\] text.vhd(57) " "Inferred latch for \"current_lives_digit\[3\]\" at text.vhd(57)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[0\] text.vhd(42) " "Inferred latch for \"lives_character\[0\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[1\] text.vhd(42) " "Inferred latch for \"lives_character\[1\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[2\] text.vhd(42) " "Inferred latch for \"lives_character\[2\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[3\] text.vhd(42) " "Inferred latch for \"lives_character\[3\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[4\] text.vhd(42) " "Inferred latch for \"lives_character\[4\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[5\] text.vhd(42) " "Inferred latch for \"lives_character\[5\]\" at text.vhd(42)" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853426407 "|toplevel|textSelector:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg BCD_to_7Seg:inst7 " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"BCD_to_7Seg:inst7\"" {  } { { "toplevel.bdf" "inst7" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 392 -1248 -1008 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853426409 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Mod3\"" {  } { { "text.vhd" "Mod3" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Div5\"" {  } { { "text.vhd" "Div5" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Mod2\"" {  } { { "text.vhd" "Mod2" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Div4\"" {  } { { "text.vhd" "Div4" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Mod0\"" {  } { { "text.vhd" "Mod0" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Mod1\"" {  } { { "text.vhd" "Mod1" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Div3\"" {  } { { "text.vhd" "Div3" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "textSelector:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"textSelector:inst6\|Div0\"" {  } { { "text.vhd" "Div0" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853427834 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716853427834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Mod3\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853427901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Mod3 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853427901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853427901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853427901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853427901 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853427901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853427958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853427958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853427980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853427980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_p2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Div5\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Div5 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428040 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Mod2\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Mod2 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428177 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Div4\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Div4 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428205 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Mod0\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Mod0 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428341 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Mod1\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Mod1 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428369 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Div3\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Div3 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428396 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "textSelector:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"textSelector:inst6\|lpm_divide:Div0\"" {  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853428530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "textSelector:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"textSelector:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716853428530 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716853428530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/lpm_divide_2am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/db/alt_u_div_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716853428638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853428638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[12\] " "Latch textSelector:inst6\|current_score_digit\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429164 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[11\] " "Latch textSelector:inst6\|current_score_digit\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[10\] " "Latch textSelector:inst6\|current_score_digit\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[9\] " "Latch textSelector:inst6\|current_score_digit\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[8\] " "Latch textSelector:inst6\|current_score_digit\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[7\] " "Latch textSelector:inst6\|current_score_digit\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[6\] " "Latch textSelector:inst6\|current_score_digit\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[5\] " "Latch textSelector:inst6\|current_score_digit\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[4\] " "Latch textSelector:inst6\|current_score_digit\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[3\] " "Latch textSelector:inst6\|current_score_digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429165 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[2\] " "Latch textSelector:inst6\|current_score_digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[1\] " "Latch textSelector:inst6\|current_score_digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[0\] " "Latch textSelector:inst6\|current_score_digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_score_digit\[13\] " "Latch textSelector:inst6\|current_score_digit\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_lives_digit\[3\] " "Latch textSelector:inst6\|current_lives_digit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_lives_digit\[1\] " "Latch textSelector:inst6\|current_lives_digit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_lives_digit\[2\] " "Latch textSelector:inst6\|current_lives_digit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "textSelector:inst6\|current_lives_digit\[0\] " "Latch textSelector:inst6\|current_lives_digit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst2\|pixel_column\[9\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2\|pixel_column\[9\]" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716853429166 ""}  } { { "text.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716853429166 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716853429197 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716853429197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716853433438 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436594 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716853436594 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436595 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716853436595 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716853436595 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716853436595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716853436967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716853436967 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:inst1\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716853437066 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716853437066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 96 -376 -200 112 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 96 -376 -200 112 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 96 -376 -200 112 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/zhife/Documents/Mini_Project/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { { 224 -592 -416 240 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716853437228 "|toplevel|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716853437228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2455 " "Implemented 2455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716853437235 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716853437235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716853437235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2405 " "Implemented 2405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716853437235 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716853437235 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716853437235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716853437235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716853437274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 11:43:57 2024 " "Processing ended: Tue May 28 11:43:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716853437274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716853437274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716853437274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716853437274 ""}
