{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.56594",
   "Default View_TopLeft":"5043,200",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x -610 -y 680 -defaultsOSRD
preplace port port-id_RX_UART_IN -pg 1 -lvl 0 -x -610 -y 280 -defaultsOSRD
preplace port port-id_TX_UART_OUT -pg 1 -lvl 13 -x 7810 -y 120 -defaultsOSRD
preplace port port-id_ioe -pg 1 -lvl 13 -x 7810 -y 1080 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 13 -x 7810 -y 1110 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 13 -x 7810 -y 1140 -defaultsOSRD
preplace port port-id_fault_reset -pg 1 -lvl 0 -x -610 -y 500 -defaultsOSRD
preplace port port-id_led00 -pg 1 -lvl 13 -x 7810 -y 1730 -defaultsOSRD
preplace port port-id_led01 -pg 1 -lvl 13 -x 7810 -y 1760 -defaultsOSRD
preplace port port-id_led02 -pg 1 -lvl 13 -x 7810 -y 1790 -defaultsOSRD
preplace port port-id_led03 -pg 1 -lvl 13 -x 7810 -y 1820 -defaultsOSRD
preplace port port-id_btn00 -pg 1 -lvl 0 -x -610 -y 1840 -defaultsOSRD
preplace port port-id_btn01 -pg 1 -lvl 0 -x -610 -y 1870 -defaultsOSRD
preplace port port-id_btn02 -pg 1 -lvl 0 -x -610 -y 1900 -defaultsOSRD
preplace port port-id_btn03 -pg 1 -lvl 0 -x -610 -y 1930 -defaultsOSRD
preplace port port-id_clk100mhzIn -pg 1 -lvl 0 -x -610 -y -1290 -defaultsOSRD
preplace port port-id_btn04 -pg 1 -lvl 0 -x -610 -y 1960 -defaultsOSRD
preplace port port-id_btn05 -pg 1 -lvl 0 -x -610 -y 1990 -defaultsOSRD
preplace port port-id_btn06 -pg 1 -lvl 0 -x -610 -y 2020 -defaultsOSRD
preplace port port-id_btn07 -pg 1 -lvl 0 -x -610 -y 2050 -defaultsOSRD
preplace portBus r -pg 1 -lvl 13 -x 7810 -y 990 -defaultsOSRD
preplace portBus g -pg 1 -lvl 13 -x 7810 -y 1020 -defaultsOSRD
preplace portBus b -pg 1 -lvl 13 -x 7810 -y 1050 -defaultsOSRD
preplace portBus rgb0 -pg 1 -lvl 13 -x 7810 -y 2130 -defaultsOSRD
preplace portBus rgb1 -pg 1 -lvl 13 -x 7810 -y 2160 -defaultsOSRD
preplace portBus rgb2 -pg 1 -lvl 13 -x 7810 -y 2190 -defaultsOSRD
preplace portBus rgb3 -pg 1 -lvl 13 -x 7810 -y 2220 -defaultsOSRD
preplace inst Pipelining_Controller_0 -pg 1 -lvl 2 -x 590 -y 560 -defaultsOSRD
preplace inst ProgramCounter_0 -pg 1 -lvl 2 -x 590 -y 1070 -defaultsOSRD
preplace inst CU_Decoder_0 -pg 1 -lvl 3 -x 1120 -y 740 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 3 -x 1120 -y 440 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 4 -x 1740 -y 570 -defaultsOSRD
preplace inst Pipelining_Forwarder_0 -pg 1 -lvl 5 -x 2250 -y 520 -defaultsOSRD
preplace inst Pipelining_Execution_0 -pg 1 -lvl 6 -x 2970 -y 840 -defaultsOSRD
preplace inst CU_RAMAddressControl_0 -pg 1 -lvl 7 -x 3680 -y 1360 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 9 -x 5630 -y 710 -defaultsOSRD
preplace inst CU_ImmediateManipula_0 -pg 1 -lvl 9 -x 5630 -y 270 -defaultsOSRD
preplace inst CU_JumpDestinationSe_0 -pg 1 -lvl 7 -x 3680 -y 1180 -defaultsOSRD
preplace inst CU_JumpController_0 -pg 1 -lvl 9 -x 5630 -y 1140 -defaultsOSRD
preplace inst CU_WriteSelector_0 -pg 1 -lvl 11 -x 6720 -y 600 -defaultsOSRD
preplace inst Pipelining_WriteBack_0 -pg 1 -lvl 12 -x 7200 -y 780 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_0 -pg 1 -lvl 10 -x 6230 -y 720 -defaultsOSRD
preplace inst clockcontroller_0 -pg 1 -lvl 1 -x -110 -y 530 -defaultsOSRD
preplace inst mmu_0 -pg 1 -lvl 9 -x 5630 -y 1560 -defaultsOSRD
preplace inst mmio_0 -pg 1 -lvl 10 -x 6230 -y 1990 -defaultsOSRD
preplace inst vram_bram -pg 1 -lvl 10 -x 6230 -y 1530 -defaultsOSRD
preplace inst Debugger_0 -pg 1 -lvl 8 -x 4470 -y -400 -defaultsOSRD
preplace inst RX_UART_0 -pg 1 -lvl 7 -x 3680 -y -380 -defaultsOSRD
preplace inst TX_UART_0 -pg 1 -lvl 9 -x 5630 -y 120 -defaultsOSRD
preplace inst VGA_CPU_Bridge_0 -pg 1 -lvl 7 -x 3680 -y 2070 -defaultsOSRD
preplace inst GPU_0 -pg 1 -lvl 9 -x 5630 -y 2050 -defaultsOSRD
preplace inst VGA_Controller_0 -pg 1 -lvl 11 -x 6720 -y 1110 -defaultsOSRD
preplace inst FPU_0 -pg 1 -lvl 9 -x 5630 -y 470 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_1 -pg 1 -lvl 10 -x 6230 -y 480 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 9 2 5860 600 6420
preplace netloc ALU_0_BIGGER_ZERO_FLAG 1 9 1 N 720
preplace netloc ALU_0_CARRY_FLAG 1 9 1 N 660
preplace netloc ALU_0_NOT_ZERO_FLAG 1 9 1 N 780
preplace netloc ALU_0_OVERFLOW_FLAG 1 9 1 N 740
preplace netloc ALU_0_RHO_FLAG 1 9 1 N 760
preplace netloc ALU_0_SMALLER_ZERO_FLAG 1 9 1 N 700
preplace netloc ALU_0_ZERO_FLAG 1 9 1 N 680
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS 1 4 8 2040J 1080 2670 1130 3210 850 4120J 840 N 840 N 840 6440 830 6900
preplace netloc CU_Decoder_0_JMP 1 1 5 410 1190 N 1190 1320 890 N 890 2660
preplace netloc CU_Decoder_0_RF_WLB 1 3 3 1390 730 N 730 2760
preplace netloc CU_Decoder_0_Write_Data_Sel 1 3 3 1380 710 N 710 2770
preplace netloc CU_Decoder_0_isALUOp 1 3 3 1340J 820 NJ 820 2650
preplace netloc CU_Decoder_0_isGPUOp 1 3 3 NJ 900 NJ 900 2450
preplace netloc CU_Decoder_0_isRAMOp 1 3 3 NJ 880 1990J 880 2610
preplace netloc CU_Decoder_0_jmpConditional 1 3 3 NJ 800 NJ 800 2690
preplace netloc CU_Decoder_0_jmpDestinationSource 1 3 3 NJ 840 NJ 840 2640
preplace netloc CU_Decoder_0_jmpRelative 1 3 3 1330J 830 NJ 830 2680
preplace netloc CU_Decoder_0_ramAddressSrc 1 3 3 1360J 850 NJ 850 2700
preplace netloc CU_Decoder_0_ramRead 1 3 3 1350J 860 NJ 860 N
preplace netloc CU_Decoder_0_ramWrite 1 3 3 NJ 760 NJ 760 2720
preplace netloc CU_Decoder_0_reg1Read 1 3 2 1410 440 NJ
preplace netloc CU_Decoder_0_reg2Read 1 3 2 1400 430 1900J
preplace netloc CU_Decoder_0_rfWHB 1 3 3 1400J 740 NJ 740 N
preplace netloc CU_Decoder_0_rfWrite 1 3 3 1370J 770 NJ 770 2740
preplace netloc CU_ImmediateManipula_0_manipulatedImmediate 1 9 2 NJ 270 6510
preplace netloc CU_JumpController_0_PC_Load 1 1 9 400 1170 N 1170 1530 1160 N 1160 2630 1170 3250 990 N 990 N 990 5830
preplace netloc CU_JumpController_0_PC_Next 1 1 9 420 1220 N 1220 N 1220 N 1220 N 1220 3260 870 4160 870 N 870 5840
preplace netloc CU_JumpDestinationSe_0_jmpAddress 1 7 2 N 1180 4810J
preplace netloc CU_RAMAddressControl_0_ramAddress 1 7 2 NJ 1360 4770
preplace netloc CU_WriteBackSelector_0_writeData 1 3 10 1550 1170 NJ 1170 2620J 1180 3230J 890 4180J 880 N 880 N 880 N 880 6970 930 7380
preplace netloc CU_WriteSelector_0_Write_Data 1 4 8 2050 700 2690 560 N 560 N 560 4960 890 N 890 N 890 6920
preplace netloc Debugger_0_ccDebugMockClk 1 0 9 -290 950 NJ 950 780J 960 NJ 960 NJ 960 2670J 530 NJ 530 NJ 530 4780
preplace netloc Debugger_0_ccDebugReset 1 0 9 -290 290 NJ 290 NJ 290 NJ 290 NJ 290 NJ 290 3160J 130 3870J 120 4740
preplace netloc Debugger_0_debugEnable 1 0 9 -300 960 N 960 760 980 N 980 N 980 2630 540 N 540 N 540 4930
preplace netloc Debugger_0_mmuDebugAddr 1 8 1 4860 -360n
preplace netloc Debugger_0_mmuDebugBank 1 8 1 4820 -320n
preplace netloc Debugger_0_mmuDebugClk 1 8 1 4890J -400n
preplace netloc Debugger_0_mmuDebugDin 1 8 1 4850 -340n
preplace netloc Debugger_0_mmuDebugOverrideEn 1 0 9 -310 970 NJ 970 NJ 970 1390J 750 NJ 750 2680J 550 NJ 550 NJ 550 4880
preplace netloc Debugger_0_mmuDebugWe 1 8 1 4800 -300n
preplace netloc Debugger_0_txData 1 8 1 5010 -500n
preplace netloc Debugger_0_txDataValid 1 8 1 5000 -480n
preplace netloc Decoder_0_Immediate 1 3 3 1370J 410 2000J 340 2760
preplace netloc Decoder_0_Register1 1 3 5 1550J 400 1980 -220 N -220 N -220 4100
preplace netloc Decoder_0_Register2 1 3 5 1540J 420 1990 -210 N -210 N -210 N
preplace netloc Decoder_0_WriteBackRegister 1 3 3 1350J 320 NJ 320 2780
preplace netloc Decoder_0_jmpCondition 1 3 3 1360J 330 NJ 330 2730
preplace netloc GPU_0_VGAFramBufferSelect 1 9 2 5980 1110 NJ
preplace netloc GPU_0_VRAM_Addr 1 8 2 5410 2160 5830
preplace netloc GPU_0_VRAM_CLK 1 8 2 5380 2170 5840
preplace netloc GPU_0_VRAM_Dout 1 8 2 5340 2180 5820
preplace netloc GPU_0_VRAM_WE 1 8 2 4790 2190 5850
preplace netloc Net 1 1 8 360 280 N 280 N 280 1920 -230 N -230 3330 -230 4080 140 N
preplace netloc Pipelining_Controller_0_InstructionForwardConfiguration 1 7 1 N -650
preplace netloc Pipelining_Controller_0_InstructionToExecute 1 2 6 920J 260 N 260 1900 -250 N -250 3160 -460 3890
preplace netloc Pipelining_Controller_0_Stalled 1 1 7 420 670 770 -670 N -670 N -670 N -670 N -670 N
preplace netloc Pipelining_Controller_0_rfReadBuffer 1 7 1 NJ -290
preplace netloc Pipelining_Execution_0_Immediate_out 1 6 3 3460 260 4150 260 5410
preplace netloc Pipelining_Execution_0_Is_GPU_OP_out 1 6 1 3200 1040n
preplace netloc Pipelining_Execution_0_JMP_out 1 1 11 390 1200 N 1200 N 1200 N 1200 N 1200 3190 900 4110 900 4920 910 N 910 N 910 6980
preplace netloc Pipelining_Execution_0_Operand1_out 1 6 5 3430 150 4060J 150 4910 920 N 920 6430
preplace netloc Pipelining_Execution_0_Operand2_out 1 6 3 3440 460 4070 460 5390
preplace netloc Pipelining_Execution_0_WriteAddress_out 1 4 8 2030 1120 2650 1160 3170 930 N 930 N 930 N 930 N 930 6960
preplace netloc Pipelining_Execution_0_isALUOpOut 1 4 8 1980 1140 N 1140 3180J 1000 NJ 1000 NJ 1000 NJ 1000 6510J 870 6970
preplace netloc Pipelining_Execution_0_isRAMOpOut 1 6 1 NJ 1020
preplace netloc Pipelining_Execution_0_jmpConditionOut 1 6 3 NJ 980 4140J 980 4740
preplace netloc Pipelining_Execution_0_jmpConditionalOut 1 6 3 NJ 920 NJ 920 4900
preplace netloc Pipelining_Execution_0_jmpDestinationSelectOut 1 6 1 3220 960n
preplace netloc Pipelining_Execution_0_jmpRelativeOut 1 6 3 NJ 940 NJ 940 4870
preplace netloc Pipelining_Execution_0_ramBankIDOut 1 6 3 NJ 880 4170J 890 4830
preplace netloc Pipelining_Execution_0_ramReadOut 1 6 6 NJ 840 4040J 970 4780 980 N 980 6500 860 6950
preplace netloc Pipelining_Execution_0_ramSrcOut 1 6 2 3420 -450 N
preplace netloc Pipelining_Execution_0_ramWriteOut 1 6 3 NJ 860 4130J 860 4840
preplace netloc Pipelining_Execution_0_rfWriteOut 1 4 3 2000 1130 2450J 1150 3160
preplace netloc Pipelining_Execution_0_whbOut 1 6 6 N 720 NJ 720 5400J 860 N 860 6480 840 6930
preplace netloc Pipelining_Execution_0_wlbOut 1 6 6 N 740 NJ 740 5420J 850 N 850 N 850 6940
preplace netloc Pipelining_Execution_0_writeDataSelOut 1 6 5 N 780 4090J 780 4950J 970 NJ 970 6460J
preplace netloc Pipelining_Forwarder_0_ForwardedOperand1 1 5 1 2770 500n
preplace netloc Pipelining_Forwarder_0_ForwardedOperand2 1 5 1 2750 520n
preplace netloc Pipelining_WriteBack_0_Flags_out 1 3 10 1570 1230 N 1230 N 1230 3480 960 N 960 N 960 N 960 N 960 N 960 7400
preplace netloc Pipelining_WriteBack_0_Is_ALU_OP_out 1 3 10 1560 1240 NJ 1240 N 1240 3470 950 4210J 950 N 950 N 950 N 950 N 950 7370
preplace netloc Pipelining_WriteBack_0_JMP_out 1 12 1 N 840
preplace netloc Pipelining_WriteBack_0_RF_WE_out 1 3 10 1580 1210 NJ 1210 N 1210 3490 1100 4220J 1190 4790 1270 N 1270 N 1270 N 1270 7390
preplace netloc Pipelining_WriteBack_0_WriteAddress_out 1 3 10 1540 1190 NJ 1190 N 1190 3450 1010 4200J 1010 N 1010 N 1010 6440 1240 N 1240 7410
preplace netloc ProgramCounter_0_Dout 1 2 7 N 1070 N 1070 N 1070 2690 1120 3240 1020 4190J 1020 4760
preplace netloc RX_UART_0_dataOutput 1 7 1 3870 -730n
preplace netloc RX_UART_0_dataValid 1 7 1 4050 -710n
preplace netloc RX_UART_IN_1 1 0 7 NJ 280 70 270 N 270 N 270 1910 -240 N -240 3170
preplace netloc RegFile_0_BankID 1 5 3 2620 -70 N -70 N
preplace netloc RegFile_0_BankID1 1 4 1 1900 590n
preplace netloc RegFile_0_Reg1Data 1 4 4 2010 -110 NJ -110 NJ -110 NJ
preplace netloc RegFile_0_Reg2Data 1 4 4 2020 -90 NJ -90 NJ -90 NJ
preplace netloc Reset_1 1 0 12 NJ 680 360 1180 NJ 1180 NJ 1180 N 1180 2600 1440 3410 1440 N 1440 4900 2200 6000 1340 N 1340 6990
preplace netloc TX_UART_0_sendValid 1 7 3 4230 -810 NJ -810 5830
preplace netloc TX_UART_0_tx_output 1 9 4 N 110 N 110 N 110 7410
preplace netloc VGA_CPU_Bridge_0_Arg1_out 1 7 2 N 2080 N
preplace netloc VGA_CPU_Bridge_0_Arg2_out 1 7 2 N 2100 N
preplace netloc VGA_CPU_Bridge_0_GPU_Command_out 1 7 2 N 2060 N
preplace netloc VGA_CPU_Bridge_0_IsGPU_OP_out 1 7 2 N 2040 N
preplace netloc VGA_Controller_0_VRAM_Addr 1 8 4 5400 2310 N 2310 N 2310 6920
preplace netloc VGA_Controller_0_VRAM_Clk 1 8 4 5390 2320 N 2320 N 2320 6900
preplace netloc VGA_Controller_0_b 1 11 2 7020 1050 N
preplace netloc VGA_Controller_0_g 1 11 2 7010 1020 N
preplace netloc VGA_Controller_0_h_sync 1 11 2 7030 1110 N
preplace netloc VGA_Controller_0_ioe 1 11 2 7030 1080 N
preplace netloc VGA_Controller_0_r 1 11 2 7000 990 N
preplace netloc VGA_Controller_0_v_sync 1 11 2 N 1140 N
preplace netloc btn00_1 1 0 10 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 4730 1860 N
preplace netloc btn01_1 1 0 10 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 4730 1880 N
preplace netloc btn02_1 1 0 10 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 N 1900 N
preplace netloc btn03_1 1 0 10 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 4730 2210 6020
preplace netloc btn04_1 1 0 10 -590J 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 N
preplace netloc btn05_1 1 0 10 -590J 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 NJ 2240 6030
preplace netloc btn06_1 1 0 10 -580J 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 4720J 2230 6040
preplace netloc btn07_1 1 0 10 -570J 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 4710J 2220 6050
preplace netloc clk100mhzIn_1 1 0 1 -590 -1290n
preplace netloc clockcontroller_0_clk100mhzOut 1 1 9 370J 680 770J 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 NJ 1450 4750J 1850 6050
preplace netloc clockcontroller_0_loadClk 1 1 11 350 1210 N 1210 1520 910 N 910 2710 1250 3380 1280 N 1280 4740 1930 5960 870 6450 740 6910
preplace netloc clockcontroller_0_vga_clk 1 1 10 380 300 N 300 N 300 N 300 N 300 3180 140 3880 130 4840 40 N 40 6490
preplace netloc fault_reset_1 1 0 1 NJ 500
preplace netloc mmio_0_dout 1 8 3 5440 2300 N 2300 6410
preplace netloc mmio_0_led00 1 10 3 6470 1730 NJ 1730 NJ
preplace netloc mmio_0_led01 1 10 3 6510 1760 NJ 1760 NJ
preplace netloc mmio_0_led02 1 10 3 6510 1790 NJ 1790 NJ
preplace netloc mmio_0_led03 1 10 3 N 1820 NJ 1820 NJ
preplace netloc mmio_0_rgb0 1 10 3 6450 2130 NJ 2130 NJ
preplace netloc mmio_0_rgb1 1 10 3 6510 2160 NJ 2160 NJ
preplace netloc mmio_0_rgb2 1 10 3 6510 2190 NJ 2190 NJ
preplace netloc mmio_0_rgb3 1 10 3 N 2220 NJ 2220 NJ
preplace netloc mmio_0_rho 1 8 3 5430 900 NJ 900 6420
preplace netloc mmu_0_debugDout 1 7 3 4230 1910 NJ 1910 5830
preplace netloc mmu_0_gramDout 1 9 2 5850J 360 6500
preplace netloc mmu_0_iramDout 1 1 9 380 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 N 1920 5840
preplace netloc mmu_0_mmio_mem_addr 1 9 1 5970 1700n
preplace netloc mmu_0_mmio_mem_ck 1 9 1 6010 1660n
preplace netloc mmu_0_mmio_mem_din 1 9 1 5850 1720n
preplace netloc mmu_0_mmio_mem_we 1 9 1 5990 1680n
preplace netloc mmu_0_vga_dout 1 9 2 5860 1130 N
preplace netloc mmu_0_vrama_mem_addr 1 9 1 5870 1440n
preplace netloc mmu_0_vrama_mem_ck 1 9 1 5880 1460n
preplace netloc mmu_0_vrama_mem_din 1 9 1 5890 1480n
preplace netloc mmu_0_vrama_mem_we 1 9 1 5970 1520n
preplace netloc mmu_0_vramb_mem_addr 1 9 1 5990 1560n
preplace netloc mmu_0_vramb_mem_ck 1 9 1 6010 1580n
preplace netloc mmu_0_vramb_mem_din 1 9 1 6030 1600n
preplace netloc mmu_0_vramb_mem_we 1 9 1 N 1640
preplace netloc vram_bram_douta 1 8 2 5420 1890 6020
preplace netloc vram_bram_doutb 1 8 2 5430 1870 6040
preplace netloc FPU_0_CARRY_FLAG 1 9 1 N 420
preplace netloc FPU_0_ZERO_FLAG 1 9 1 N 440
preplace netloc FPU_0_SMALLER_ZERO_FLAG 1 9 1 N 460
preplace netloc FPU_0_BIGGER_ZERO_FLAG 1 9 1 N 480
preplace netloc FPU_0_OVERFLOW_FLAG 1 9 1 N 500
preplace netloc FPU_0_RHO_FLAG 1 9 1 N 520
preplace netloc FPU_0_NOT_ZERO_FLAG 1 9 1 N 540
preplace netloc CU_Decoder_0_flagSelect 1 3 3 NJ 700 1900J 720 2750
preplace netloc Pipelining_Execution_0_flagSelOut 1 6 5 3180 830 NJ 830 4940J 940 NJ 940 6470J
preplace netloc ALU_FLAG_PACKER_1_ALU_FLAGS 1 10 1 6440 480n
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS1 1 10 1 6420 620n
preplace netloc FPU_0_FPU_OUT 1 9 2 5830 350 6460J
levelinfo -pg 1 -610 -110 590 1120 1740 2250 2970 3680 4470 5630 6230 6720 7200 7810
pagesize -pg 1 -db -bbox -sgen -750 -1340 7970 2400
"
}
{
   "da_clkrst_cnt":"7"
}
