{
 "session": {
  "name": "v++_compile_lzw_fpga",
  "uuid": "e42e2716-8346-4e80-bf8a-e37afd93d6ec",
  "description": "v++  --target hw -k lzw_fpga --compile -Ihls --config fpga_accelerate/design.cfg -olzw_fpga.xo hls/lzw_hls.cpp ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/reports/lzw_fpga/v++_compile_lzw_fpga_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/v++_compile_lzw_fpga_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "fpga_accelerate/design.cfg",
    "contents": "platform=u96v2_sbc_base\ndebug=1\nsave-temps=1\n\n[connectivity]\nnk=lzw_fpga:1:lzw_fpga_1\n"
   }
  ]
 },
 "violation_count": 22,
 "waived_count": 0,
 "affirmation_count": 0,
 "violations": {
  "hashmap": {
   "19": {
    "id": 19,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "20": {
    "id": 20,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n",
     "args": {
      "arg": [
       {
        "string_val": "Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "21": {
    "id": 21,
    "severity": "SEV_ADVISORY",
    "rule_key": "Kernel",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "**** Loop Constraint Status: All loop constraints were satisfied.\n",
     "args": {
      "arg": [
       {
        "string_val": "**** Loop Constraint Status: All loop constraints were satisfied.\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "2": "Kernel",
     "0": "Accelerator",
     "1": "lzw_fpga"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "22": {
    "id": 22,
    "severity": "SEV_ADVISORY",
    "rule_key": "Kernel",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "**** Estimated Fmax: 205.47 MHz\n",
     "args": {
      "arg": [
       {
        "string_val": "**** Estimated Fmax: 205.47 MHz\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Kernel"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "1": {
    "id": 1,
    "severity": "SEV_WARNING",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: !%1!\n",
     "args": {
      "arg": [
       {
        "string_val": "Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: %REF\n"
       },
       {
        "ref": {
         "type": "CHANNEL",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=239",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 214-114 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "lzw_fpga",
     "2": "Throughput",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "2": {
    "id": 2,
    "severity": "SEV_WARNING",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: !%1!\n",
     "args": {
      "arg": [
       {
        "string_val": "Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: %REF\n"
       },
       {
        "ref": {
         "type": "CHANNEL",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=240",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 214-114 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=214-114.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "lzw_fpga",
     "2": "Throughput",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "3": {
    "id": 3,
    "severity": "SEV_WARNING",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Dataflow form checks found 2 issue(s) in file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp\n",
     "args": {
      "arg": [
       {
        "string_val": "Dataflow form checks found 2 issue(s) in file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 200-471 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-471.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "4": {
    "id": 4,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(!%1!) has been inferred on port 'gmem0' (!%2!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst reads of variable length and bit width 8 in loop 'load_input_loop'(%REF) has been inferred on port 'gmem0' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=159",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=159",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "5": {
    "id": 5,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(!%1!) has been inferred on port 'gmem1' (!%2!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst writes of variable length and bit width 32 in loop 'copy_output_code_loop'(%REF) has been inferred on port 'gmem1' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=71",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=71",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "6": {
    "id": 6,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(!%1!) has been inferred on port 'gmem2' (!%2!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst writes of variable length and bit width 8 in loop 'copy_output_loop'(%REF) has been inferred on port 'gmem2' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=179",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       },
       {
        "ref": {
         "type": "AXI",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=179",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "7": {
    "id": 7,
    "severity": "SEV_WARNING",
    "rule_key": "Latency",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Cannot unroll loop 'output_loop2' (!%1!) in function 'decoding' completely: variable loop bound.\n",
     "args": {
      "arg": [
       {
        "string_val": "Cannot unroll loop 'output_loop2' (%REF) in function 'decoding' completely: variable loop bound.\n"
       },
       {
        "ref": {
         "type": "LOOP",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=143",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "2": "Latency",
     "0": "Accelerator",
     "1": "lzw_fpga"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "8": {
    "id": 8,
    "severity": "SEV_WARNING",
    "rule_key": "Latency",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Cannot unroll loop 'search_loop' (!%1!) in function 'encoding': cannot completely unroll a loop with a variable trip count.\n",
     "args": {
      "arg": [
       {
        "string_val": "Cannot unroll loop 'search_loop' (%REF) in function 'encoding': cannot completely unroll a loop with a variable trip count.\n"
       },
       {
        "ref": {
         "type": "LOOP",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=40",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 200-936 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-936.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Latency"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "9": {
    "id": 9,
    "severity": "SEV_WARNING",
    "rule_key": "Latency",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Cannot flatten loop 'main_loop' (!%1!) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
     "args": {
      "arg": [
       {
        "string_val": "Cannot flatten loop 'main_loop' (%REF) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n"
       },
       {
        "ref": {
         "type": "LOOP",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=32",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 200-960 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Latency"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "10": {
    "id": 10,
    "severity": "SEV_WARNING",
    "rule_key": "Latency",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Cannot flatten loop 'decode_main_loop' (!%1!) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
     "args": {
      "arg": [
       {
        "string_val": "Cannot flatten loop 'decode_main_loop' (%REF) in function 'decoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n"
       },
       {
        "ref": {
         "type": "LOOP",
         "name": "lzw_hls.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/hls/lzw_hls.cpp",
          "query": "",
          "fragment": "line=114",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 200-960 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Latency"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "11": {
    "id": 11,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'load_input_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "lzw_fpga",
     "2": "Throughput",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "12": {
    "id": 12,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "13": {
    "id": 13,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "14": {
    "id": 14,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'build_string_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "15": {
    "id": 15,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop1'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "16": {
    "id": 16,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'output_loop2'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "lzw_fpga",
     "2": "Throughput",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "17": {
    "id": 17,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'store_output_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "18": {
    "id": 18,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_output_code_loop'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "lzw_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 },
 "specs_violated": {
  "hashmap": {
   "Interface": {
    "key": "Interface",
    "full_name": "HLS Interface Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Interface"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Kernel": {
    "key": "Kernel",
    "full_name": "HLS Kernel Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Kernel"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Throughput": {
    "key": "Throughput",
    "full_name": "HLS Throughput Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Throughput"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Latency": {
    "key": "Latency",
    "full_name": "HLS Latency Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Latency"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 }
}

