/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [12:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  reg [11:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_15z[0] | celloutsig_0_3z[0]);
  assign celloutsig_0_34z = ~(celloutsig_0_1z | celloutsig_0_26z[0]);
  assign celloutsig_1_0z = ~(in_data[103] | in_data[161]);
  assign celloutsig_1_1z = ~(in_data[155] | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[175]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_3z[9]);
  assign celloutsig_1_10z = ~(celloutsig_1_5z[2] | celloutsig_1_14z);
  assign celloutsig_1_14z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_1_17z = ~(celloutsig_1_10z | celloutsig_1_16z[3]);
  assign celloutsig_0_6z = ~(in_data[2] | celloutsig_0_3z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z[10] | celloutsig_0_8z[5]);
  assign celloutsig_0_10z = ~(celloutsig_0_9z | celloutsig_0_0z[13]);
  assign celloutsig_0_1z = ~(in_data[54] | in_data[33]);
  assign celloutsig_0_0z = in_data[76:63] % { 1'h1, in_data[38:26] };
  assign celloutsig_0_3z = in_data[25:23] % { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_1_7z = { celloutsig_1_5z[4:1], celloutsig_1_0z } % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[160:158], celloutsig_1_11z } % { 1'h1, celloutsig_1_5z[2], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_13z[6:5], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_14z } % { 1'h1, celloutsig_1_13z[5:4], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_5z[2:0], celloutsig_1_5z } % { 1'h1, celloutsig_1_16z[3:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[91:88], celloutsig_0_7z, celloutsig_0_1z } % { 1'h1, in_data[28:24], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_8z[6:4], celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_2z[8:3] };
  assign celloutsig_0_15z = celloutsig_0_0z[9:7] % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_0_18z = { celloutsig_0_11z[5:4], celloutsig_0_0z } % { 1'h1, celloutsig_0_17z[14:7], 7'h00 };
  assign celloutsig_0_35z = celloutsig_0_22z[3:0] ^ { celloutsig_0_11z[4:2], celloutsig_0_33z };
  assign celloutsig_1_5z = { in_data[111:108], celloutsig_1_1z, celloutsig_1_1z } ^ in_data[149:144];
  assign celloutsig_1_8z = { celloutsig_1_7z[1:0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } ^ celloutsig_1_3z[10:2];
  assign celloutsig_1_9z = { celloutsig_1_5z[2:1], celloutsig_1_4z } ^ celloutsig_1_8z[3:1];
  assign celloutsig_1_11z = { celloutsig_1_7z[4], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_2z } ^ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_12z = { celloutsig_1_3z[3:2], celloutsig_1_14z, celloutsig_1_5z } ^ in_data[160:152];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_17z } ^ { celloutsig_1_12z[8:1], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_0z[11:10], celloutsig_0_1z } ^ in_data[95:93];
  assign celloutsig_0_7z = { celloutsig_0_5z[1:0], celloutsig_0_1z } ^ celloutsig_0_0z[8:6];
  assign celloutsig_0_11z = { in_data[81:78], celloutsig_0_8z } ^ celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_20z[5:1] ^ { in_data[45:43], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_2z[5:1] ^ { celloutsig_0_23z[7:6], celloutsig_0_14z[4:3], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_2z[5:3], celloutsig_0_10z } ^ celloutsig_0_25z[3:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_20z = celloutsig_0_18z[12:0];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[12:1];
  assign celloutsig_0_17z[16:7] = celloutsig_0_0z[13:4] ^ { celloutsig_0_2z[8:0], celloutsig_0_9z };
  assign { celloutsig_1_3z[0], celloutsig_1_3z[10:2] } = { celloutsig_1_2z, in_data[136:128] } ^ { celloutsig_1_1z, in_data[160:156], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_23z[7:6] = celloutsig_0_14z[6:5] ^ celloutsig_0_17z[8:7];
  assign celloutsig_0_17z[6:0] = 7'h00;
  assign celloutsig_0_23z[5:0] = { celloutsig_0_14z[4:2], celloutsig_0_3z };
  assign celloutsig_1_3z[1] = 1'h0;
  assign { out_data[137:128], out_data[104:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
