//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the PTX target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*42 cases */, 90|128,86/*11098*/,  TARGET_VAL(ISD::AND),// ->11103
/*5*/       OPC_Scope, 17|128,56/*7185*/, /*->7193*/ // 4 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_SwitchOpcode /*2 cases */, 32|128,38/*4896*/,  TARGET_VAL(ISD::SETCC),// ->4911
/*15*/          OPC_RecordChild0, // #0 = $a
/*16*/          OPC_Scope, 103|128,9/*1255*/, /*->1274*/ // 5 children in Scope
/*19*/            OPC_CheckChild0Type, MVT::i16,
/*21*/            OPC_RecordChild1, // #1 = $b
/*22*/            OPC_Scope, 106|128,3/*490*/, /*->515*/ // 3 children in Scope
/*25*/              OPC_MoveChild, 1,
/*27*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30*/              OPC_MoveParent,
/*31*/              OPC_MoveChild, 2,
/*33*/              OPC_Scope, 47, /*->82*/ // 10 children in Scope
/*35*/                OPC_CheckCondCode, ISD::SETEQ,
/*37*/                OPC_MoveParent,
/*38*/                OPC_MoveParent,
/*39*/                OPC_MoveChild, 1,
/*41*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44*/                OPC_RecordChild0, // #2 = $c
/*45*/                OPC_MoveChild, 1,
/*47*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58*/                OPC_MoveParent,
/*59*/                OPC_MoveParent,
/*60*/                OPC_CheckType, MVT::i1,
/*62*/                OPC_EmitConvertToTarget, 1,
/*64*/                OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*67*/                OPC_EmitInteger, MVT::i32, 0, 
/*70*/                OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*82*/              /*Scope*/ 47, /*->130*/
/*83*/                OPC_CheckCondCode, ISD::SETNE,
/*85*/                OPC_MoveParent,
/*86*/                OPC_MoveParent,
/*87*/                OPC_MoveChild, 1,
/*89*/                OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*92*/                OPC_RecordChild0, // #2 = $c
/*93*/                OPC_MoveChild, 1,
/*95*/                OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*106*/               OPC_MoveParent,
/*107*/               OPC_MoveParent,
/*108*/               OPC_CheckType, MVT::i1,
/*110*/               OPC_EmitConvertToTarget, 1,
/*112*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*115*/               OPC_EmitInteger, MVT::i32, 0, 
/*118*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*130*/             /*Scope*/ 47, /*->178*/
/*131*/               OPC_CheckCondCode, ISD::SETULT,
/*133*/               OPC_MoveParent,
/*134*/               OPC_MoveParent,
/*135*/               OPC_MoveChild, 1,
/*137*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*140*/               OPC_RecordChild0, // #2 = $c
/*141*/               OPC_MoveChild, 1,
/*143*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*154*/               OPC_MoveParent,
/*155*/               OPC_MoveParent,
/*156*/               OPC_CheckType, MVT::i1,
/*158*/               OPC_EmitConvertToTarget, 1,
/*160*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*163*/               OPC_EmitInteger, MVT::i32, 0, 
/*166*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*178*/             /*Scope*/ 47, /*->226*/
/*179*/               OPC_CheckCondCode, ISD::SETULE,
/*181*/               OPC_MoveParent,
/*182*/               OPC_MoveParent,
/*183*/               OPC_MoveChild, 1,
/*185*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*188*/               OPC_RecordChild0, // #2 = $c
/*189*/               OPC_MoveChild, 1,
/*191*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*202*/               OPC_MoveParent,
/*203*/               OPC_MoveParent,
/*204*/               OPC_CheckType, MVT::i1,
/*206*/               OPC_EmitConvertToTarget, 1,
/*208*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*211*/               OPC_EmitInteger, MVT::i32, 0, 
/*214*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*226*/             /*Scope*/ 47, /*->274*/
/*227*/               OPC_CheckCondCode, ISD::SETUGT,
/*229*/               OPC_MoveParent,
/*230*/               OPC_MoveParent,
/*231*/               OPC_MoveChild, 1,
/*233*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*236*/               OPC_RecordChild0, // #2 = $c
/*237*/               OPC_MoveChild, 1,
/*239*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*250*/               OPC_MoveParent,
/*251*/               OPC_MoveParent,
/*252*/               OPC_CheckType, MVT::i1,
/*254*/               OPC_EmitConvertToTarget, 1,
/*256*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*259*/               OPC_EmitInteger, MVT::i32, 0, 
/*262*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*274*/             /*Scope*/ 47, /*->322*/
/*275*/               OPC_CheckCondCode, ISD::SETUGE,
/*277*/               OPC_MoveParent,
/*278*/               OPC_MoveParent,
/*279*/               OPC_MoveChild, 1,
/*281*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*284*/               OPC_RecordChild0, // #2 = $c
/*285*/               OPC_MoveChild, 1,
/*287*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*298*/               OPC_MoveParent,
/*299*/               OPC_MoveParent,
/*300*/               OPC_CheckType, MVT::i1,
/*302*/               OPC_EmitConvertToTarget, 1,
/*304*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*307*/               OPC_EmitInteger, MVT::i32, 0, 
/*310*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*322*/             /*Scope*/ 47, /*->370*/
/*323*/               OPC_CheckCondCode, ISD::SETLT,
/*325*/               OPC_MoveParent,
/*326*/               OPC_MoveParent,
/*327*/               OPC_MoveChild, 1,
/*329*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*332*/               OPC_RecordChild0, // #2 = $c
/*333*/               OPC_MoveChild, 1,
/*335*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*346*/               OPC_MoveParent,
/*347*/               OPC_MoveParent,
/*348*/               OPC_CheckType, MVT::i1,
/*350*/               OPC_EmitConvertToTarget, 1,
/*352*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*355*/               OPC_EmitInteger, MVT::i32, 0, 
/*358*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*370*/             /*Scope*/ 47, /*->418*/
/*371*/               OPC_CheckCondCode, ISD::SETLE,
/*373*/               OPC_MoveParent,
/*374*/               OPC_MoveParent,
/*375*/               OPC_MoveChild, 1,
/*377*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*380*/               OPC_RecordChild0, // #2 = $c
/*381*/               OPC_MoveChild, 1,
/*383*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*394*/               OPC_MoveParent,
/*395*/               OPC_MoveParent,
/*396*/               OPC_CheckType, MVT::i1,
/*398*/               OPC_EmitConvertToTarget, 1,
/*400*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*403*/               OPC_EmitInteger, MVT::i32, 0, 
/*406*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*418*/             /*Scope*/ 47, /*->466*/
/*419*/               OPC_CheckCondCode, ISD::SETGT,
/*421*/               OPC_MoveParent,
/*422*/               OPC_MoveParent,
/*423*/               OPC_MoveChild, 1,
/*425*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*428*/               OPC_RecordChild0, // #2 = $c
/*429*/               OPC_MoveChild, 1,
/*431*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*442*/               OPC_MoveParent,
/*443*/               OPC_MoveParent,
/*444*/               OPC_CheckType, MVT::i1,
/*446*/               OPC_EmitConvertToTarget, 1,
/*448*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*451*/               OPC_EmitInteger, MVT::i32, 0, 
/*454*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*466*/             /*Scope*/ 47, /*->514*/
/*467*/               OPC_CheckCondCode, ISD::SETGE,
/*469*/               OPC_MoveParent,
/*470*/               OPC_MoveParent,
/*471*/               OPC_MoveChild, 1,
/*473*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*476*/               OPC_RecordChild0, // #2 = $c
/*477*/               OPC_MoveChild, 1,
/*479*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*490*/               OPC_MoveParent,
/*491*/               OPC_MoveParent,
/*492*/               OPC_CheckType, MVT::i1,
/*494*/               OPC_EmitConvertToTarget, 1,
/*496*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*499*/               OPC_EmitInteger, MVT::i32, 0, 
/*502*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*514*/             0, /*End of Scope*/
/*515*/           /*Scope*/ 80|128,3/*464*/, /*->981*/
/*517*/             OPC_MoveChild, 2,
/*519*/             OPC_Scope, 45, /*->566*/ // 10 children in Scope
/*521*/               OPC_CheckCondCode, ISD::SETEQ,
/*523*/               OPC_MoveParent,
/*524*/               OPC_MoveParent,
/*525*/               OPC_MoveChild, 1,
/*527*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*530*/               OPC_RecordChild0, // #2 = $c
/*531*/               OPC_MoveChild, 1,
/*533*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*544*/               OPC_MoveParent,
/*545*/               OPC_MoveParent,
/*546*/               OPC_CheckType, MVT::i1,
/*548*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*551*/               OPC_EmitInteger, MVT::i32, 0, 
/*554*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*566*/             /*Scope*/ 45, /*->612*/
/*567*/               OPC_CheckCondCode, ISD::SETNE,
/*569*/               OPC_MoveParent,
/*570*/               OPC_MoveParent,
/*571*/               OPC_MoveChild, 1,
/*573*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*576*/               OPC_RecordChild0, // #2 = $c
/*577*/               OPC_MoveChild, 1,
/*579*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*590*/               OPC_MoveParent,
/*591*/               OPC_MoveParent,
/*592*/               OPC_CheckType, MVT::i1,
/*594*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*597*/               OPC_EmitInteger, MVT::i32, 0, 
/*600*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*612*/             /*Scope*/ 45, /*->658*/
/*613*/               OPC_CheckCondCode, ISD::SETULT,
/*615*/               OPC_MoveParent,
/*616*/               OPC_MoveParent,
/*617*/               OPC_MoveChild, 1,
/*619*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*622*/               OPC_RecordChild0, // #2 = $c
/*623*/               OPC_MoveChild, 1,
/*625*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*636*/               OPC_MoveParent,
/*637*/               OPC_MoveParent,
/*638*/               OPC_CheckType, MVT::i1,
/*640*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*643*/               OPC_EmitInteger, MVT::i32, 0, 
/*646*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*658*/             /*Scope*/ 45, /*->704*/
/*659*/               OPC_CheckCondCode, ISD::SETULE,
/*661*/               OPC_MoveParent,
/*662*/               OPC_MoveParent,
/*663*/               OPC_MoveChild, 1,
/*665*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*668*/               OPC_RecordChild0, // #2 = $c
/*669*/               OPC_MoveChild, 1,
/*671*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*682*/               OPC_MoveParent,
/*683*/               OPC_MoveParent,
/*684*/               OPC_CheckType, MVT::i1,
/*686*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*689*/               OPC_EmitInteger, MVT::i32, 0, 
/*692*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*704*/             /*Scope*/ 45, /*->750*/
/*705*/               OPC_CheckCondCode, ISD::SETUGT,
/*707*/               OPC_MoveParent,
/*708*/               OPC_MoveParent,
/*709*/               OPC_MoveChild, 1,
/*711*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*714*/               OPC_RecordChild0, // #2 = $c
/*715*/               OPC_MoveChild, 1,
/*717*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*728*/               OPC_MoveParent,
/*729*/               OPC_MoveParent,
/*730*/               OPC_CheckType, MVT::i1,
/*732*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*735*/               OPC_EmitInteger, MVT::i32, 0, 
/*738*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*750*/             /*Scope*/ 45, /*->796*/
/*751*/               OPC_CheckCondCode, ISD::SETUGE,
/*753*/               OPC_MoveParent,
/*754*/               OPC_MoveParent,
/*755*/               OPC_MoveChild, 1,
/*757*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*760*/               OPC_RecordChild0, // #2 = $c
/*761*/               OPC_MoveChild, 1,
/*763*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*774*/               OPC_MoveParent,
/*775*/               OPC_MoveParent,
/*776*/               OPC_CheckType, MVT::i1,
/*778*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*781*/               OPC_EmitInteger, MVT::i32, 0, 
/*784*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*796*/             /*Scope*/ 45, /*->842*/
/*797*/               OPC_CheckCondCode, ISD::SETLT,
/*799*/               OPC_MoveParent,
/*800*/               OPC_MoveParent,
/*801*/               OPC_MoveChild, 1,
/*803*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*806*/               OPC_RecordChild0, // #2 = $c
/*807*/               OPC_MoveChild, 1,
/*809*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*820*/               OPC_MoveParent,
/*821*/               OPC_MoveParent,
/*822*/               OPC_CheckType, MVT::i1,
/*824*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*827*/               OPC_EmitInteger, MVT::i32, 0, 
/*830*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*842*/             /*Scope*/ 45, /*->888*/
/*843*/               OPC_CheckCondCode, ISD::SETLE,
/*845*/               OPC_MoveParent,
/*846*/               OPC_MoveParent,
/*847*/               OPC_MoveChild, 1,
/*849*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*852*/               OPC_RecordChild0, // #2 = $c
/*853*/               OPC_MoveChild, 1,
/*855*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*866*/               OPC_MoveParent,
/*867*/               OPC_MoveParent,
/*868*/               OPC_CheckType, MVT::i1,
/*870*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*873*/               OPC_EmitInteger, MVT::i32, 0, 
/*876*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*888*/             /*Scope*/ 45, /*->934*/
/*889*/               OPC_CheckCondCode, ISD::SETGT,
/*891*/               OPC_MoveParent,
/*892*/               OPC_MoveParent,
/*893*/               OPC_MoveChild, 1,
/*895*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*898*/               OPC_RecordChild0, // #2 = $c
/*899*/               OPC_MoveChild, 1,
/*901*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*912*/               OPC_MoveParent,
/*913*/               OPC_MoveParent,
/*914*/               OPC_CheckType, MVT::i1,
/*916*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*919*/               OPC_EmitInteger, MVT::i32, 0, 
/*922*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*934*/             /*Scope*/ 45, /*->980*/
/*935*/               OPC_CheckCondCode, ISD::SETGE,
/*937*/               OPC_MoveParent,
/*938*/               OPC_MoveParent,
/*939*/               OPC_MoveChild, 1,
/*941*/               OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*944*/               OPC_RecordChild0, // #2 = $c
/*945*/               OPC_MoveChild, 1,
/*947*/               OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*958*/               OPC_MoveParent,
/*959*/               OPC_MoveParent,
/*960*/               OPC_CheckType, MVT::i1,
/*962*/               OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*965*/               OPC_EmitInteger, MVT::i32, 0, 
/*968*/               OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*980*/             0, /*End of Scope*/
/*981*/           /*Scope*/ 34|128,2/*290*/, /*->1273*/
/*983*/             OPC_MoveChild, 1,
/*985*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*988*/             OPC_MoveParent,
/*989*/             OPC_MoveChild, 2,
/*991*/             OPC_Scope, 27, /*->1020*/ // 10 children in Scope
/*993*/               OPC_CheckCondCode, ISD::SETEQ,
/*995*/               OPC_MoveParent,
/*996*/               OPC_MoveParent,
/*997*/               OPC_RecordChild1, // #2 = $c
/*998*/               OPC_CheckType, MVT::i1,
/*1000*/              OPC_EmitConvertToTarget, 1,
/*1002*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1005*/              OPC_EmitInteger, MVT::i32, 0, 
/*1008*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1020*/            /*Scope*/ 27, /*->1048*/
/*1021*/              OPC_CheckCondCode, ISD::SETNE,
/*1023*/              OPC_MoveParent,
/*1024*/              OPC_MoveParent,
/*1025*/              OPC_RecordChild1, // #2 = $c
/*1026*/              OPC_CheckType, MVT::i1,
/*1028*/              OPC_EmitConvertToTarget, 1,
/*1030*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1033*/              OPC_EmitInteger, MVT::i32, 0, 
/*1036*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1048*/            /*Scope*/ 27, /*->1076*/
/*1049*/              OPC_CheckCondCode, ISD::SETULT,
/*1051*/              OPC_MoveParent,
/*1052*/              OPC_MoveParent,
/*1053*/              OPC_RecordChild1, // #2 = $c
/*1054*/              OPC_CheckType, MVT::i1,
/*1056*/              OPC_EmitConvertToTarget, 1,
/*1058*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1061*/              OPC_EmitInteger, MVT::i32, 0, 
/*1064*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1076*/            /*Scope*/ 27, /*->1104*/
/*1077*/              OPC_CheckCondCode, ISD::SETULE,
/*1079*/              OPC_MoveParent,
/*1080*/              OPC_MoveParent,
/*1081*/              OPC_RecordChild1, // #2 = $c
/*1082*/              OPC_CheckType, MVT::i1,
/*1084*/              OPC_EmitConvertToTarget, 1,
/*1086*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1089*/              OPC_EmitInteger, MVT::i32, 0, 
/*1092*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1104*/            /*Scope*/ 27, /*->1132*/
/*1105*/              OPC_CheckCondCode, ISD::SETUGT,
/*1107*/              OPC_MoveParent,
/*1108*/              OPC_MoveParent,
/*1109*/              OPC_RecordChild1, // #2 = $c
/*1110*/              OPC_CheckType, MVT::i1,
/*1112*/              OPC_EmitConvertToTarget, 1,
/*1114*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1117*/              OPC_EmitInteger, MVT::i32, 0, 
/*1120*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1132*/            /*Scope*/ 27, /*->1160*/
/*1133*/              OPC_CheckCondCode, ISD::SETUGE,
/*1135*/              OPC_MoveParent,
/*1136*/              OPC_MoveParent,
/*1137*/              OPC_RecordChild1, // #2 = $c
/*1138*/              OPC_CheckType, MVT::i1,
/*1140*/              OPC_EmitConvertToTarget, 1,
/*1142*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1145*/              OPC_EmitInteger, MVT::i32, 0, 
/*1148*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1160*/            /*Scope*/ 27, /*->1188*/
/*1161*/              OPC_CheckCondCode, ISD::SETLT,
/*1163*/              OPC_MoveParent,
/*1164*/              OPC_MoveParent,
/*1165*/              OPC_RecordChild1, // #2 = $c
/*1166*/              OPC_CheckType, MVT::i1,
/*1168*/              OPC_EmitConvertToTarget, 1,
/*1170*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1173*/              OPC_EmitInteger, MVT::i32, 0, 
/*1176*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1188*/            /*Scope*/ 27, /*->1216*/
/*1189*/              OPC_CheckCondCode, ISD::SETLE,
/*1191*/              OPC_MoveParent,
/*1192*/              OPC_MoveParent,
/*1193*/              OPC_RecordChild1, // #2 = $c
/*1194*/              OPC_CheckType, MVT::i1,
/*1196*/              OPC_EmitConvertToTarget, 1,
/*1198*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1201*/              OPC_EmitInteger, MVT::i32, 0, 
/*1204*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1216*/            /*Scope*/ 27, /*->1244*/
/*1217*/              OPC_CheckCondCode, ISD::SETGT,
/*1219*/              OPC_MoveParent,
/*1220*/              OPC_MoveParent,
/*1221*/              OPC_RecordChild1, // #2 = $c
/*1222*/              OPC_CheckType, MVT::i1,
/*1224*/              OPC_EmitConvertToTarget, 1,
/*1226*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1229*/              OPC_EmitInteger, MVT::i32, 0, 
/*1232*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1244*/            /*Scope*/ 27, /*->1272*/
/*1245*/              OPC_CheckCondCode, ISD::SETGE,
/*1247*/              OPC_MoveParent,
/*1248*/              OPC_MoveParent,
/*1249*/              OPC_RecordChild1, // #2 = $c
/*1250*/              OPC_CheckType, MVT::i1,
/*1252*/              OPC_EmitConvertToTarget, 1,
/*1254*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1257*/              OPC_EmitInteger, MVT::i32, 0, 
/*1260*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*1272*/            0, /*End of Scope*/
/*1273*/          0, /*End of Scope*/
/*1274*/        /*Scope*/ 103|128,9/*1255*/, /*->2531*/
/*1276*/          OPC_CheckChild0Type, MVT::i32,
/*1278*/          OPC_RecordChild1, // #1 = $b
/*1279*/          OPC_Scope, 106|128,3/*490*/, /*->1772*/ // 3 children in Scope
/*1282*/            OPC_MoveChild, 1,
/*1284*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1287*/            OPC_MoveParent,
/*1288*/            OPC_MoveChild, 2,
/*1290*/            OPC_Scope, 47, /*->1339*/ // 10 children in Scope
/*1292*/              OPC_CheckCondCode, ISD::SETEQ,
/*1294*/              OPC_MoveParent,
/*1295*/              OPC_MoveParent,
/*1296*/              OPC_MoveChild, 1,
/*1298*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1301*/              OPC_RecordChild0, // #2 = $c
/*1302*/              OPC_MoveChild, 1,
/*1304*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1315*/              OPC_MoveParent,
/*1316*/              OPC_MoveParent,
/*1317*/              OPC_CheckType, MVT::i1,
/*1319*/              OPC_EmitConvertToTarget, 1,
/*1321*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1324*/              OPC_EmitInteger, MVT::i32, 0, 
/*1327*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1339*/            /*Scope*/ 47, /*->1387*/
/*1340*/              OPC_CheckCondCode, ISD::SETNE,
/*1342*/              OPC_MoveParent,
/*1343*/              OPC_MoveParent,
/*1344*/              OPC_MoveChild, 1,
/*1346*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1349*/              OPC_RecordChild0, // #2 = $c
/*1350*/              OPC_MoveChild, 1,
/*1352*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1363*/              OPC_MoveParent,
/*1364*/              OPC_MoveParent,
/*1365*/              OPC_CheckType, MVT::i1,
/*1367*/              OPC_EmitConvertToTarget, 1,
/*1369*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1372*/              OPC_EmitInteger, MVT::i32, 0, 
/*1375*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1387*/            /*Scope*/ 47, /*->1435*/
/*1388*/              OPC_CheckCondCode, ISD::SETULT,
/*1390*/              OPC_MoveParent,
/*1391*/              OPC_MoveParent,
/*1392*/              OPC_MoveChild, 1,
/*1394*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1397*/              OPC_RecordChild0, // #2 = $c
/*1398*/              OPC_MoveChild, 1,
/*1400*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1411*/              OPC_MoveParent,
/*1412*/              OPC_MoveParent,
/*1413*/              OPC_CheckType, MVT::i1,
/*1415*/              OPC_EmitConvertToTarget, 1,
/*1417*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1420*/              OPC_EmitInteger, MVT::i32, 0, 
/*1423*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1435*/            /*Scope*/ 47, /*->1483*/
/*1436*/              OPC_CheckCondCode, ISD::SETULE,
/*1438*/              OPC_MoveParent,
/*1439*/              OPC_MoveParent,
/*1440*/              OPC_MoveChild, 1,
/*1442*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1445*/              OPC_RecordChild0, // #2 = $c
/*1446*/              OPC_MoveChild, 1,
/*1448*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1459*/              OPC_MoveParent,
/*1460*/              OPC_MoveParent,
/*1461*/              OPC_CheckType, MVT::i1,
/*1463*/              OPC_EmitConvertToTarget, 1,
/*1465*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1468*/              OPC_EmitInteger, MVT::i32, 0, 
/*1471*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1483*/            /*Scope*/ 47, /*->1531*/
/*1484*/              OPC_CheckCondCode, ISD::SETUGT,
/*1486*/              OPC_MoveParent,
/*1487*/              OPC_MoveParent,
/*1488*/              OPC_MoveChild, 1,
/*1490*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1493*/              OPC_RecordChild0, // #2 = $c
/*1494*/              OPC_MoveChild, 1,
/*1496*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1507*/              OPC_MoveParent,
/*1508*/              OPC_MoveParent,
/*1509*/              OPC_CheckType, MVT::i1,
/*1511*/              OPC_EmitConvertToTarget, 1,
/*1513*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1516*/              OPC_EmitInteger, MVT::i32, 0, 
/*1519*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1531*/            /*Scope*/ 47, /*->1579*/
/*1532*/              OPC_CheckCondCode, ISD::SETUGE,
/*1534*/              OPC_MoveParent,
/*1535*/              OPC_MoveParent,
/*1536*/              OPC_MoveChild, 1,
/*1538*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1541*/              OPC_RecordChild0, // #2 = $c
/*1542*/              OPC_MoveChild, 1,
/*1544*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1555*/              OPC_MoveParent,
/*1556*/              OPC_MoveParent,
/*1557*/              OPC_CheckType, MVT::i1,
/*1559*/              OPC_EmitConvertToTarget, 1,
/*1561*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1564*/              OPC_EmitInteger, MVT::i32, 0, 
/*1567*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1579*/            /*Scope*/ 47, /*->1627*/
/*1580*/              OPC_CheckCondCode, ISD::SETLT,
/*1582*/              OPC_MoveParent,
/*1583*/              OPC_MoveParent,
/*1584*/              OPC_MoveChild, 1,
/*1586*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1589*/              OPC_RecordChild0, // #2 = $c
/*1590*/              OPC_MoveChild, 1,
/*1592*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1603*/              OPC_MoveParent,
/*1604*/              OPC_MoveParent,
/*1605*/              OPC_CheckType, MVT::i1,
/*1607*/              OPC_EmitConvertToTarget, 1,
/*1609*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1612*/              OPC_EmitInteger, MVT::i32, 0, 
/*1615*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1627*/            /*Scope*/ 47, /*->1675*/
/*1628*/              OPC_CheckCondCode, ISD::SETLE,
/*1630*/              OPC_MoveParent,
/*1631*/              OPC_MoveParent,
/*1632*/              OPC_MoveChild, 1,
/*1634*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1637*/              OPC_RecordChild0, // #2 = $c
/*1638*/              OPC_MoveChild, 1,
/*1640*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1651*/              OPC_MoveParent,
/*1652*/              OPC_MoveParent,
/*1653*/              OPC_CheckType, MVT::i1,
/*1655*/              OPC_EmitConvertToTarget, 1,
/*1657*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1660*/              OPC_EmitInteger, MVT::i32, 0, 
/*1663*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1675*/            /*Scope*/ 47, /*->1723*/
/*1676*/              OPC_CheckCondCode, ISD::SETGT,
/*1678*/              OPC_MoveParent,
/*1679*/              OPC_MoveParent,
/*1680*/              OPC_MoveChild, 1,
/*1682*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1685*/              OPC_RecordChild0, // #2 = $c
/*1686*/              OPC_MoveChild, 1,
/*1688*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1699*/              OPC_MoveParent,
/*1700*/              OPC_MoveParent,
/*1701*/              OPC_CheckType, MVT::i1,
/*1703*/              OPC_EmitConvertToTarget, 1,
/*1705*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1708*/              OPC_EmitInteger, MVT::i32, 0, 
/*1711*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1723*/            /*Scope*/ 47, /*->1771*/
/*1724*/              OPC_CheckCondCode, ISD::SETGE,
/*1726*/              OPC_MoveParent,
/*1727*/              OPC_MoveParent,
/*1728*/              OPC_MoveChild, 1,
/*1730*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1733*/              OPC_RecordChild0, // #2 = $c
/*1734*/              OPC_MoveChild, 1,
/*1736*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1747*/              OPC_MoveParent,
/*1748*/              OPC_MoveParent,
/*1749*/              OPC_CheckType, MVT::i1,
/*1751*/              OPC_EmitConvertToTarget, 1,
/*1753*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1756*/              OPC_EmitInteger, MVT::i32, 0, 
/*1759*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*1771*/            0, /*End of Scope*/
/*1772*/          /*Scope*/ 80|128,3/*464*/, /*->2238*/
/*1774*/            OPC_MoveChild, 2,
/*1776*/            OPC_Scope, 45, /*->1823*/ // 10 children in Scope
/*1778*/              OPC_CheckCondCode, ISD::SETEQ,
/*1780*/              OPC_MoveParent,
/*1781*/              OPC_MoveParent,
/*1782*/              OPC_MoveChild, 1,
/*1784*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1787*/              OPC_RecordChild0, // #2 = $c
/*1788*/              OPC_MoveChild, 1,
/*1790*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1801*/              OPC_MoveParent,
/*1802*/              OPC_MoveParent,
/*1803*/              OPC_CheckType, MVT::i1,
/*1805*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1808*/              OPC_EmitInteger, MVT::i32, 0, 
/*1811*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*1823*/            /*Scope*/ 45, /*->1869*/
/*1824*/              OPC_CheckCondCode, ISD::SETNE,
/*1826*/              OPC_MoveParent,
/*1827*/              OPC_MoveParent,
/*1828*/              OPC_MoveChild, 1,
/*1830*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1833*/              OPC_RecordChild0, // #2 = $c
/*1834*/              OPC_MoveChild, 1,
/*1836*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1847*/              OPC_MoveParent,
/*1848*/              OPC_MoveParent,
/*1849*/              OPC_CheckType, MVT::i1,
/*1851*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1854*/              OPC_EmitInteger, MVT::i32, 0, 
/*1857*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*1869*/            /*Scope*/ 45, /*->1915*/
/*1870*/              OPC_CheckCondCode, ISD::SETULT,
/*1872*/              OPC_MoveParent,
/*1873*/              OPC_MoveParent,
/*1874*/              OPC_MoveChild, 1,
/*1876*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1879*/              OPC_RecordChild0, // #2 = $c
/*1880*/              OPC_MoveChild, 1,
/*1882*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1893*/              OPC_MoveParent,
/*1894*/              OPC_MoveParent,
/*1895*/              OPC_CheckType, MVT::i1,
/*1897*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1900*/              OPC_EmitInteger, MVT::i32, 0, 
/*1903*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*1915*/            /*Scope*/ 45, /*->1961*/
/*1916*/              OPC_CheckCondCode, ISD::SETULE,
/*1918*/              OPC_MoveParent,
/*1919*/              OPC_MoveParent,
/*1920*/              OPC_MoveChild, 1,
/*1922*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1925*/              OPC_RecordChild0, // #2 = $c
/*1926*/              OPC_MoveChild, 1,
/*1928*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1939*/              OPC_MoveParent,
/*1940*/              OPC_MoveParent,
/*1941*/              OPC_CheckType, MVT::i1,
/*1943*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1946*/              OPC_EmitInteger, MVT::i32, 0, 
/*1949*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*1961*/            /*Scope*/ 45, /*->2007*/
/*1962*/              OPC_CheckCondCode, ISD::SETUGT,
/*1964*/              OPC_MoveParent,
/*1965*/              OPC_MoveParent,
/*1966*/              OPC_MoveChild, 1,
/*1968*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1971*/              OPC_RecordChild0, // #2 = $c
/*1972*/              OPC_MoveChild, 1,
/*1974*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1985*/              OPC_MoveParent,
/*1986*/              OPC_MoveParent,
/*1987*/              OPC_CheckType, MVT::i1,
/*1989*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*1992*/              OPC_EmitInteger, MVT::i32, 0, 
/*1995*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2007*/            /*Scope*/ 45, /*->2053*/
/*2008*/              OPC_CheckCondCode, ISD::SETUGE,
/*2010*/              OPC_MoveParent,
/*2011*/              OPC_MoveParent,
/*2012*/              OPC_MoveChild, 1,
/*2014*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2017*/              OPC_RecordChild0, // #2 = $c
/*2018*/              OPC_MoveChild, 1,
/*2020*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2031*/              OPC_MoveParent,
/*2032*/              OPC_MoveParent,
/*2033*/              OPC_CheckType, MVT::i1,
/*2035*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2038*/              OPC_EmitInteger, MVT::i32, 0, 
/*2041*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2053*/            /*Scope*/ 45, /*->2099*/
/*2054*/              OPC_CheckCondCode, ISD::SETLT,
/*2056*/              OPC_MoveParent,
/*2057*/              OPC_MoveParent,
/*2058*/              OPC_MoveChild, 1,
/*2060*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2063*/              OPC_RecordChild0, // #2 = $c
/*2064*/              OPC_MoveChild, 1,
/*2066*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2077*/              OPC_MoveParent,
/*2078*/              OPC_MoveParent,
/*2079*/              OPC_CheckType, MVT::i1,
/*2081*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2084*/              OPC_EmitInteger, MVT::i32, 0, 
/*2087*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2099*/            /*Scope*/ 45, /*->2145*/
/*2100*/              OPC_CheckCondCode, ISD::SETLE,
/*2102*/              OPC_MoveParent,
/*2103*/              OPC_MoveParent,
/*2104*/              OPC_MoveChild, 1,
/*2106*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2109*/              OPC_RecordChild0, // #2 = $c
/*2110*/              OPC_MoveChild, 1,
/*2112*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2123*/              OPC_MoveParent,
/*2124*/              OPC_MoveParent,
/*2125*/              OPC_CheckType, MVT::i1,
/*2127*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2130*/              OPC_EmitInteger, MVT::i32, 0, 
/*2133*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2145*/            /*Scope*/ 45, /*->2191*/
/*2146*/              OPC_CheckCondCode, ISD::SETGT,
/*2148*/              OPC_MoveParent,
/*2149*/              OPC_MoveParent,
/*2150*/              OPC_MoveChild, 1,
/*2152*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2155*/              OPC_RecordChild0, // #2 = $c
/*2156*/              OPC_MoveChild, 1,
/*2158*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2169*/              OPC_MoveParent,
/*2170*/              OPC_MoveParent,
/*2171*/              OPC_CheckType, MVT::i1,
/*2173*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2176*/              OPC_EmitInteger, MVT::i32, 0, 
/*2179*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2191*/            /*Scope*/ 45, /*->2237*/
/*2192*/              OPC_CheckCondCode, ISD::SETGE,
/*2194*/              OPC_MoveParent,
/*2195*/              OPC_MoveParent,
/*2196*/              OPC_MoveChild, 1,
/*2198*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2201*/              OPC_RecordChild0, // #2 = $c
/*2202*/              OPC_MoveChild, 1,
/*2204*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2215*/              OPC_MoveParent,
/*2216*/              OPC_MoveParent,
/*2217*/              OPC_CheckType, MVT::i1,
/*2219*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2222*/              OPC_EmitInteger, MVT::i32, 0, 
/*2225*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*2237*/            0, /*End of Scope*/
/*2238*/          /*Scope*/ 34|128,2/*290*/, /*->2530*/
/*2240*/            OPC_MoveChild, 1,
/*2242*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2245*/            OPC_MoveParent,
/*2246*/            OPC_MoveChild, 2,
/*2248*/            OPC_Scope, 27, /*->2277*/ // 10 children in Scope
/*2250*/              OPC_CheckCondCode, ISD::SETEQ,
/*2252*/              OPC_MoveParent,
/*2253*/              OPC_MoveParent,
/*2254*/              OPC_RecordChild1, // #2 = $c
/*2255*/              OPC_CheckType, MVT::i1,
/*2257*/              OPC_EmitConvertToTarget, 1,
/*2259*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2262*/              OPC_EmitInteger, MVT::i32, 0, 
/*2265*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2277*/            /*Scope*/ 27, /*->2305*/
/*2278*/              OPC_CheckCondCode, ISD::SETNE,
/*2280*/              OPC_MoveParent,
/*2281*/              OPC_MoveParent,
/*2282*/              OPC_RecordChild1, // #2 = $c
/*2283*/              OPC_CheckType, MVT::i1,
/*2285*/              OPC_EmitConvertToTarget, 1,
/*2287*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2290*/              OPC_EmitInteger, MVT::i32, 0, 
/*2293*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2305*/            /*Scope*/ 27, /*->2333*/
/*2306*/              OPC_CheckCondCode, ISD::SETULT,
/*2308*/              OPC_MoveParent,
/*2309*/              OPC_MoveParent,
/*2310*/              OPC_RecordChild1, // #2 = $c
/*2311*/              OPC_CheckType, MVT::i1,
/*2313*/              OPC_EmitConvertToTarget, 1,
/*2315*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2318*/              OPC_EmitInteger, MVT::i32, 0, 
/*2321*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2333*/            /*Scope*/ 27, /*->2361*/
/*2334*/              OPC_CheckCondCode, ISD::SETULE,
/*2336*/              OPC_MoveParent,
/*2337*/              OPC_MoveParent,
/*2338*/              OPC_RecordChild1, // #2 = $c
/*2339*/              OPC_CheckType, MVT::i1,
/*2341*/              OPC_EmitConvertToTarget, 1,
/*2343*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2346*/              OPC_EmitInteger, MVT::i32, 0, 
/*2349*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2361*/            /*Scope*/ 27, /*->2389*/
/*2362*/              OPC_CheckCondCode, ISD::SETUGT,
/*2364*/              OPC_MoveParent,
/*2365*/              OPC_MoveParent,
/*2366*/              OPC_RecordChild1, // #2 = $c
/*2367*/              OPC_CheckType, MVT::i1,
/*2369*/              OPC_EmitConvertToTarget, 1,
/*2371*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2374*/              OPC_EmitInteger, MVT::i32, 0, 
/*2377*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2389*/            /*Scope*/ 27, /*->2417*/
/*2390*/              OPC_CheckCondCode, ISD::SETUGE,
/*2392*/              OPC_MoveParent,
/*2393*/              OPC_MoveParent,
/*2394*/              OPC_RecordChild1, // #2 = $c
/*2395*/              OPC_CheckType, MVT::i1,
/*2397*/              OPC_EmitConvertToTarget, 1,
/*2399*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2402*/              OPC_EmitInteger, MVT::i32, 0, 
/*2405*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2417*/            /*Scope*/ 27, /*->2445*/
/*2418*/              OPC_CheckCondCode, ISD::SETLT,
/*2420*/              OPC_MoveParent,
/*2421*/              OPC_MoveParent,
/*2422*/              OPC_RecordChild1, // #2 = $c
/*2423*/              OPC_CheckType, MVT::i1,
/*2425*/              OPC_EmitConvertToTarget, 1,
/*2427*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2430*/              OPC_EmitInteger, MVT::i32, 0, 
/*2433*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2445*/            /*Scope*/ 27, /*->2473*/
/*2446*/              OPC_CheckCondCode, ISD::SETLE,
/*2448*/              OPC_MoveParent,
/*2449*/              OPC_MoveParent,
/*2450*/              OPC_RecordChild1, // #2 = $c
/*2451*/              OPC_CheckType, MVT::i1,
/*2453*/              OPC_EmitConvertToTarget, 1,
/*2455*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2458*/              OPC_EmitInteger, MVT::i32, 0, 
/*2461*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2473*/            /*Scope*/ 27, /*->2501*/
/*2474*/              OPC_CheckCondCode, ISD::SETGT,
/*2476*/              OPC_MoveParent,
/*2477*/              OPC_MoveParent,
/*2478*/              OPC_RecordChild1, // #2 = $c
/*2479*/              OPC_CheckType, MVT::i1,
/*2481*/              OPC_EmitConvertToTarget, 1,
/*2483*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2486*/              OPC_EmitInteger, MVT::i32, 0, 
/*2489*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2501*/            /*Scope*/ 27, /*->2529*/
/*2502*/              OPC_CheckCondCode, ISD::SETGE,
/*2504*/              OPC_MoveParent,
/*2505*/              OPC_MoveParent,
/*2506*/              OPC_RecordChild1, // #2 = $c
/*2507*/              OPC_CheckType, MVT::i1,
/*2509*/              OPC_EmitConvertToTarget, 1,
/*2511*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2514*/              OPC_EmitInteger, MVT::i32, 0, 
/*2517*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*2529*/            0, /*End of Scope*/
/*2530*/          0, /*End of Scope*/
/*2531*/        /*Scope*/ 103|128,9/*1255*/, /*->3788*/
/*2533*/          OPC_CheckChild0Type, MVT::i64,
/*2535*/          OPC_RecordChild1, // #1 = $b
/*2536*/          OPC_Scope, 106|128,3/*490*/, /*->3029*/ // 3 children in Scope
/*2539*/            OPC_MoveChild, 1,
/*2541*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2544*/            OPC_MoveParent,
/*2545*/            OPC_MoveChild, 2,
/*2547*/            OPC_Scope, 47, /*->2596*/ // 10 children in Scope
/*2549*/              OPC_CheckCondCode, ISD::SETEQ,
/*2551*/              OPC_MoveParent,
/*2552*/              OPC_MoveParent,
/*2553*/              OPC_MoveChild, 1,
/*2555*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2558*/              OPC_RecordChild0, // #2 = $c
/*2559*/              OPC_MoveChild, 1,
/*2561*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2572*/              OPC_MoveParent,
/*2573*/              OPC_MoveParent,
/*2574*/              OPC_CheckType, MVT::i1,
/*2576*/              OPC_EmitConvertToTarget, 1,
/*2578*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2581*/              OPC_EmitInteger, MVT::i32, 0, 
/*2584*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2596*/            /*Scope*/ 47, /*->2644*/
/*2597*/              OPC_CheckCondCode, ISD::SETNE,
/*2599*/              OPC_MoveParent,
/*2600*/              OPC_MoveParent,
/*2601*/              OPC_MoveChild, 1,
/*2603*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2606*/              OPC_RecordChild0, // #2 = $c
/*2607*/              OPC_MoveChild, 1,
/*2609*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2620*/              OPC_MoveParent,
/*2621*/              OPC_MoveParent,
/*2622*/              OPC_CheckType, MVT::i1,
/*2624*/              OPC_EmitConvertToTarget, 1,
/*2626*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2629*/              OPC_EmitInteger, MVT::i32, 0, 
/*2632*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2644*/            /*Scope*/ 47, /*->2692*/
/*2645*/              OPC_CheckCondCode, ISD::SETULT,
/*2647*/              OPC_MoveParent,
/*2648*/              OPC_MoveParent,
/*2649*/              OPC_MoveChild, 1,
/*2651*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2654*/              OPC_RecordChild0, // #2 = $c
/*2655*/              OPC_MoveChild, 1,
/*2657*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2668*/              OPC_MoveParent,
/*2669*/              OPC_MoveParent,
/*2670*/              OPC_CheckType, MVT::i1,
/*2672*/              OPC_EmitConvertToTarget, 1,
/*2674*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2677*/              OPC_EmitInteger, MVT::i32, 0, 
/*2680*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2692*/            /*Scope*/ 47, /*->2740*/
/*2693*/              OPC_CheckCondCode, ISD::SETULE,
/*2695*/              OPC_MoveParent,
/*2696*/              OPC_MoveParent,
/*2697*/              OPC_MoveChild, 1,
/*2699*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2702*/              OPC_RecordChild0, // #2 = $c
/*2703*/              OPC_MoveChild, 1,
/*2705*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2716*/              OPC_MoveParent,
/*2717*/              OPC_MoveParent,
/*2718*/              OPC_CheckType, MVT::i1,
/*2720*/              OPC_EmitConvertToTarget, 1,
/*2722*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2725*/              OPC_EmitInteger, MVT::i32, 0, 
/*2728*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2740*/            /*Scope*/ 47, /*->2788*/
/*2741*/              OPC_CheckCondCode, ISD::SETUGT,
/*2743*/              OPC_MoveParent,
/*2744*/              OPC_MoveParent,
/*2745*/              OPC_MoveChild, 1,
/*2747*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2750*/              OPC_RecordChild0, // #2 = $c
/*2751*/              OPC_MoveChild, 1,
/*2753*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2764*/              OPC_MoveParent,
/*2765*/              OPC_MoveParent,
/*2766*/              OPC_CheckType, MVT::i1,
/*2768*/              OPC_EmitConvertToTarget, 1,
/*2770*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2773*/              OPC_EmitInteger, MVT::i32, 0, 
/*2776*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2788*/            /*Scope*/ 47, /*->2836*/
/*2789*/              OPC_CheckCondCode, ISD::SETUGE,
/*2791*/              OPC_MoveParent,
/*2792*/              OPC_MoveParent,
/*2793*/              OPC_MoveChild, 1,
/*2795*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2798*/              OPC_RecordChild0, // #2 = $c
/*2799*/              OPC_MoveChild, 1,
/*2801*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2812*/              OPC_MoveParent,
/*2813*/              OPC_MoveParent,
/*2814*/              OPC_CheckType, MVT::i1,
/*2816*/              OPC_EmitConvertToTarget, 1,
/*2818*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2821*/              OPC_EmitInteger, MVT::i32, 0, 
/*2824*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2836*/            /*Scope*/ 47, /*->2884*/
/*2837*/              OPC_CheckCondCode, ISD::SETLT,
/*2839*/              OPC_MoveParent,
/*2840*/              OPC_MoveParent,
/*2841*/              OPC_MoveChild, 1,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2846*/              OPC_RecordChild0, // #2 = $c
/*2847*/              OPC_MoveChild, 1,
/*2849*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_MoveParent,
/*2862*/              OPC_CheckType, MVT::i1,
/*2864*/              OPC_EmitConvertToTarget, 1,
/*2866*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2869*/              OPC_EmitInteger, MVT::i32, 0, 
/*2872*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2884*/            /*Scope*/ 47, /*->2932*/
/*2885*/              OPC_CheckCondCode, ISD::SETLE,
/*2887*/              OPC_MoveParent,
/*2888*/              OPC_MoveParent,
/*2889*/              OPC_MoveChild, 1,
/*2891*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2894*/              OPC_RecordChild0, // #2 = $c
/*2895*/              OPC_MoveChild, 1,
/*2897*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2908*/              OPC_MoveParent,
/*2909*/              OPC_MoveParent,
/*2910*/              OPC_CheckType, MVT::i1,
/*2912*/              OPC_EmitConvertToTarget, 1,
/*2914*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2917*/              OPC_EmitInteger, MVT::i32, 0, 
/*2920*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2932*/            /*Scope*/ 47, /*->2980*/
/*2933*/              OPC_CheckCondCode, ISD::SETGT,
/*2935*/              OPC_MoveParent,
/*2936*/              OPC_MoveParent,
/*2937*/              OPC_MoveChild, 1,
/*2939*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2942*/              OPC_RecordChild0, // #2 = $c
/*2943*/              OPC_MoveChild, 1,
/*2945*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*2956*/              OPC_MoveParent,
/*2957*/              OPC_MoveParent,
/*2958*/              OPC_CheckType, MVT::i1,
/*2960*/              OPC_EmitConvertToTarget, 1,
/*2962*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*2965*/              OPC_EmitInteger, MVT::i32, 0, 
/*2968*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*2980*/            /*Scope*/ 47, /*->3028*/
/*2981*/              OPC_CheckCondCode, ISD::SETGE,
/*2983*/              OPC_MoveParent,
/*2984*/              OPC_MoveParent,
/*2985*/              OPC_MoveChild, 1,
/*2987*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2990*/              OPC_RecordChild0, // #2 = $c
/*2991*/              OPC_MoveChild, 1,
/*2993*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3004*/              OPC_MoveParent,
/*3005*/              OPC_MoveParent,
/*3006*/              OPC_CheckType, MVT::i1,
/*3008*/              OPC_EmitConvertToTarget, 1,
/*3010*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3013*/              OPC_EmitInteger, MVT::i32, 0, 
/*3016*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3028*/            0, /*End of Scope*/
/*3029*/          /*Scope*/ 80|128,3/*464*/, /*->3495*/
/*3031*/            OPC_MoveChild, 2,
/*3033*/            OPC_Scope, 45, /*->3080*/ // 10 children in Scope
/*3035*/              OPC_CheckCondCode, ISD::SETEQ,
/*3037*/              OPC_MoveParent,
/*3038*/              OPC_MoveParent,
/*3039*/              OPC_MoveChild, 1,
/*3041*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3044*/              OPC_RecordChild0, // #2 = $c
/*3045*/              OPC_MoveChild, 1,
/*3047*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3058*/              OPC_MoveParent,
/*3059*/              OPC_MoveParent,
/*3060*/              OPC_CheckType, MVT::i1,
/*3062*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3065*/              OPC_EmitInteger, MVT::i32, 0, 
/*3068*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3080*/            /*Scope*/ 45, /*->3126*/
/*3081*/              OPC_CheckCondCode, ISD::SETNE,
/*3083*/              OPC_MoveParent,
/*3084*/              OPC_MoveParent,
/*3085*/              OPC_MoveChild, 1,
/*3087*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3090*/              OPC_RecordChild0, // #2 = $c
/*3091*/              OPC_MoveChild, 1,
/*3093*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3104*/              OPC_MoveParent,
/*3105*/              OPC_MoveParent,
/*3106*/              OPC_CheckType, MVT::i1,
/*3108*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3111*/              OPC_EmitInteger, MVT::i32, 0, 
/*3114*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3126*/            /*Scope*/ 45, /*->3172*/
/*3127*/              OPC_CheckCondCode, ISD::SETULT,
/*3129*/              OPC_MoveParent,
/*3130*/              OPC_MoveParent,
/*3131*/              OPC_MoveChild, 1,
/*3133*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3136*/              OPC_RecordChild0, // #2 = $c
/*3137*/              OPC_MoveChild, 1,
/*3139*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3150*/              OPC_MoveParent,
/*3151*/              OPC_MoveParent,
/*3152*/              OPC_CheckType, MVT::i1,
/*3154*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3157*/              OPC_EmitInteger, MVT::i32, 0, 
/*3160*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3172*/            /*Scope*/ 45, /*->3218*/
/*3173*/              OPC_CheckCondCode, ISD::SETULE,
/*3175*/              OPC_MoveParent,
/*3176*/              OPC_MoveParent,
/*3177*/              OPC_MoveChild, 1,
/*3179*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3182*/              OPC_RecordChild0, // #2 = $c
/*3183*/              OPC_MoveChild, 1,
/*3185*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3196*/              OPC_MoveParent,
/*3197*/              OPC_MoveParent,
/*3198*/              OPC_CheckType, MVT::i1,
/*3200*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3203*/              OPC_EmitInteger, MVT::i32, 0, 
/*3206*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3218*/            /*Scope*/ 45, /*->3264*/
/*3219*/              OPC_CheckCondCode, ISD::SETUGT,
/*3221*/              OPC_MoveParent,
/*3222*/              OPC_MoveParent,
/*3223*/              OPC_MoveChild, 1,
/*3225*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3228*/              OPC_RecordChild0, // #2 = $c
/*3229*/              OPC_MoveChild, 1,
/*3231*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3242*/              OPC_MoveParent,
/*3243*/              OPC_MoveParent,
/*3244*/              OPC_CheckType, MVT::i1,
/*3246*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3249*/              OPC_EmitInteger, MVT::i32, 0, 
/*3252*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3264*/            /*Scope*/ 45, /*->3310*/
/*3265*/              OPC_CheckCondCode, ISD::SETUGE,
/*3267*/              OPC_MoveParent,
/*3268*/              OPC_MoveParent,
/*3269*/              OPC_MoveChild, 1,
/*3271*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3274*/              OPC_RecordChild0, // #2 = $c
/*3275*/              OPC_MoveChild, 1,
/*3277*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3288*/              OPC_MoveParent,
/*3289*/              OPC_MoveParent,
/*3290*/              OPC_CheckType, MVT::i1,
/*3292*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3295*/              OPC_EmitInteger, MVT::i32, 0, 
/*3298*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3310*/            /*Scope*/ 45, /*->3356*/
/*3311*/              OPC_CheckCondCode, ISD::SETLT,
/*3313*/              OPC_MoveParent,
/*3314*/              OPC_MoveParent,
/*3315*/              OPC_MoveChild, 1,
/*3317*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3320*/              OPC_RecordChild0, // #2 = $c
/*3321*/              OPC_MoveChild, 1,
/*3323*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3334*/              OPC_MoveParent,
/*3335*/              OPC_MoveParent,
/*3336*/              OPC_CheckType, MVT::i1,
/*3338*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3341*/              OPC_EmitInteger, MVT::i32, 0, 
/*3344*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3356*/            /*Scope*/ 45, /*->3402*/
/*3357*/              OPC_CheckCondCode, ISD::SETLE,
/*3359*/              OPC_MoveParent,
/*3360*/              OPC_MoveParent,
/*3361*/              OPC_MoveChild, 1,
/*3363*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3366*/              OPC_RecordChild0, // #2 = $c
/*3367*/              OPC_MoveChild, 1,
/*3369*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3380*/              OPC_MoveParent,
/*3381*/              OPC_MoveParent,
/*3382*/              OPC_CheckType, MVT::i1,
/*3384*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3387*/              OPC_EmitInteger, MVT::i32, 0, 
/*3390*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3402*/            /*Scope*/ 45, /*->3448*/
/*3403*/              OPC_CheckCondCode, ISD::SETGT,
/*3405*/              OPC_MoveParent,
/*3406*/              OPC_MoveParent,
/*3407*/              OPC_MoveChild, 1,
/*3409*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3412*/              OPC_RecordChild0, // #2 = $c
/*3413*/              OPC_MoveChild, 1,
/*3415*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3426*/              OPC_MoveParent,
/*3427*/              OPC_MoveParent,
/*3428*/              OPC_CheckType, MVT::i1,
/*3430*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3433*/              OPC_EmitInteger, MVT::i32, 0, 
/*3436*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3448*/            /*Scope*/ 45, /*->3494*/
/*3449*/              OPC_CheckCondCode, ISD::SETGE,
/*3451*/              OPC_MoveParent,
/*3452*/              OPC_MoveParent,
/*3453*/              OPC_MoveChild, 1,
/*3455*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3458*/              OPC_RecordChild0, // #2 = $c
/*3459*/              OPC_MoveChild, 1,
/*3461*/              OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3472*/              OPC_MoveParent,
/*3473*/              OPC_MoveParent,
/*3474*/              OPC_CheckType, MVT::i1,
/*3476*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3479*/              OPC_EmitInteger, MVT::i32, 0, 
/*3482*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*3494*/            0, /*End of Scope*/
/*3495*/          /*Scope*/ 34|128,2/*290*/, /*->3787*/
/*3497*/            OPC_MoveChild, 1,
/*3499*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3502*/            OPC_MoveParent,
/*3503*/            OPC_MoveChild, 2,
/*3505*/            OPC_Scope, 27, /*->3534*/ // 10 children in Scope
/*3507*/              OPC_CheckCondCode, ISD::SETEQ,
/*3509*/              OPC_MoveParent,
/*3510*/              OPC_MoveParent,
/*3511*/              OPC_RecordChild1, // #2 = $c
/*3512*/              OPC_CheckType, MVT::i1,
/*3514*/              OPC_EmitConvertToTarget, 1,
/*3516*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3519*/              OPC_EmitInteger, MVT::i32, 0, 
/*3522*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3534*/            /*Scope*/ 27, /*->3562*/
/*3535*/              OPC_CheckCondCode, ISD::SETNE,
/*3537*/              OPC_MoveParent,
/*3538*/              OPC_MoveParent,
/*3539*/              OPC_RecordChild1, // #2 = $c
/*3540*/              OPC_CheckType, MVT::i1,
/*3542*/              OPC_EmitConvertToTarget, 1,
/*3544*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3547*/              OPC_EmitInteger, MVT::i32, 0, 
/*3550*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3562*/            /*Scope*/ 27, /*->3590*/
/*3563*/              OPC_CheckCondCode, ISD::SETULT,
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_RecordChild1, // #2 = $c
/*3568*/              OPC_CheckType, MVT::i1,
/*3570*/              OPC_EmitConvertToTarget, 1,
/*3572*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3575*/              OPC_EmitInteger, MVT::i32, 0, 
/*3578*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3590*/            /*Scope*/ 27, /*->3618*/
/*3591*/              OPC_CheckCondCode, ISD::SETULE,
/*3593*/              OPC_MoveParent,
/*3594*/              OPC_MoveParent,
/*3595*/              OPC_RecordChild1, // #2 = $c
/*3596*/              OPC_CheckType, MVT::i1,
/*3598*/              OPC_EmitConvertToTarget, 1,
/*3600*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3603*/              OPC_EmitInteger, MVT::i32, 0, 
/*3606*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3618*/            /*Scope*/ 27, /*->3646*/
/*3619*/              OPC_CheckCondCode, ISD::SETUGT,
/*3621*/              OPC_MoveParent,
/*3622*/              OPC_MoveParent,
/*3623*/              OPC_RecordChild1, // #2 = $c
/*3624*/              OPC_CheckType, MVT::i1,
/*3626*/              OPC_EmitConvertToTarget, 1,
/*3628*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3631*/              OPC_EmitInteger, MVT::i32, 0, 
/*3634*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3646*/            /*Scope*/ 27, /*->3674*/
/*3647*/              OPC_CheckCondCode, ISD::SETUGE,
/*3649*/              OPC_MoveParent,
/*3650*/              OPC_MoveParent,
/*3651*/              OPC_RecordChild1, // #2 = $c
/*3652*/              OPC_CheckType, MVT::i1,
/*3654*/              OPC_EmitConvertToTarget, 1,
/*3656*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3659*/              OPC_EmitInteger, MVT::i32, 0, 
/*3662*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3674*/            /*Scope*/ 27, /*->3702*/
/*3675*/              OPC_CheckCondCode, ISD::SETLT,
/*3677*/              OPC_MoveParent,
/*3678*/              OPC_MoveParent,
/*3679*/              OPC_RecordChild1, // #2 = $c
/*3680*/              OPC_CheckType, MVT::i1,
/*3682*/              OPC_EmitConvertToTarget, 1,
/*3684*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3687*/              OPC_EmitInteger, MVT::i32, 0, 
/*3690*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3702*/            /*Scope*/ 27, /*->3730*/
/*3703*/              OPC_CheckCondCode, ISD::SETLE,
/*3705*/              OPC_MoveParent,
/*3706*/              OPC_MoveParent,
/*3707*/              OPC_RecordChild1, // #2 = $c
/*3708*/              OPC_CheckType, MVT::i1,
/*3710*/              OPC_EmitConvertToTarget, 1,
/*3712*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3715*/              OPC_EmitInteger, MVT::i32, 0, 
/*3718*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3730*/            /*Scope*/ 27, /*->3758*/
/*3731*/              OPC_CheckCondCode, ISD::SETGT,
/*3733*/              OPC_MoveParent,
/*3734*/              OPC_MoveParent,
/*3735*/              OPC_RecordChild1, // #2 = $c
/*3736*/              OPC_CheckType, MVT::i1,
/*3738*/              OPC_EmitConvertToTarget, 1,
/*3740*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3743*/              OPC_EmitInteger, MVT::i32, 0, 
/*3746*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3758*/            /*Scope*/ 27, /*->3786*/
/*3759*/              OPC_CheckCondCode, ISD::SETGE,
/*3761*/              OPC_MoveParent,
/*3762*/              OPC_MoveParent,
/*3763*/              OPC_RecordChild1, // #2 = $c
/*3764*/              OPC_CheckType, MVT::i1,
/*3766*/              OPC_EmitConvertToTarget, 1,
/*3768*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3771*/              OPC_EmitInteger, MVT::i32, 0, 
/*3774*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_and_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (and:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*3786*/            0, /*End of Scope*/
/*3787*/          0, /*End of Scope*/
/*3788*/        /*Scope*/ 47|128,4/*559*/, /*->4349*/
/*3790*/          OPC_CheckChild0Type, MVT::f32,
/*3792*/          OPC_RecordChild1, // #1 = $b
/*3793*/          OPC_MoveChild, 2,
/*3795*/          OPC_Scope, 45, /*->3842*/ // 12 children in Scope
/*3797*/            OPC_CheckCondCode, ISD::SETUEQ,
/*3799*/            OPC_MoveParent,
/*3800*/            OPC_MoveParent,
/*3801*/            OPC_MoveChild, 1,
/*3803*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3806*/            OPC_RecordChild0, // #2 = $c
/*3807*/            OPC_MoveChild, 1,
/*3809*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3820*/            OPC_MoveParent,
/*3821*/            OPC_MoveParent,
/*3822*/            OPC_CheckType, MVT::i1,
/*3824*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3827*/            OPC_EmitInteger, MVT::i32, 0, 
/*3830*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*3842*/          /*Scope*/ 45, /*->3888*/
/*3843*/            OPC_CheckCondCode, ISD::SETOEQ,
/*3845*/            OPC_MoveParent,
/*3846*/            OPC_MoveParent,
/*3847*/            OPC_MoveChild, 1,
/*3849*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3852*/            OPC_RecordChild0, // #2 = $c
/*3853*/            OPC_MoveChild, 1,
/*3855*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3866*/            OPC_MoveParent,
/*3867*/            OPC_MoveParent,
/*3868*/            OPC_CheckType, MVT::i1,
/*3870*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3873*/            OPC_EmitInteger, MVT::i32, 0, 
/*3876*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*3888*/          /*Scope*/ 45, /*->3934*/
/*3889*/            OPC_CheckCondCode, ISD::SETUNE,
/*3891*/            OPC_MoveParent,
/*3892*/            OPC_MoveParent,
/*3893*/            OPC_MoveChild, 1,
/*3895*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3898*/            OPC_RecordChild0, // #2 = $c
/*3899*/            OPC_MoveChild, 1,
/*3901*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_MoveParent,
/*3914*/            OPC_CheckType, MVT::i1,
/*3916*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3919*/            OPC_EmitInteger, MVT::i32, 0, 
/*3922*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*3934*/          /*Scope*/ 45, /*->3980*/
/*3935*/            OPC_CheckCondCode, ISD::SETONE,
/*3937*/            OPC_MoveParent,
/*3938*/            OPC_MoveParent,
/*3939*/            OPC_MoveChild, 1,
/*3941*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3944*/            OPC_RecordChild0, // #2 = $c
/*3945*/            OPC_MoveChild, 1,
/*3947*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*3958*/            OPC_MoveParent,
/*3959*/            OPC_MoveParent,
/*3960*/            OPC_CheckType, MVT::i1,
/*3962*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*3965*/            OPC_EmitInteger, MVT::i32, 0, 
/*3968*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*3980*/          /*Scope*/ 45, /*->4026*/
/*3981*/            OPC_CheckCondCode, ISD::SETULT,
/*3983*/            OPC_MoveParent,
/*3984*/            OPC_MoveParent,
/*3985*/            OPC_MoveChild, 1,
/*3987*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3990*/            OPC_RecordChild0, // #2 = $c
/*3991*/            OPC_MoveChild, 1,
/*3993*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_CheckType, MVT::i1,
/*4008*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4011*/            OPC_EmitInteger, MVT::i32, 0, 
/*4014*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4026*/          /*Scope*/ 45, /*->4072*/
/*4027*/            OPC_CheckCondCode, ISD::SETOLT,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveChild, 1,
/*4033*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4036*/            OPC_RecordChild0, // #2 = $c
/*4037*/            OPC_MoveChild, 1,
/*4039*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4050*/            OPC_MoveParent,
/*4051*/            OPC_MoveParent,
/*4052*/            OPC_CheckType, MVT::i1,
/*4054*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4057*/            OPC_EmitInteger, MVT::i32, 0, 
/*4060*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4072*/          /*Scope*/ 45, /*->4118*/
/*4073*/            OPC_CheckCondCode, ISD::SETULE,
/*4075*/            OPC_MoveParent,
/*4076*/            OPC_MoveParent,
/*4077*/            OPC_MoveChild, 1,
/*4079*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4082*/            OPC_RecordChild0, // #2 = $c
/*4083*/            OPC_MoveChild, 1,
/*4085*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4096*/            OPC_MoveParent,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_CheckType, MVT::i1,
/*4100*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4103*/            OPC_EmitInteger, MVT::i32, 0, 
/*4106*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4118*/          /*Scope*/ 45, /*->4164*/
/*4119*/            OPC_CheckCondCode, ISD::SETOLE,
/*4121*/            OPC_MoveParent,
/*4122*/            OPC_MoveParent,
/*4123*/            OPC_MoveChild, 1,
/*4125*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4128*/            OPC_RecordChild0, // #2 = $c
/*4129*/            OPC_MoveChild, 1,
/*4131*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4142*/            OPC_MoveParent,
/*4143*/            OPC_MoveParent,
/*4144*/            OPC_CheckType, MVT::i1,
/*4146*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4149*/            OPC_EmitInteger, MVT::i32, 0, 
/*4152*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4164*/          /*Scope*/ 45, /*->4210*/
/*4165*/            OPC_CheckCondCode, ISD::SETUGT,
/*4167*/            OPC_MoveParent,
/*4168*/            OPC_MoveParent,
/*4169*/            OPC_MoveChild, 1,
/*4171*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4174*/            OPC_RecordChild0, // #2 = $c
/*4175*/            OPC_MoveChild, 1,
/*4177*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4188*/            OPC_MoveParent,
/*4189*/            OPC_MoveParent,
/*4190*/            OPC_CheckType, MVT::i1,
/*4192*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4195*/            OPC_EmitInteger, MVT::i32, 0, 
/*4198*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4210*/          /*Scope*/ 45, /*->4256*/
/*4211*/            OPC_CheckCondCode, ISD::SETOGT,
/*4213*/            OPC_MoveParent,
/*4214*/            OPC_MoveParent,
/*4215*/            OPC_MoveChild, 1,
/*4217*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4220*/            OPC_RecordChild0, // #2 = $c
/*4221*/            OPC_MoveChild, 1,
/*4223*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4234*/            OPC_MoveParent,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_CheckType, MVT::i1,
/*4238*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4241*/            OPC_EmitInteger, MVT::i32, 0, 
/*4244*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4256*/          /*Scope*/ 45, /*->4302*/
/*4257*/            OPC_CheckCondCode, ISD::SETUGE,
/*4259*/            OPC_MoveParent,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4266*/            OPC_RecordChild0, // #2 = $c
/*4267*/            OPC_MoveChild, 1,
/*4269*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4280*/            OPC_MoveParent,
/*4281*/            OPC_MoveParent,
/*4282*/            OPC_CheckType, MVT::i1,
/*4284*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4287*/            OPC_EmitInteger, MVT::i32, 0, 
/*4290*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4302*/          /*Scope*/ 45, /*->4348*/
/*4303*/            OPC_CheckCondCode, ISD::SETOGE,
/*4305*/            OPC_MoveParent,
/*4306*/            OPC_MoveParent,
/*4307*/            OPC_MoveChild, 1,
/*4309*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4312*/            OPC_RecordChild0, // #2 = $c
/*4313*/            OPC_MoveChild, 1,
/*4315*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4326*/            OPC_MoveParent,
/*4327*/            OPC_MoveParent,
/*4328*/            OPC_CheckType, MVT::i1,
/*4330*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4333*/            OPC_EmitInteger, MVT::i32, 0, 
/*4336*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*4348*/          0, /*End of Scope*/
/*4349*/        /*Scope*/ 47|128,4/*559*/, /*->4910*/
/*4351*/          OPC_CheckChild0Type, MVT::f64,
/*4353*/          OPC_RecordChild1, // #1 = $b
/*4354*/          OPC_MoveChild, 2,
/*4356*/          OPC_Scope, 45, /*->4403*/ // 12 children in Scope
/*4358*/            OPC_CheckCondCode, ISD::SETUEQ,
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveParent,
/*4362*/            OPC_MoveChild, 1,
/*4364*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4367*/            OPC_RecordChild0, // #2 = $c
/*4368*/            OPC_MoveChild, 1,
/*4370*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4381*/            OPC_MoveParent,
/*4382*/            OPC_MoveParent,
/*4383*/            OPC_CheckType, MVT::i1,
/*4385*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4388*/            OPC_EmitInteger, MVT::i32, 0, 
/*4391*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4403*/          /*Scope*/ 45, /*->4449*/
/*4404*/            OPC_CheckCondCode, ISD::SETOEQ,
/*4406*/            OPC_MoveParent,
/*4407*/            OPC_MoveParent,
/*4408*/            OPC_MoveChild, 1,
/*4410*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4413*/            OPC_RecordChild0, // #2 = $c
/*4414*/            OPC_MoveChild, 1,
/*4416*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4427*/            OPC_MoveParent,
/*4428*/            OPC_MoveParent,
/*4429*/            OPC_CheckType, MVT::i1,
/*4431*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4434*/            OPC_EmitInteger, MVT::i32, 0, 
/*4437*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4449*/          /*Scope*/ 45, /*->4495*/
/*4450*/            OPC_CheckCondCode, ISD::SETUNE,
/*4452*/            OPC_MoveParent,
/*4453*/            OPC_MoveParent,
/*4454*/            OPC_MoveChild, 1,
/*4456*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4459*/            OPC_RecordChild0, // #2 = $c
/*4460*/            OPC_MoveChild, 1,
/*4462*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4473*/            OPC_MoveParent,
/*4474*/            OPC_MoveParent,
/*4475*/            OPC_CheckType, MVT::i1,
/*4477*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4480*/            OPC_EmitInteger, MVT::i32, 0, 
/*4483*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4495*/          /*Scope*/ 45, /*->4541*/
/*4496*/            OPC_CheckCondCode, ISD::SETONE,
/*4498*/            OPC_MoveParent,
/*4499*/            OPC_MoveParent,
/*4500*/            OPC_MoveChild, 1,
/*4502*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4505*/            OPC_RecordChild0, // #2 = $c
/*4506*/            OPC_MoveChild, 1,
/*4508*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4519*/            OPC_MoveParent,
/*4520*/            OPC_MoveParent,
/*4521*/            OPC_CheckType, MVT::i1,
/*4523*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4526*/            OPC_EmitInteger, MVT::i32, 0, 
/*4529*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4541*/          /*Scope*/ 45, /*->4587*/
/*4542*/            OPC_CheckCondCode, ISD::SETULT,
/*4544*/            OPC_MoveParent,
/*4545*/            OPC_MoveParent,
/*4546*/            OPC_MoveChild, 1,
/*4548*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4551*/            OPC_RecordChild0, // #2 = $c
/*4552*/            OPC_MoveChild, 1,
/*4554*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4565*/            OPC_MoveParent,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_CheckType, MVT::i1,
/*4569*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4572*/            OPC_EmitInteger, MVT::i32, 0, 
/*4575*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4587*/          /*Scope*/ 45, /*->4633*/
/*4588*/            OPC_CheckCondCode, ISD::SETOLT,
/*4590*/            OPC_MoveParent,
/*4591*/            OPC_MoveParent,
/*4592*/            OPC_MoveChild, 1,
/*4594*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4597*/            OPC_RecordChild0, // #2 = $c
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4611*/            OPC_MoveParent,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_CheckType, MVT::i1,
/*4615*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4618*/            OPC_EmitInteger, MVT::i32, 0, 
/*4621*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4633*/          /*Scope*/ 45, /*->4679*/
/*4634*/            OPC_CheckCondCode, ISD::SETULE,
/*4636*/            OPC_MoveParent,
/*4637*/            OPC_MoveParent,
/*4638*/            OPC_MoveChild, 1,
/*4640*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4643*/            OPC_RecordChild0, // #2 = $c
/*4644*/            OPC_MoveChild, 1,
/*4646*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4657*/            OPC_MoveParent,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_CheckType, MVT::i1,
/*4661*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4664*/            OPC_EmitInteger, MVT::i32, 0, 
/*4667*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4679*/          /*Scope*/ 45, /*->4725*/
/*4680*/            OPC_CheckCondCode, ISD::SETOLE,
/*4682*/            OPC_MoveParent,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4689*/            OPC_RecordChild0, // #2 = $c
/*4690*/            OPC_MoveChild, 1,
/*4692*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4703*/            OPC_MoveParent,
/*4704*/            OPC_MoveParent,
/*4705*/            OPC_CheckType, MVT::i1,
/*4707*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4710*/            OPC_EmitInteger, MVT::i32, 0, 
/*4713*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4725*/          /*Scope*/ 45, /*->4771*/
/*4726*/            OPC_CheckCondCode, ISD::SETUGT,
/*4728*/            OPC_MoveParent,
/*4729*/            OPC_MoveParent,
/*4730*/            OPC_MoveChild, 1,
/*4732*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4735*/            OPC_RecordChild0, // #2 = $c
/*4736*/            OPC_MoveChild, 1,
/*4738*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4749*/            OPC_MoveParent,
/*4750*/            OPC_MoveParent,
/*4751*/            OPC_CheckType, MVT::i1,
/*4753*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4756*/            OPC_EmitInteger, MVT::i32, 0, 
/*4759*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4771*/          /*Scope*/ 45, /*->4817*/
/*4772*/            OPC_CheckCondCode, ISD::SETOGT,
/*4774*/            OPC_MoveParent,
/*4775*/            OPC_MoveParent,
/*4776*/            OPC_MoveChild, 1,
/*4778*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4781*/            OPC_RecordChild0, // #2 = $c
/*4782*/            OPC_MoveChild, 1,
/*4784*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4795*/            OPC_MoveParent,
/*4796*/            OPC_MoveParent,
/*4797*/            OPC_CheckType, MVT::i1,
/*4799*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4802*/            OPC_EmitInteger, MVT::i32, 0, 
/*4805*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4817*/          /*Scope*/ 45, /*->4863*/
/*4818*/            OPC_CheckCondCode, ISD::SETUGE,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveChild, 1,
/*4824*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4827*/            OPC_RecordChild0, // #2 = $c
/*4828*/            OPC_MoveChild, 1,
/*4830*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4841*/            OPC_MoveParent,
/*4842*/            OPC_MoveParent,
/*4843*/            OPC_CheckType, MVT::i1,
/*4845*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4848*/            OPC_EmitInteger, MVT::i32, 0, 
/*4851*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4863*/          /*Scope*/ 45, /*->4909*/
/*4864*/            OPC_CheckCondCode, ISD::SETOGE,
/*4866*/            OPC_MoveParent,
/*4867*/            OPC_MoveParent,
/*4868*/            OPC_MoveChild, 1,
/*4870*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4873*/            OPC_RecordChild0, // #2 = $c
/*4874*/            OPC_MoveChild, 1,
/*4876*/            OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4887*/            OPC_MoveParent,
/*4888*/            OPC_MoveParent,
/*4889*/            OPC_CheckType, MVT::i1,
/*4891*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4894*/            OPC_EmitInteger, MVT::i32, 0, 
/*4897*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*4909*/          0, /*End of Scope*/
/*4910*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 101|128,17/*2277*/,  TARGET_VAL(ISD::XOR),// ->7192
/*4915*/        OPC_RecordChild0, // #0 = $c
/*4916*/        OPC_MoveChild, 1,
/*4918*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4929*/        OPC_MoveParent,
/*4930*/        OPC_MoveParent,
/*4931*/        OPC_MoveChild, 1,
/*4933*/        OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*4936*/        OPC_RecordChild0, // #1 = $a
/*4937*/        OPC_Scope, 31|128,4/*543*/, /*->5483*/ // 5 children in Scope
/*4940*/          OPC_CheckChild0Type, MVT::i16,
/*4942*/          OPC_RecordChild1, // #2 = $b
/*4943*/          OPC_Scope, 24|128,2/*280*/, /*->5226*/ // 2 children in Scope
/*4946*/            OPC_MoveChild, 1,
/*4948*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4951*/            OPC_MoveParent,
/*4952*/            OPC_MoveChild, 2,
/*4954*/            OPC_Scope, 26, /*->4982*/ // 10 children in Scope
/*4956*/              OPC_CheckCondCode, ISD::SETEQ,
/*4958*/              OPC_MoveParent,
/*4959*/              OPC_MoveParent,
/*4960*/              OPC_CheckType, MVT::i1,
/*4962*/              OPC_EmitConvertToTarget, 2,
/*4964*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4967*/              OPC_EmitInteger, MVT::i32, 0, 
/*4970*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*4982*/            /*Scope*/ 26, /*->5009*/
/*4983*/              OPC_CheckCondCode, ISD::SETNE,
/*4985*/              OPC_MoveParent,
/*4986*/              OPC_MoveParent,
/*4987*/              OPC_CheckType, MVT::i1,
/*4989*/              OPC_EmitConvertToTarget, 2,
/*4991*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*4994*/              OPC_EmitInteger, MVT::i32, 0, 
/*4997*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5009*/            /*Scope*/ 26, /*->5036*/
/*5010*/              OPC_CheckCondCode, ISD::SETULT,
/*5012*/              OPC_MoveParent,
/*5013*/              OPC_MoveParent,
/*5014*/              OPC_CheckType, MVT::i1,
/*5016*/              OPC_EmitConvertToTarget, 2,
/*5018*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5021*/              OPC_EmitInteger, MVT::i32, 0, 
/*5024*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5036*/            /*Scope*/ 26, /*->5063*/
/*5037*/              OPC_CheckCondCode, ISD::SETULE,
/*5039*/              OPC_MoveParent,
/*5040*/              OPC_MoveParent,
/*5041*/              OPC_CheckType, MVT::i1,
/*5043*/              OPC_EmitConvertToTarget, 2,
/*5045*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5048*/              OPC_EmitInteger, MVT::i32, 0, 
/*5051*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5063*/            /*Scope*/ 26, /*->5090*/
/*5064*/              OPC_CheckCondCode, ISD::SETUGT,
/*5066*/              OPC_MoveParent,
/*5067*/              OPC_MoveParent,
/*5068*/              OPC_CheckType, MVT::i1,
/*5070*/              OPC_EmitConvertToTarget, 2,
/*5072*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5075*/              OPC_EmitInteger, MVT::i32, 0, 
/*5078*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5090*/            /*Scope*/ 26, /*->5117*/
/*5091*/              OPC_CheckCondCode, ISD::SETUGE,
/*5093*/              OPC_MoveParent,
/*5094*/              OPC_MoveParent,
/*5095*/              OPC_CheckType, MVT::i1,
/*5097*/              OPC_EmitConvertToTarget, 2,
/*5099*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5102*/              OPC_EmitInteger, MVT::i32, 0, 
/*5105*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5117*/            /*Scope*/ 26, /*->5144*/
/*5118*/              OPC_CheckCondCode, ISD::SETLT,
/*5120*/              OPC_MoveParent,
/*5121*/              OPC_MoveParent,
/*5122*/              OPC_CheckType, MVT::i1,
/*5124*/              OPC_EmitConvertToTarget, 2,
/*5126*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5129*/              OPC_EmitInteger, MVT::i32, 0, 
/*5132*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5144*/            /*Scope*/ 26, /*->5171*/
/*5145*/              OPC_CheckCondCode, ISD::SETLE,
/*5147*/              OPC_MoveParent,
/*5148*/              OPC_MoveParent,
/*5149*/              OPC_CheckType, MVT::i1,
/*5151*/              OPC_EmitConvertToTarget, 2,
/*5153*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5156*/              OPC_EmitInteger, MVT::i32, 0, 
/*5159*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5171*/            /*Scope*/ 26, /*->5198*/
/*5172*/              OPC_CheckCondCode, ISD::SETGT,
/*5174*/              OPC_MoveParent,
/*5175*/              OPC_MoveParent,
/*5176*/              OPC_CheckType, MVT::i1,
/*5178*/              OPC_EmitConvertToTarget, 2,
/*5180*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5183*/              OPC_EmitInteger, MVT::i32, 0, 
/*5186*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5198*/            /*Scope*/ 26, /*->5225*/
/*5199*/              OPC_CheckCondCode, ISD::SETGE,
/*5201*/              OPC_MoveParent,
/*5202*/              OPC_MoveParent,
/*5203*/              OPC_CheckType, MVT::i1,
/*5205*/              OPC_EmitConvertToTarget, 2,
/*5207*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5210*/              OPC_EmitInteger, MVT::i32, 0, 
/*5213*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs16ri_and_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*5225*/            0, /*End of Scope*/
/*5226*/          /*Scope*/ 126|128,1/*254*/, /*->5482*/
/*5228*/            OPC_MoveChild, 2,
/*5230*/            OPC_Scope, 24, /*->5256*/ // 10 children in Scope
/*5232*/              OPC_CheckCondCode, ISD::SETEQ,
/*5234*/              OPC_MoveParent,
/*5235*/              OPC_MoveParent,
/*5236*/              OPC_CheckType, MVT::i1,
/*5238*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5241*/              OPC_EmitInteger, MVT::i32, 0, 
/*5244*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5256*/            /*Scope*/ 24, /*->5281*/
/*5257*/              OPC_CheckCondCode, ISD::SETNE,
/*5259*/              OPC_MoveParent,
/*5260*/              OPC_MoveParent,
/*5261*/              OPC_CheckType, MVT::i1,
/*5263*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5266*/              OPC_EmitInteger, MVT::i32, 0, 
/*5269*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5281*/            /*Scope*/ 24, /*->5306*/
/*5282*/              OPC_CheckCondCode, ISD::SETULT,
/*5284*/              OPC_MoveParent,
/*5285*/              OPC_MoveParent,
/*5286*/              OPC_CheckType, MVT::i1,
/*5288*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5291*/              OPC_EmitInteger, MVT::i32, 0, 
/*5294*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5306*/            /*Scope*/ 24, /*->5331*/
/*5307*/              OPC_CheckCondCode, ISD::SETULE,
/*5309*/              OPC_MoveParent,
/*5310*/              OPC_MoveParent,
/*5311*/              OPC_CheckType, MVT::i1,
/*5313*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5316*/              OPC_EmitInteger, MVT::i32, 0, 
/*5319*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5331*/            /*Scope*/ 24, /*->5356*/
/*5332*/              OPC_CheckCondCode, ISD::SETUGT,
/*5334*/              OPC_MoveParent,
/*5335*/              OPC_MoveParent,
/*5336*/              OPC_CheckType, MVT::i1,
/*5338*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5341*/              OPC_EmitInteger, MVT::i32, 0, 
/*5344*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5356*/            /*Scope*/ 24, /*->5381*/
/*5357*/              OPC_CheckCondCode, ISD::SETUGE,
/*5359*/              OPC_MoveParent,
/*5360*/              OPC_MoveParent,
/*5361*/              OPC_CheckType, MVT::i1,
/*5363*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5366*/              OPC_EmitInteger, MVT::i32, 0, 
/*5369*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5381*/            /*Scope*/ 24, /*->5406*/
/*5382*/              OPC_CheckCondCode, ISD::SETLT,
/*5384*/              OPC_MoveParent,
/*5385*/              OPC_MoveParent,
/*5386*/              OPC_CheckType, MVT::i1,
/*5388*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5391*/              OPC_EmitInteger, MVT::i32, 0, 
/*5394*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5406*/            /*Scope*/ 24, /*->5431*/
/*5407*/              OPC_CheckCondCode, ISD::SETLE,
/*5409*/              OPC_MoveParent,
/*5410*/              OPC_MoveParent,
/*5411*/              OPC_CheckType, MVT::i1,
/*5413*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5416*/              OPC_EmitInteger, MVT::i32, 0, 
/*5419*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5431*/            /*Scope*/ 24, /*->5456*/
/*5432*/              OPC_CheckCondCode, ISD::SETGT,
/*5434*/              OPC_MoveParent,
/*5435*/              OPC_MoveParent,
/*5436*/              OPC_CheckType, MVT::i1,
/*5438*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5441*/              OPC_EmitInteger, MVT::i32, 0, 
/*5444*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5456*/            /*Scope*/ 24, /*->5481*/
/*5457*/              OPC_CheckCondCode, ISD::SETGE,
/*5459*/              OPC_MoveParent,
/*5460*/              OPC_MoveParent,
/*5461*/              OPC_CheckType, MVT::i1,
/*5463*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5466*/              OPC_EmitInteger, MVT::i32, 0, 
/*5469*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs16rr_and_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*5481*/            0, /*End of Scope*/
/*5482*/          0, /*End of Scope*/
/*5483*/        /*Scope*/ 31|128,4/*543*/, /*->6028*/
/*5485*/          OPC_CheckChild0Type, MVT::i32,
/*5487*/          OPC_RecordChild1, // #2 = $b
/*5488*/          OPC_Scope, 24|128,2/*280*/, /*->5771*/ // 2 children in Scope
/*5491*/            OPC_MoveChild, 1,
/*5493*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5496*/            OPC_MoveParent,
/*5497*/            OPC_MoveChild, 2,
/*5499*/            OPC_Scope, 26, /*->5527*/ // 10 children in Scope
/*5501*/              OPC_CheckCondCode, ISD::SETEQ,
/*5503*/              OPC_MoveParent,
/*5504*/              OPC_MoveParent,
/*5505*/              OPC_CheckType, MVT::i1,
/*5507*/              OPC_EmitConvertToTarget, 2,
/*5509*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5512*/              OPC_EmitInteger, MVT::i32, 0, 
/*5515*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5527*/            /*Scope*/ 26, /*->5554*/
/*5528*/              OPC_CheckCondCode, ISD::SETNE,
/*5530*/              OPC_MoveParent,
/*5531*/              OPC_MoveParent,
/*5532*/              OPC_CheckType, MVT::i1,
/*5534*/              OPC_EmitConvertToTarget, 2,
/*5536*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5539*/              OPC_EmitInteger, MVT::i32, 0, 
/*5542*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5554*/            /*Scope*/ 26, /*->5581*/
/*5555*/              OPC_CheckCondCode, ISD::SETULT,
/*5557*/              OPC_MoveParent,
/*5558*/              OPC_MoveParent,
/*5559*/              OPC_CheckType, MVT::i1,
/*5561*/              OPC_EmitConvertToTarget, 2,
/*5563*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5566*/              OPC_EmitInteger, MVT::i32, 0, 
/*5569*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5581*/            /*Scope*/ 26, /*->5608*/
/*5582*/              OPC_CheckCondCode, ISD::SETULE,
/*5584*/              OPC_MoveParent,
/*5585*/              OPC_MoveParent,
/*5586*/              OPC_CheckType, MVT::i1,
/*5588*/              OPC_EmitConvertToTarget, 2,
/*5590*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5593*/              OPC_EmitInteger, MVT::i32, 0, 
/*5596*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5608*/            /*Scope*/ 26, /*->5635*/
/*5609*/              OPC_CheckCondCode, ISD::SETUGT,
/*5611*/              OPC_MoveParent,
/*5612*/              OPC_MoveParent,
/*5613*/              OPC_CheckType, MVT::i1,
/*5615*/              OPC_EmitConvertToTarget, 2,
/*5617*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5620*/              OPC_EmitInteger, MVT::i32, 0, 
/*5623*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5635*/            /*Scope*/ 26, /*->5662*/
/*5636*/              OPC_CheckCondCode, ISD::SETUGE,
/*5638*/              OPC_MoveParent,
/*5639*/              OPC_MoveParent,
/*5640*/              OPC_CheckType, MVT::i1,
/*5642*/              OPC_EmitConvertToTarget, 2,
/*5644*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5647*/              OPC_EmitInteger, MVT::i32, 0, 
/*5650*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5662*/            /*Scope*/ 26, /*->5689*/
/*5663*/              OPC_CheckCondCode, ISD::SETLT,
/*5665*/              OPC_MoveParent,
/*5666*/              OPC_MoveParent,
/*5667*/              OPC_CheckType, MVT::i1,
/*5669*/              OPC_EmitConvertToTarget, 2,
/*5671*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5674*/              OPC_EmitInteger, MVT::i32, 0, 
/*5677*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5689*/            /*Scope*/ 26, /*->5716*/
/*5690*/              OPC_CheckCondCode, ISD::SETLE,
/*5692*/              OPC_MoveParent,
/*5693*/              OPC_MoveParent,
/*5694*/              OPC_CheckType, MVT::i1,
/*5696*/              OPC_EmitConvertToTarget, 2,
/*5698*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5701*/              OPC_EmitInteger, MVT::i32, 0, 
/*5704*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5716*/            /*Scope*/ 26, /*->5743*/
/*5717*/              OPC_CheckCondCode, ISD::SETGT,
/*5719*/              OPC_MoveParent,
/*5720*/              OPC_MoveParent,
/*5721*/              OPC_CheckType, MVT::i1,
/*5723*/              OPC_EmitConvertToTarget, 2,
/*5725*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5728*/              OPC_EmitInteger, MVT::i32, 0, 
/*5731*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5743*/            /*Scope*/ 26, /*->5770*/
/*5744*/              OPC_CheckCondCode, ISD::SETGE,
/*5746*/              OPC_MoveParent,
/*5747*/              OPC_MoveParent,
/*5748*/              OPC_CheckType, MVT::i1,
/*5750*/              OPC_EmitConvertToTarget, 2,
/*5752*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5755*/              OPC_EmitInteger, MVT::i32, 0, 
/*5758*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs32ri_and_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*5770*/            0, /*End of Scope*/
/*5771*/          /*Scope*/ 126|128,1/*254*/, /*->6027*/
/*5773*/            OPC_MoveChild, 2,
/*5775*/            OPC_Scope, 24, /*->5801*/ // 10 children in Scope
/*5777*/              OPC_CheckCondCode, ISD::SETEQ,
/*5779*/              OPC_MoveParent,
/*5780*/              OPC_MoveParent,
/*5781*/              OPC_CheckType, MVT::i1,
/*5783*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5786*/              OPC_EmitInteger, MVT::i32, 0, 
/*5789*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5801*/            /*Scope*/ 24, /*->5826*/
/*5802*/              OPC_CheckCondCode, ISD::SETNE,
/*5804*/              OPC_MoveParent,
/*5805*/              OPC_MoveParent,
/*5806*/              OPC_CheckType, MVT::i1,
/*5808*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5811*/              OPC_EmitInteger, MVT::i32, 0, 
/*5814*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5826*/            /*Scope*/ 24, /*->5851*/
/*5827*/              OPC_CheckCondCode, ISD::SETULT,
/*5829*/              OPC_MoveParent,
/*5830*/              OPC_MoveParent,
/*5831*/              OPC_CheckType, MVT::i1,
/*5833*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5836*/              OPC_EmitInteger, MVT::i32, 0, 
/*5839*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5851*/            /*Scope*/ 24, /*->5876*/
/*5852*/              OPC_CheckCondCode, ISD::SETULE,
/*5854*/              OPC_MoveParent,
/*5855*/              OPC_MoveParent,
/*5856*/              OPC_CheckType, MVT::i1,
/*5858*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5861*/              OPC_EmitInteger, MVT::i32, 0, 
/*5864*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5876*/            /*Scope*/ 24, /*->5901*/
/*5877*/              OPC_CheckCondCode, ISD::SETUGT,
/*5879*/              OPC_MoveParent,
/*5880*/              OPC_MoveParent,
/*5881*/              OPC_CheckType, MVT::i1,
/*5883*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5886*/              OPC_EmitInteger, MVT::i32, 0, 
/*5889*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5901*/            /*Scope*/ 24, /*->5926*/
/*5902*/              OPC_CheckCondCode, ISD::SETUGE,
/*5904*/              OPC_MoveParent,
/*5905*/              OPC_MoveParent,
/*5906*/              OPC_CheckType, MVT::i1,
/*5908*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5911*/              OPC_EmitInteger, MVT::i32, 0, 
/*5914*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5926*/            /*Scope*/ 24, /*->5951*/
/*5927*/              OPC_CheckCondCode, ISD::SETLT,
/*5929*/              OPC_MoveParent,
/*5930*/              OPC_MoveParent,
/*5931*/              OPC_CheckType, MVT::i1,
/*5933*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5936*/              OPC_EmitInteger, MVT::i32, 0, 
/*5939*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5951*/            /*Scope*/ 24, /*->5976*/
/*5952*/              OPC_CheckCondCode, ISD::SETLE,
/*5954*/              OPC_MoveParent,
/*5955*/              OPC_MoveParent,
/*5956*/              OPC_CheckType, MVT::i1,
/*5958*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5961*/              OPC_EmitInteger, MVT::i32, 0, 
/*5964*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*5976*/            /*Scope*/ 24, /*->6001*/
/*5977*/              OPC_CheckCondCode, ISD::SETGT,
/*5979*/              OPC_MoveParent,
/*5980*/              OPC_MoveParent,
/*5981*/              OPC_CheckType, MVT::i1,
/*5983*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*5986*/              OPC_EmitInteger, MVT::i32, 0, 
/*5989*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*6001*/            /*Scope*/ 24, /*->6026*/
/*6002*/              OPC_CheckCondCode, ISD::SETGE,
/*6004*/              OPC_MoveParent,
/*6005*/              OPC_MoveParent,
/*6006*/              OPC_CheckType, MVT::i1,
/*6008*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6011*/              OPC_EmitInteger, MVT::i32, 0, 
/*6014*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs32rr_and_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*6026*/            0, /*End of Scope*/
/*6027*/          0, /*End of Scope*/
/*6028*/        /*Scope*/ 31|128,4/*543*/, /*->6573*/
/*6030*/          OPC_CheckChild0Type, MVT::i64,
/*6032*/          OPC_RecordChild1, // #2 = $b
/*6033*/          OPC_Scope, 24|128,2/*280*/, /*->6316*/ // 2 children in Scope
/*6036*/            OPC_MoveChild, 1,
/*6038*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6041*/            OPC_MoveParent,
/*6042*/            OPC_MoveChild, 2,
/*6044*/            OPC_Scope, 26, /*->6072*/ // 10 children in Scope
/*6046*/              OPC_CheckCondCode, ISD::SETEQ,
/*6048*/              OPC_MoveParent,
/*6049*/              OPC_MoveParent,
/*6050*/              OPC_CheckType, MVT::i1,
/*6052*/              OPC_EmitConvertToTarget, 2,
/*6054*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6057*/              OPC_EmitInteger, MVT::i32, 0, 
/*6060*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6072*/            /*Scope*/ 26, /*->6099*/
/*6073*/              OPC_CheckCondCode, ISD::SETNE,
/*6075*/              OPC_MoveParent,
/*6076*/              OPC_MoveParent,
/*6077*/              OPC_CheckType, MVT::i1,
/*6079*/              OPC_EmitConvertToTarget, 2,
/*6081*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6084*/              OPC_EmitInteger, MVT::i32, 0, 
/*6087*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6099*/            /*Scope*/ 26, /*->6126*/
/*6100*/              OPC_CheckCondCode, ISD::SETULT,
/*6102*/              OPC_MoveParent,
/*6103*/              OPC_MoveParent,
/*6104*/              OPC_CheckType, MVT::i1,
/*6106*/              OPC_EmitConvertToTarget, 2,
/*6108*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6111*/              OPC_EmitInteger, MVT::i32, 0, 
/*6114*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6126*/            /*Scope*/ 26, /*->6153*/
/*6127*/              OPC_CheckCondCode, ISD::SETULE,
/*6129*/              OPC_MoveParent,
/*6130*/              OPC_MoveParent,
/*6131*/              OPC_CheckType, MVT::i1,
/*6133*/              OPC_EmitConvertToTarget, 2,
/*6135*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6138*/              OPC_EmitInteger, MVT::i32, 0, 
/*6141*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6153*/            /*Scope*/ 26, /*->6180*/
/*6154*/              OPC_CheckCondCode, ISD::SETUGT,
/*6156*/              OPC_MoveParent,
/*6157*/              OPC_MoveParent,
/*6158*/              OPC_CheckType, MVT::i1,
/*6160*/              OPC_EmitConvertToTarget, 2,
/*6162*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6165*/              OPC_EmitInteger, MVT::i32, 0, 
/*6168*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6180*/            /*Scope*/ 26, /*->6207*/
/*6181*/              OPC_CheckCondCode, ISD::SETUGE,
/*6183*/              OPC_MoveParent,
/*6184*/              OPC_MoveParent,
/*6185*/              OPC_CheckType, MVT::i1,
/*6187*/              OPC_EmitConvertToTarget, 2,
/*6189*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6192*/              OPC_EmitInteger, MVT::i32, 0, 
/*6195*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6207*/            /*Scope*/ 26, /*->6234*/
/*6208*/              OPC_CheckCondCode, ISD::SETLT,
/*6210*/              OPC_MoveParent,
/*6211*/              OPC_MoveParent,
/*6212*/              OPC_CheckType, MVT::i1,
/*6214*/              OPC_EmitConvertToTarget, 2,
/*6216*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6219*/              OPC_EmitInteger, MVT::i32, 0, 
/*6222*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6234*/            /*Scope*/ 26, /*->6261*/
/*6235*/              OPC_CheckCondCode, ISD::SETLE,
/*6237*/              OPC_MoveParent,
/*6238*/              OPC_MoveParent,
/*6239*/              OPC_CheckType, MVT::i1,
/*6241*/              OPC_EmitConvertToTarget, 2,
/*6243*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6246*/              OPC_EmitInteger, MVT::i32, 0, 
/*6249*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6261*/            /*Scope*/ 26, /*->6288*/
/*6262*/              OPC_CheckCondCode, ISD::SETGT,
/*6264*/              OPC_MoveParent,
/*6265*/              OPC_MoveParent,
/*6266*/              OPC_CheckType, MVT::i1,
/*6268*/              OPC_EmitConvertToTarget, 2,
/*6270*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6273*/              OPC_EmitInteger, MVT::i32, 0, 
/*6276*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6288*/            /*Scope*/ 26, /*->6315*/
/*6289*/              OPC_CheckCondCode, ISD::SETGE,
/*6291*/              OPC_MoveParent,
/*6292*/              OPC_MoveParent,
/*6293*/              OPC_CheckType, MVT::i1,
/*6295*/              OPC_EmitConvertToTarget, 2,
/*6297*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6300*/              OPC_EmitInteger, MVT::i32, 0, 
/*6303*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs64ri_and_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*6315*/            0, /*End of Scope*/
/*6316*/          /*Scope*/ 126|128,1/*254*/, /*->6572*/
/*6318*/            OPC_MoveChild, 2,
/*6320*/            OPC_Scope, 24, /*->6346*/ // 10 children in Scope
/*6322*/              OPC_CheckCondCode, ISD::SETEQ,
/*6324*/              OPC_MoveParent,
/*6325*/              OPC_MoveParent,
/*6326*/              OPC_CheckType, MVT::i1,
/*6328*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6331*/              OPC_EmitInteger, MVT::i32, 0, 
/*6334*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6346*/            /*Scope*/ 24, /*->6371*/
/*6347*/              OPC_CheckCondCode, ISD::SETNE,
/*6349*/              OPC_MoveParent,
/*6350*/              OPC_MoveParent,
/*6351*/              OPC_CheckType, MVT::i1,
/*6353*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6356*/              OPC_EmitInteger, MVT::i32, 0, 
/*6359*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6371*/            /*Scope*/ 24, /*->6396*/
/*6372*/              OPC_CheckCondCode, ISD::SETULT,
/*6374*/              OPC_MoveParent,
/*6375*/              OPC_MoveParent,
/*6376*/              OPC_CheckType, MVT::i1,
/*6378*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6381*/              OPC_EmitInteger, MVT::i32, 0, 
/*6384*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6396*/            /*Scope*/ 24, /*->6421*/
/*6397*/              OPC_CheckCondCode, ISD::SETULE,
/*6399*/              OPC_MoveParent,
/*6400*/              OPC_MoveParent,
/*6401*/              OPC_CheckType, MVT::i1,
/*6403*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6406*/              OPC_EmitInteger, MVT::i32, 0, 
/*6409*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6421*/            /*Scope*/ 24, /*->6446*/
/*6422*/              OPC_CheckCondCode, ISD::SETUGT,
/*6424*/              OPC_MoveParent,
/*6425*/              OPC_MoveParent,
/*6426*/              OPC_CheckType, MVT::i1,
/*6428*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6431*/              OPC_EmitInteger, MVT::i32, 0, 
/*6434*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6446*/            /*Scope*/ 24, /*->6471*/
/*6447*/              OPC_CheckCondCode, ISD::SETUGE,
/*6449*/              OPC_MoveParent,
/*6450*/              OPC_MoveParent,
/*6451*/              OPC_CheckType, MVT::i1,
/*6453*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6456*/              OPC_EmitInteger, MVT::i32, 0, 
/*6459*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6471*/            /*Scope*/ 24, /*->6496*/
/*6472*/              OPC_CheckCondCode, ISD::SETLT,
/*6474*/              OPC_MoveParent,
/*6475*/              OPC_MoveParent,
/*6476*/              OPC_CheckType, MVT::i1,
/*6478*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6481*/              OPC_EmitInteger, MVT::i32, 0, 
/*6484*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6496*/            /*Scope*/ 24, /*->6521*/
/*6497*/              OPC_CheckCondCode, ISD::SETLE,
/*6499*/              OPC_MoveParent,
/*6500*/              OPC_MoveParent,
/*6501*/              OPC_CheckType, MVT::i1,
/*6503*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6506*/              OPC_EmitInteger, MVT::i32, 0, 
/*6509*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6521*/            /*Scope*/ 24, /*->6546*/
/*6522*/              OPC_CheckCondCode, ISD::SETGT,
/*6524*/              OPC_MoveParent,
/*6525*/              OPC_MoveParent,
/*6526*/              OPC_CheckType, MVT::i1,
/*6528*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6531*/              OPC_EmitInteger, MVT::i32, 0, 
/*6534*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6546*/            /*Scope*/ 24, /*->6571*/
/*6547*/              OPC_CheckCondCode, ISD::SETGE,
/*6549*/              OPC_MoveParent,
/*6550*/              OPC_MoveParent,
/*6551*/              OPC_CheckType, MVT::i1,
/*6553*/              OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6556*/              OPC_EmitInteger, MVT::i32, 0, 
/*6559*/              OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_and_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs64rr_and_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*6571*/            0, /*End of Scope*/
/*6572*/          0, /*End of Scope*/
/*6573*/        /*Scope*/ 51|128,2/*307*/, /*->6882*/
/*6575*/          OPC_CheckChild0Type, MVT::f32,
/*6577*/          OPC_RecordChild1, // #2 = $b
/*6578*/          OPC_MoveChild, 2,
/*6580*/          OPC_Scope, 24, /*->6606*/ // 12 children in Scope
/*6582*/            OPC_CheckCondCode, ISD::SETUEQ,
/*6584*/            OPC_MoveParent,
/*6585*/            OPC_MoveParent,
/*6586*/            OPC_CheckType, MVT::i1,
/*6588*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6591*/            OPC_EmitInteger, MVT::i32, 0, 
/*6594*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6606*/          /*Scope*/ 24, /*->6631*/
/*6607*/            OPC_CheckCondCode, ISD::SETOEQ,
/*6609*/            OPC_MoveParent,
/*6610*/            OPC_MoveParent,
/*6611*/            OPC_CheckType, MVT::i1,
/*6613*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6616*/            OPC_EmitInteger, MVT::i32, 0, 
/*6619*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6631*/          /*Scope*/ 24, /*->6656*/
/*6632*/            OPC_CheckCondCode, ISD::SETUNE,
/*6634*/            OPC_MoveParent,
/*6635*/            OPC_MoveParent,
/*6636*/            OPC_CheckType, MVT::i1,
/*6638*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6641*/            OPC_EmitInteger, MVT::i32, 0, 
/*6644*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 14
                    // Dst: (SETPNEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6656*/          /*Scope*/ 24, /*->6681*/
/*6657*/            OPC_CheckCondCode, ISD::SETONE,
/*6659*/            OPC_MoveParent,
/*6660*/            OPC_MoveParent,
/*6661*/            OPC_CheckType, MVT::i1,
/*6663*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6666*/            OPC_EmitInteger, MVT::i32, 0, 
/*6669*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 14
                    // Dst: (SETPNEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6681*/          /*Scope*/ 24, /*->6706*/
/*6682*/            OPC_CheckCondCode, ISD::SETULT,
/*6684*/            OPC_MoveParent,
/*6685*/            OPC_MoveParent,
/*6686*/            OPC_CheckType, MVT::i1,
/*6688*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6691*/            OPC_EmitInteger, MVT::i32, 0, 
/*6694*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 14
                    // Dst: (SETPLTf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6706*/          /*Scope*/ 24, /*->6731*/
/*6707*/            OPC_CheckCondCode, ISD::SETOLT,
/*6709*/            OPC_MoveParent,
/*6710*/            OPC_MoveParent,
/*6711*/            OPC_CheckType, MVT::i1,
/*6713*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6716*/            OPC_EmitInteger, MVT::i32, 0, 
/*6719*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 14
                    // Dst: (SETPLTf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6731*/          /*Scope*/ 24, /*->6756*/
/*6732*/            OPC_CheckCondCode, ISD::SETULE,
/*6734*/            OPC_MoveParent,
/*6735*/            OPC_MoveParent,
/*6736*/            OPC_CheckType, MVT::i1,
/*6738*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6741*/            OPC_EmitInteger, MVT::i32, 0, 
/*6744*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 14
                    // Dst: (SETPLEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6756*/          /*Scope*/ 24, /*->6781*/
/*6757*/            OPC_CheckCondCode, ISD::SETOLE,
/*6759*/            OPC_MoveParent,
/*6760*/            OPC_MoveParent,
/*6761*/            OPC_CheckType, MVT::i1,
/*6763*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6766*/            OPC_EmitInteger, MVT::i32, 0, 
/*6769*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 14
                    // Dst: (SETPLEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6781*/          /*Scope*/ 24, /*->6806*/
/*6782*/            OPC_CheckCondCode, ISD::SETUGT,
/*6784*/            OPC_MoveParent,
/*6785*/            OPC_MoveParent,
/*6786*/            OPC_CheckType, MVT::i1,
/*6788*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6791*/            OPC_EmitInteger, MVT::i32, 0, 
/*6794*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6806*/          /*Scope*/ 24, /*->6831*/
/*6807*/            OPC_CheckCondCode, ISD::SETOGT,
/*6809*/            OPC_MoveParent,
/*6810*/            OPC_MoveParent,
/*6811*/            OPC_CheckType, MVT::i1,
/*6813*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6816*/            OPC_EmitInteger, MVT::i32, 0, 
/*6819*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6831*/          /*Scope*/ 24, /*->6856*/
/*6832*/            OPC_CheckCondCode, ISD::SETUGE,
/*6834*/            OPC_MoveParent,
/*6835*/            OPC_MoveParent,
/*6836*/            OPC_CheckType, MVT::i1,
/*6838*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6841*/            OPC_EmitInteger, MVT::i32, 0, 
/*6844*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf32rr_and_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6856*/          /*Scope*/ 24, /*->6881*/
/*6857*/            OPC_CheckCondCode, ISD::SETOGE,
/*6859*/            OPC_MoveParent,
/*6860*/            OPC_MoveParent,
/*6861*/            OPC_CheckType, MVT::i1,
/*6863*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6866*/            OPC_EmitInteger, MVT::i32, 0, 
/*6869*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf32rr_and_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*6881*/          0, /*End of Scope*/
/*6882*/        /*Scope*/ 51|128,2/*307*/, /*->7191*/
/*6884*/          OPC_CheckChild0Type, MVT::f64,
/*6886*/          OPC_RecordChild1, // #2 = $b
/*6887*/          OPC_MoveChild, 2,
/*6889*/          OPC_Scope, 24, /*->6915*/ // 12 children in Scope
/*6891*/            OPC_CheckCondCode, ISD::SETUEQ,
/*6893*/            OPC_MoveParent,
/*6894*/            OPC_MoveParent,
/*6895*/            OPC_CheckType, MVT::i1,
/*6897*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6900*/            OPC_EmitInteger, MVT::i32, 0, 
/*6903*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*6915*/          /*Scope*/ 24, /*->6940*/
/*6916*/            OPC_CheckCondCode, ISD::SETOEQ,
/*6918*/            OPC_MoveParent,
/*6919*/            OPC_MoveParent,
/*6920*/            OPC_CheckType, MVT::i1,
/*6922*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6925*/            OPC_EmitInteger, MVT::i32, 0, 
/*6928*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*6940*/          /*Scope*/ 24, /*->6965*/
/*6941*/            OPC_CheckCondCode, ISD::SETUNE,
/*6943*/            OPC_MoveParent,
/*6944*/            OPC_MoveParent,
/*6945*/            OPC_CheckType, MVT::i1,
/*6947*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6950*/            OPC_EmitInteger, MVT::i32, 0, 
/*6953*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 14
                    // Dst: (SETPNEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*6965*/          /*Scope*/ 24, /*->6990*/
/*6966*/            OPC_CheckCondCode, ISD::SETONE,
/*6968*/            OPC_MoveParent,
/*6969*/            OPC_MoveParent,
/*6970*/            OPC_CheckType, MVT::i1,
/*6972*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*6975*/            OPC_EmitInteger, MVT::i32, 0, 
/*6978*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 14
                    // Dst: (SETPNEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*6990*/          /*Scope*/ 24, /*->7015*/
/*6991*/            OPC_CheckCondCode, ISD::SETULT,
/*6993*/            OPC_MoveParent,
/*6994*/            OPC_MoveParent,
/*6995*/            OPC_CheckType, MVT::i1,
/*6997*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7000*/            OPC_EmitInteger, MVT::i32, 0, 
/*7003*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 14
                    // Dst: (SETPLTf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7015*/          /*Scope*/ 24, /*->7040*/
/*7016*/            OPC_CheckCondCode, ISD::SETOLT,
/*7018*/            OPC_MoveParent,
/*7019*/            OPC_MoveParent,
/*7020*/            OPC_CheckType, MVT::i1,
/*7022*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7025*/            OPC_EmitInteger, MVT::i32, 0, 
/*7028*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 14
                    // Dst: (SETPLTf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7040*/          /*Scope*/ 24, /*->7065*/
/*7041*/            OPC_CheckCondCode, ISD::SETULE,
/*7043*/            OPC_MoveParent,
/*7044*/            OPC_MoveParent,
/*7045*/            OPC_CheckType, MVT::i1,
/*7047*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7050*/            OPC_EmitInteger, MVT::i32, 0, 
/*7053*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 14
                    // Dst: (SETPLEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7065*/          /*Scope*/ 24, /*->7090*/
/*7066*/            OPC_CheckCondCode, ISD::SETOLE,
/*7068*/            OPC_MoveParent,
/*7069*/            OPC_MoveParent,
/*7070*/            OPC_CheckType, MVT::i1,
/*7072*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7075*/            OPC_EmitInteger, MVT::i32, 0, 
/*7078*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 14
                    // Dst: (SETPLEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7090*/          /*Scope*/ 24, /*->7115*/
/*7091*/            OPC_CheckCondCode, ISD::SETUGT,
/*7093*/            OPC_MoveParent,
/*7094*/            OPC_MoveParent,
/*7095*/            OPC_CheckType, MVT::i1,
/*7097*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7100*/            OPC_EmitInteger, MVT::i32, 0, 
/*7103*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7115*/          /*Scope*/ 24, /*->7140*/
/*7116*/            OPC_CheckCondCode, ISD::SETOGT,
/*7118*/            OPC_MoveParent,
/*7119*/            OPC_MoveParent,
/*7120*/            OPC_CheckType, MVT::i1,
/*7122*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7125*/            OPC_EmitInteger, MVT::i32, 0, 
/*7128*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7140*/          /*Scope*/ 24, /*->7165*/
/*7141*/            OPC_CheckCondCode, ISD::SETUGE,
/*7143*/            OPC_MoveParent,
/*7144*/            OPC_MoveParent,
/*7145*/            OPC_CheckType, MVT::i1,
/*7147*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7150*/            OPC_EmitInteger, MVT::i32, 0, 
/*7153*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf64rr_and_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7165*/          /*Scope*/ 24, /*->7190*/
/*7166*/            OPC_CheckCondCode, ISD::SETOGE,
/*7168*/            OPC_MoveParent,
/*7169*/            OPC_MoveParent,
/*7170*/            OPC_CheckType, MVT::i1,
/*7172*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7175*/            OPC_EmitInteger, MVT::i32, 0, 
/*7178*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf64rr_and_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*7190*/          0, /*End of Scope*/
/*7191*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*7193*/    /*Scope*/ 96|128,6/*864*/, /*->8059*/
/*7195*/      OPC_RecordChild0, // #0 = $c
/*7196*/      OPC_MoveChild, 1,
/*7198*/      OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*7201*/      OPC_RecordChild0, // #1 = $a
/*7202*/      OPC_Scope, 27|128,2/*283*/, /*->7488*/ // 3 children in Scope
/*7205*/        OPC_CheckChild0Type, MVT::i16,
/*7207*/        OPC_RecordChild1, // #2 = $b
/*7208*/        OPC_MoveChild, 1,
/*7210*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7213*/        OPC_MoveParent,
/*7214*/        OPC_MoveChild, 2,
/*7216*/        OPC_Scope, 26, /*->7244*/ // 10 children in Scope
/*7218*/          OPC_CheckCondCode, ISD::SETEQ,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveParent,
/*7222*/          OPC_CheckType, MVT::i1,
/*7224*/          OPC_EmitConvertToTarget, 2,
/*7226*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7229*/          OPC_EmitInteger, MVT::i32, 0, 
/*7232*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7244*/        /*Scope*/ 26, /*->7271*/
/*7245*/          OPC_CheckCondCode, ISD::SETNE,
/*7247*/          OPC_MoveParent,
/*7248*/          OPC_MoveParent,
/*7249*/          OPC_CheckType, MVT::i1,
/*7251*/          OPC_EmitConvertToTarget, 2,
/*7253*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7256*/          OPC_EmitInteger, MVT::i32, 0, 
/*7259*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7271*/        /*Scope*/ 26, /*->7298*/
/*7272*/          OPC_CheckCondCode, ISD::SETULT,
/*7274*/          OPC_MoveParent,
/*7275*/          OPC_MoveParent,
/*7276*/          OPC_CheckType, MVT::i1,
/*7278*/          OPC_EmitConvertToTarget, 2,
/*7280*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7283*/          OPC_EmitInteger, MVT::i32, 0, 
/*7286*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7298*/        /*Scope*/ 26, /*->7325*/
/*7299*/          OPC_CheckCondCode, ISD::SETULE,
/*7301*/          OPC_MoveParent,
/*7302*/          OPC_MoveParent,
/*7303*/          OPC_CheckType, MVT::i1,
/*7305*/          OPC_EmitConvertToTarget, 2,
/*7307*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7310*/          OPC_EmitInteger, MVT::i32, 0, 
/*7313*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7325*/        /*Scope*/ 26, /*->7352*/
/*7326*/          OPC_CheckCondCode, ISD::SETUGT,
/*7328*/          OPC_MoveParent,
/*7329*/          OPC_MoveParent,
/*7330*/          OPC_CheckType, MVT::i1,
/*7332*/          OPC_EmitConvertToTarget, 2,
/*7334*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7337*/          OPC_EmitInteger, MVT::i32, 0, 
/*7340*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7352*/        /*Scope*/ 26, /*->7379*/
/*7353*/          OPC_CheckCondCode, ISD::SETUGE,
/*7355*/          OPC_MoveParent,
/*7356*/          OPC_MoveParent,
/*7357*/          OPC_CheckType, MVT::i1,
/*7359*/          OPC_EmitConvertToTarget, 2,
/*7361*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7364*/          OPC_EmitInteger, MVT::i32, 0, 
/*7367*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7379*/        /*Scope*/ 26, /*->7406*/
/*7380*/          OPC_CheckCondCode, ISD::SETLT,
/*7382*/          OPC_MoveParent,
/*7383*/          OPC_MoveParent,
/*7384*/          OPC_CheckType, MVT::i1,
/*7386*/          OPC_EmitConvertToTarget, 2,
/*7388*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7391*/          OPC_EmitInteger, MVT::i32, 0, 
/*7394*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7406*/        /*Scope*/ 26, /*->7433*/
/*7407*/          OPC_CheckCondCode, ISD::SETLE,
/*7409*/          OPC_MoveParent,
/*7410*/          OPC_MoveParent,
/*7411*/          OPC_CheckType, MVT::i1,
/*7413*/          OPC_EmitConvertToTarget, 2,
/*7415*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7418*/          OPC_EmitInteger, MVT::i32, 0, 
/*7421*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7433*/        /*Scope*/ 26, /*->7460*/
/*7434*/          OPC_CheckCondCode, ISD::SETGT,
/*7436*/          OPC_MoveParent,
/*7437*/          OPC_MoveParent,
/*7438*/          OPC_CheckType, MVT::i1,
/*7440*/          OPC_EmitConvertToTarget, 2,
/*7442*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7445*/          OPC_EmitInteger, MVT::i32, 0, 
/*7448*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7460*/        /*Scope*/ 26, /*->7487*/
/*7461*/          OPC_CheckCondCode, ISD::SETGE,
/*7463*/          OPC_MoveParent,
/*7464*/          OPC_MoveParent,
/*7465*/          OPC_CheckType, MVT::i1,
/*7467*/          OPC_EmitConvertToTarget, 2,
/*7469*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7472*/          OPC_EmitInteger, MVT::i32, 0, 
/*7475*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs16ri_and_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*7487*/        0, /*End of Scope*/
/*7488*/      /*Scope*/ 27|128,2/*283*/, /*->7773*/
/*7490*/        OPC_CheckChild0Type, MVT::i32,
/*7492*/        OPC_RecordChild1, // #2 = $b
/*7493*/        OPC_MoveChild, 1,
/*7495*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7498*/        OPC_MoveParent,
/*7499*/        OPC_MoveChild, 2,
/*7501*/        OPC_Scope, 26, /*->7529*/ // 10 children in Scope
/*7503*/          OPC_CheckCondCode, ISD::SETEQ,
/*7505*/          OPC_MoveParent,
/*7506*/          OPC_MoveParent,
/*7507*/          OPC_CheckType, MVT::i1,
/*7509*/          OPC_EmitConvertToTarget, 2,
/*7511*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7514*/          OPC_EmitInteger, MVT::i32, 0, 
/*7517*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7529*/        /*Scope*/ 26, /*->7556*/
/*7530*/          OPC_CheckCondCode, ISD::SETNE,
/*7532*/          OPC_MoveParent,
/*7533*/          OPC_MoveParent,
/*7534*/          OPC_CheckType, MVT::i1,
/*7536*/          OPC_EmitConvertToTarget, 2,
/*7538*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7541*/          OPC_EmitInteger, MVT::i32, 0, 
/*7544*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7556*/        /*Scope*/ 26, /*->7583*/
/*7557*/          OPC_CheckCondCode, ISD::SETULT,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_MoveParent,
/*7561*/          OPC_CheckType, MVT::i1,
/*7563*/          OPC_EmitConvertToTarget, 2,
/*7565*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7568*/          OPC_EmitInteger, MVT::i32, 0, 
/*7571*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7583*/        /*Scope*/ 26, /*->7610*/
/*7584*/          OPC_CheckCondCode, ISD::SETULE,
/*7586*/          OPC_MoveParent,
/*7587*/          OPC_MoveParent,
/*7588*/          OPC_CheckType, MVT::i1,
/*7590*/          OPC_EmitConvertToTarget, 2,
/*7592*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7595*/          OPC_EmitInteger, MVT::i32, 0, 
/*7598*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7610*/        /*Scope*/ 26, /*->7637*/
/*7611*/          OPC_CheckCondCode, ISD::SETUGT,
/*7613*/          OPC_MoveParent,
/*7614*/          OPC_MoveParent,
/*7615*/          OPC_CheckType, MVT::i1,
/*7617*/          OPC_EmitConvertToTarget, 2,
/*7619*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7622*/          OPC_EmitInteger, MVT::i32, 0, 
/*7625*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7637*/        /*Scope*/ 26, /*->7664*/
/*7638*/          OPC_CheckCondCode, ISD::SETUGE,
/*7640*/          OPC_MoveParent,
/*7641*/          OPC_MoveParent,
/*7642*/          OPC_CheckType, MVT::i1,
/*7644*/          OPC_EmitConvertToTarget, 2,
/*7646*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7649*/          OPC_EmitInteger, MVT::i32, 0, 
/*7652*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7664*/        /*Scope*/ 26, /*->7691*/
/*7665*/          OPC_CheckCondCode, ISD::SETLT,
/*7667*/          OPC_MoveParent,
/*7668*/          OPC_MoveParent,
/*7669*/          OPC_CheckType, MVT::i1,
/*7671*/          OPC_EmitConvertToTarget, 2,
/*7673*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7676*/          OPC_EmitInteger, MVT::i32, 0, 
/*7679*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7691*/        /*Scope*/ 26, /*->7718*/
/*7692*/          OPC_CheckCondCode, ISD::SETLE,
/*7694*/          OPC_MoveParent,
/*7695*/          OPC_MoveParent,
/*7696*/          OPC_CheckType, MVT::i1,
/*7698*/          OPC_EmitConvertToTarget, 2,
/*7700*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7703*/          OPC_EmitInteger, MVT::i32, 0, 
/*7706*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7718*/        /*Scope*/ 26, /*->7745*/
/*7719*/          OPC_CheckCondCode, ISD::SETGT,
/*7721*/          OPC_MoveParent,
/*7722*/          OPC_MoveParent,
/*7723*/          OPC_CheckType, MVT::i1,
/*7725*/          OPC_EmitConvertToTarget, 2,
/*7727*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7730*/          OPC_EmitInteger, MVT::i32, 0, 
/*7733*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7745*/        /*Scope*/ 26, /*->7772*/
/*7746*/          OPC_CheckCondCode, ISD::SETGE,
/*7748*/          OPC_MoveParent,
/*7749*/          OPC_MoveParent,
/*7750*/          OPC_CheckType, MVT::i1,
/*7752*/          OPC_EmitConvertToTarget, 2,
/*7754*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7757*/          OPC_EmitInteger, MVT::i32, 0, 
/*7760*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs32ri_and_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*7772*/        0, /*End of Scope*/
/*7773*/      /*Scope*/ 27|128,2/*283*/, /*->8058*/
/*7775*/        OPC_CheckChild0Type, MVT::i64,
/*7777*/        OPC_RecordChild1, // #2 = $b
/*7778*/        OPC_MoveChild, 1,
/*7780*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7783*/        OPC_MoveParent,
/*7784*/        OPC_MoveChild, 2,
/*7786*/        OPC_Scope, 26, /*->7814*/ // 10 children in Scope
/*7788*/          OPC_CheckCondCode, ISD::SETEQ,
/*7790*/          OPC_MoveParent,
/*7791*/          OPC_MoveParent,
/*7792*/          OPC_CheckType, MVT::i1,
/*7794*/          OPC_EmitConvertToTarget, 2,
/*7796*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7799*/          OPC_EmitInteger, MVT::i32, 0, 
/*7802*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7814*/        /*Scope*/ 26, /*->7841*/
/*7815*/          OPC_CheckCondCode, ISD::SETNE,
/*7817*/          OPC_MoveParent,
/*7818*/          OPC_MoveParent,
/*7819*/          OPC_CheckType, MVT::i1,
/*7821*/          OPC_EmitConvertToTarget, 2,
/*7823*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7826*/          OPC_EmitInteger, MVT::i32, 0, 
/*7829*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7841*/        /*Scope*/ 26, /*->7868*/
/*7842*/          OPC_CheckCondCode, ISD::SETULT,
/*7844*/          OPC_MoveParent,
/*7845*/          OPC_MoveParent,
/*7846*/          OPC_CheckType, MVT::i1,
/*7848*/          OPC_EmitConvertToTarget, 2,
/*7850*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7853*/          OPC_EmitInteger, MVT::i32, 0, 
/*7856*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7868*/        /*Scope*/ 26, /*->7895*/
/*7869*/          OPC_CheckCondCode, ISD::SETULE,
/*7871*/          OPC_MoveParent,
/*7872*/          OPC_MoveParent,
/*7873*/          OPC_CheckType, MVT::i1,
/*7875*/          OPC_EmitConvertToTarget, 2,
/*7877*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7880*/          OPC_EmitInteger, MVT::i32, 0, 
/*7883*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7895*/        /*Scope*/ 26, /*->7922*/
/*7896*/          OPC_CheckCondCode, ISD::SETUGT,
/*7898*/          OPC_MoveParent,
/*7899*/          OPC_MoveParent,
/*7900*/          OPC_CheckType, MVT::i1,
/*7902*/          OPC_EmitConvertToTarget, 2,
/*7904*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7907*/          OPC_EmitInteger, MVT::i32, 0, 
/*7910*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7922*/        /*Scope*/ 26, /*->7949*/
/*7923*/          OPC_CheckCondCode, ISD::SETUGE,
/*7925*/          OPC_MoveParent,
/*7926*/          OPC_MoveParent,
/*7927*/          OPC_CheckType, MVT::i1,
/*7929*/          OPC_EmitConvertToTarget, 2,
/*7931*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7934*/          OPC_EmitInteger, MVT::i32, 0, 
/*7937*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7949*/        /*Scope*/ 26, /*->7976*/
/*7950*/          OPC_CheckCondCode, ISD::SETLT,
/*7952*/          OPC_MoveParent,
/*7953*/          OPC_MoveParent,
/*7954*/          OPC_CheckType, MVT::i1,
/*7956*/          OPC_EmitConvertToTarget, 2,
/*7958*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7961*/          OPC_EmitInteger, MVT::i32, 0, 
/*7964*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*7976*/        /*Scope*/ 26, /*->8003*/
/*7977*/          OPC_CheckCondCode, ISD::SETLE,
/*7979*/          OPC_MoveParent,
/*7980*/          OPC_MoveParent,
/*7981*/          OPC_CheckType, MVT::i1,
/*7983*/          OPC_EmitConvertToTarget, 2,
/*7985*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*7988*/          OPC_EmitInteger, MVT::i32, 0, 
/*7991*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*8003*/        /*Scope*/ 26, /*->8030*/
/*8004*/          OPC_CheckCondCode, ISD::SETGT,
/*8006*/          OPC_MoveParent,
/*8007*/          OPC_MoveParent,
/*8008*/          OPC_CheckType, MVT::i1,
/*8010*/          OPC_EmitConvertToTarget, 2,
/*8012*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8015*/          OPC_EmitInteger, MVT::i32, 0, 
/*8018*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*8030*/        /*Scope*/ 26, /*->8057*/
/*8031*/          OPC_CheckCondCode, ISD::SETGE,
/*8033*/          OPC_MoveParent,
/*8034*/          OPC_MoveParent,
/*8035*/          OPC_CheckType, MVT::i1,
/*8037*/          OPC_EmitConvertToTarget, 2,
/*8039*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8042*/          OPC_EmitInteger, MVT::i32, 0, 
/*8045*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs64ri_and_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*8057*/        0, /*End of Scope*/
/*8058*/      0, /*End of Scope*/
/*8059*/    /*Scope*/ 49|128,11/*1457*/, /*->9518*/
/*8061*/      OPC_MoveChild, 0,
/*8063*/      OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*8066*/      OPC_RecordChild0, // #0 = $a
/*8067*/      OPC_Scope, 11|128,2/*267*/, /*->8337*/ // 5 children in Scope
/*8070*/        OPC_CheckChild0Type, MVT::i16,
/*8072*/        OPC_RecordChild1, // #1 = $b
/*8073*/        OPC_MoveChild, 2,
/*8075*/        OPC_Scope, 25, /*->8102*/ // 10 children in Scope
/*8077*/          OPC_CheckCondCode, ISD::SETEQ,
/*8079*/          OPC_MoveParent,
/*8080*/          OPC_MoveParent,
/*8081*/          OPC_RecordChild1, // #2 = $c
/*8082*/          OPC_CheckType, MVT::i1,
/*8084*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8087*/          OPC_EmitInteger, MVT::i32, 0, 
/*8090*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8102*/        /*Scope*/ 25, /*->8128*/
/*8103*/          OPC_CheckCondCode, ISD::SETNE,
/*8105*/          OPC_MoveParent,
/*8106*/          OPC_MoveParent,
/*8107*/          OPC_RecordChild1, // #2 = $c
/*8108*/          OPC_CheckType, MVT::i1,
/*8110*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8113*/          OPC_EmitInteger, MVT::i32, 0, 
/*8116*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8128*/        /*Scope*/ 25, /*->8154*/
/*8129*/          OPC_CheckCondCode, ISD::SETULT,
/*8131*/          OPC_MoveParent,
/*8132*/          OPC_MoveParent,
/*8133*/          OPC_RecordChild1, // #2 = $c
/*8134*/          OPC_CheckType, MVT::i1,
/*8136*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8139*/          OPC_EmitInteger, MVT::i32, 0, 
/*8142*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8154*/        /*Scope*/ 25, /*->8180*/
/*8155*/          OPC_CheckCondCode, ISD::SETULE,
/*8157*/          OPC_MoveParent,
/*8158*/          OPC_MoveParent,
/*8159*/          OPC_RecordChild1, // #2 = $c
/*8160*/          OPC_CheckType, MVT::i1,
/*8162*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8165*/          OPC_EmitInteger, MVT::i32, 0, 
/*8168*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8180*/        /*Scope*/ 25, /*->8206*/
/*8181*/          OPC_CheckCondCode, ISD::SETUGT,
/*8183*/          OPC_MoveParent,
/*8184*/          OPC_MoveParent,
/*8185*/          OPC_RecordChild1, // #2 = $c
/*8186*/          OPC_CheckType, MVT::i1,
/*8188*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8206*/        /*Scope*/ 25, /*->8232*/
/*8207*/          OPC_CheckCondCode, ISD::SETUGE,
/*8209*/          OPC_MoveParent,
/*8210*/          OPC_MoveParent,
/*8211*/          OPC_RecordChild1, // #2 = $c
/*8212*/          OPC_CheckType, MVT::i1,
/*8214*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8217*/          OPC_EmitInteger, MVT::i32, 0, 
/*8220*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8232*/        /*Scope*/ 25, /*->8258*/
/*8233*/          OPC_CheckCondCode, ISD::SETLT,
/*8235*/          OPC_MoveParent,
/*8236*/          OPC_MoveParent,
/*8237*/          OPC_RecordChild1, // #2 = $c
/*8238*/          OPC_CheckType, MVT::i1,
/*8240*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8243*/          OPC_EmitInteger, MVT::i32, 0, 
/*8246*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8258*/        /*Scope*/ 25, /*->8284*/
/*8259*/          OPC_CheckCondCode, ISD::SETLE,
/*8261*/          OPC_MoveParent,
/*8262*/          OPC_MoveParent,
/*8263*/          OPC_RecordChild1, // #2 = $c
/*8264*/          OPC_CheckType, MVT::i1,
/*8266*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8269*/          OPC_EmitInteger, MVT::i32, 0, 
/*8272*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8284*/        /*Scope*/ 25, /*->8310*/
/*8285*/          OPC_CheckCondCode, ISD::SETGT,
/*8287*/          OPC_MoveParent,
/*8288*/          OPC_MoveParent,
/*8289*/          OPC_RecordChild1, // #2 = $c
/*8290*/          OPC_CheckType, MVT::i1,
/*8292*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8295*/          OPC_EmitInteger, MVT::i32, 0, 
/*8298*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8310*/        /*Scope*/ 25, /*->8336*/
/*8311*/          OPC_CheckCondCode, ISD::SETGE,
/*8313*/          OPC_MoveParent,
/*8314*/          OPC_MoveParent,
/*8315*/          OPC_RecordChild1, // #2 = $c
/*8316*/          OPC_CheckType, MVT::i1,
/*8318*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8321*/          OPC_EmitInteger, MVT::i32, 0, 
/*8324*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*8336*/        0, /*End of Scope*/
/*8337*/      /*Scope*/ 11|128,2/*267*/, /*->8606*/
/*8339*/        OPC_CheckChild0Type, MVT::i32,
/*8341*/        OPC_RecordChild1, // #1 = $b
/*8342*/        OPC_MoveChild, 2,
/*8344*/        OPC_Scope, 25, /*->8371*/ // 10 children in Scope
/*8346*/          OPC_CheckCondCode, ISD::SETEQ,
/*8348*/          OPC_MoveParent,
/*8349*/          OPC_MoveParent,
/*8350*/          OPC_RecordChild1, // #2 = $c
/*8351*/          OPC_CheckType, MVT::i1,
/*8353*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8356*/          OPC_EmitInteger, MVT::i32, 0, 
/*8359*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8371*/        /*Scope*/ 25, /*->8397*/
/*8372*/          OPC_CheckCondCode, ISD::SETNE,
/*8374*/          OPC_MoveParent,
/*8375*/          OPC_MoveParent,
/*8376*/          OPC_RecordChild1, // #2 = $c
/*8377*/          OPC_CheckType, MVT::i1,
/*8379*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8382*/          OPC_EmitInteger, MVT::i32, 0, 
/*8385*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8397*/        /*Scope*/ 25, /*->8423*/
/*8398*/          OPC_CheckCondCode, ISD::SETULT,
/*8400*/          OPC_MoveParent,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_RecordChild1, // #2 = $c
/*8403*/          OPC_CheckType, MVT::i1,
/*8405*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8408*/          OPC_EmitInteger, MVT::i32, 0, 
/*8411*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8423*/        /*Scope*/ 25, /*->8449*/
/*8424*/          OPC_CheckCondCode, ISD::SETULE,
/*8426*/          OPC_MoveParent,
/*8427*/          OPC_MoveParent,
/*8428*/          OPC_RecordChild1, // #2 = $c
/*8429*/          OPC_CheckType, MVT::i1,
/*8431*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8434*/          OPC_EmitInteger, MVT::i32, 0, 
/*8437*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8449*/        /*Scope*/ 25, /*->8475*/
/*8450*/          OPC_CheckCondCode, ISD::SETUGT,
/*8452*/          OPC_MoveParent,
/*8453*/          OPC_MoveParent,
/*8454*/          OPC_RecordChild1, // #2 = $c
/*8455*/          OPC_CheckType, MVT::i1,
/*8457*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8460*/          OPC_EmitInteger, MVT::i32, 0, 
/*8463*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8475*/        /*Scope*/ 25, /*->8501*/
/*8476*/          OPC_CheckCondCode, ISD::SETUGE,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_MoveParent,
/*8480*/          OPC_RecordChild1, // #2 = $c
/*8481*/          OPC_CheckType, MVT::i1,
/*8483*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8486*/          OPC_EmitInteger, MVT::i32, 0, 
/*8489*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8501*/        /*Scope*/ 25, /*->8527*/
/*8502*/          OPC_CheckCondCode, ISD::SETLT,
/*8504*/          OPC_MoveParent,
/*8505*/          OPC_MoveParent,
/*8506*/          OPC_RecordChild1, // #2 = $c
/*8507*/          OPC_CheckType, MVT::i1,
/*8509*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8512*/          OPC_EmitInteger, MVT::i32, 0, 
/*8515*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8527*/        /*Scope*/ 25, /*->8553*/
/*8528*/          OPC_CheckCondCode, ISD::SETLE,
/*8530*/          OPC_MoveParent,
/*8531*/          OPC_MoveParent,
/*8532*/          OPC_RecordChild1, // #2 = $c
/*8533*/          OPC_CheckType, MVT::i1,
/*8535*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8538*/          OPC_EmitInteger, MVT::i32, 0, 
/*8541*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8553*/        /*Scope*/ 25, /*->8579*/
/*8554*/          OPC_CheckCondCode, ISD::SETGT,
/*8556*/          OPC_MoveParent,
/*8557*/          OPC_MoveParent,
/*8558*/          OPC_RecordChild1, // #2 = $c
/*8559*/          OPC_CheckType, MVT::i1,
/*8561*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8564*/          OPC_EmitInteger, MVT::i32, 0, 
/*8567*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8579*/        /*Scope*/ 25, /*->8605*/
/*8580*/          OPC_CheckCondCode, ISD::SETGE,
/*8582*/          OPC_MoveParent,
/*8583*/          OPC_MoveParent,
/*8584*/          OPC_RecordChild1, // #2 = $c
/*8585*/          OPC_CheckType, MVT::i1,
/*8587*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8590*/          OPC_EmitInteger, MVT::i32, 0, 
/*8593*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*8605*/        0, /*End of Scope*/
/*8606*/      /*Scope*/ 11|128,2/*267*/, /*->8875*/
/*8608*/        OPC_CheckChild0Type, MVT::i64,
/*8610*/        OPC_RecordChild1, // #1 = $b
/*8611*/        OPC_MoveChild, 2,
/*8613*/        OPC_Scope, 25, /*->8640*/ // 10 children in Scope
/*8615*/          OPC_CheckCondCode, ISD::SETEQ,
/*8617*/          OPC_MoveParent,
/*8618*/          OPC_MoveParent,
/*8619*/          OPC_RecordChild1, // #2 = $c
/*8620*/          OPC_CheckType, MVT::i1,
/*8622*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8625*/          OPC_EmitInteger, MVT::i32, 0, 
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8640*/        /*Scope*/ 25, /*->8666*/
/*8641*/          OPC_CheckCondCode, ISD::SETNE,
/*8643*/          OPC_MoveParent,
/*8644*/          OPC_MoveParent,
/*8645*/          OPC_RecordChild1, // #2 = $c
/*8646*/          OPC_CheckType, MVT::i1,
/*8648*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8651*/          OPC_EmitInteger, MVT::i32, 0, 
/*8654*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8666*/        /*Scope*/ 25, /*->8692*/
/*8667*/          OPC_CheckCondCode, ISD::SETULT,
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_RecordChild1, // #2 = $c
/*8672*/          OPC_CheckType, MVT::i1,
/*8674*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8677*/          OPC_EmitInteger, MVT::i32, 0, 
/*8680*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8692*/        /*Scope*/ 25, /*->8718*/
/*8693*/          OPC_CheckCondCode, ISD::SETULE,
/*8695*/          OPC_MoveParent,
/*8696*/          OPC_MoveParent,
/*8697*/          OPC_RecordChild1, // #2 = $c
/*8698*/          OPC_CheckType, MVT::i1,
/*8700*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8703*/          OPC_EmitInteger, MVT::i32, 0, 
/*8706*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8718*/        /*Scope*/ 25, /*->8744*/
/*8719*/          OPC_CheckCondCode, ISD::SETUGT,
/*8721*/          OPC_MoveParent,
/*8722*/          OPC_MoveParent,
/*8723*/          OPC_RecordChild1, // #2 = $c
/*8724*/          OPC_CheckType, MVT::i1,
/*8726*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8729*/          OPC_EmitInteger, MVT::i32, 0, 
/*8732*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8744*/        /*Scope*/ 25, /*->8770*/
/*8745*/          OPC_CheckCondCode, ISD::SETUGE,
/*8747*/          OPC_MoveParent,
/*8748*/          OPC_MoveParent,
/*8749*/          OPC_RecordChild1, // #2 = $c
/*8750*/          OPC_CheckType, MVT::i1,
/*8752*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8755*/          OPC_EmitInteger, MVT::i32, 0, 
/*8758*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8770*/        /*Scope*/ 25, /*->8796*/
/*8771*/          OPC_CheckCondCode, ISD::SETLT,
/*8773*/          OPC_MoveParent,
/*8774*/          OPC_MoveParent,
/*8775*/          OPC_RecordChild1, // #2 = $c
/*8776*/          OPC_CheckType, MVT::i1,
/*8778*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8781*/          OPC_EmitInteger, MVT::i32, 0, 
/*8784*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8796*/        /*Scope*/ 25, /*->8822*/
/*8797*/          OPC_CheckCondCode, ISD::SETLE,
/*8799*/          OPC_MoveParent,
/*8800*/          OPC_MoveParent,
/*8801*/          OPC_RecordChild1, // #2 = $c
/*8802*/          OPC_CheckType, MVT::i1,
/*8804*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8807*/          OPC_EmitInteger, MVT::i32, 0, 
/*8810*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8822*/        /*Scope*/ 25, /*->8848*/
/*8823*/          OPC_CheckCondCode, ISD::SETGT,
/*8825*/          OPC_MoveParent,
/*8826*/          OPC_MoveParent,
/*8827*/          OPC_RecordChild1, // #2 = $c
/*8828*/          OPC_CheckType, MVT::i1,
/*8830*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8833*/          OPC_EmitInteger, MVT::i32, 0, 
/*8836*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8848*/        /*Scope*/ 25, /*->8874*/
/*8849*/          OPC_CheckCondCode, ISD::SETGE,
/*8851*/          OPC_MoveParent,
/*8852*/          OPC_MoveParent,
/*8853*/          OPC_RecordChild1, // #2 = $c
/*8854*/          OPC_CheckType, MVT::i1,
/*8856*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8859*/          OPC_EmitInteger, MVT::i32, 0, 
/*8862*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_and_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*8874*/        0, /*End of Scope*/
/*8875*/      /*Scope*/ 63|128,2/*319*/, /*->9196*/
/*8877*/        OPC_CheckChild0Type, MVT::f32,
/*8879*/        OPC_RecordChild1, // #1 = $b
/*8880*/        OPC_MoveChild, 2,
/*8882*/        OPC_Scope, 25, /*->8909*/ // 12 children in Scope
/*8884*/          OPC_CheckCondCode, ISD::SETUEQ,
/*8886*/          OPC_MoveParent,
/*8887*/          OPC_MoveParent,
/*8888*/          OPC_RecordChild1, // #2 = $c
/*8889*/          OPC_CheckType, MVT::i1,
/*8891*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8894*/          OPC_EmitInteger, MVT::i32, 0, 
/*8897*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*8909*/        /*Scope*/ 25, /*->8935*/
/*8910*/          OPC_CheckCondCode, ISD::SETOEQ,
/*8912*/          OPC_MoveParent,
/*8913*/          OPC_MoveParent,
/*8914*/          OPC_RecordChild1, // #2 = $c
/*8915*/          OPC_CheckType, MVT::i1,
/*8917*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8920*/          OPC_EmitInteger, MVT::i32, 0, 
/*8923*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*8935*/        /*Scope*/ 25, /*->8961*/
/*8936*/          OPC_CheckCondCode, ISD::SETUNE,
/*8938*/          OPC_MoveParent,
/*8939*/          OPC_MoveParent,
/*8940*/          OPC_RecordChild1, // #2 = $c
/*8941*/          OPC_CheckType, MVT::i1,
/*8943*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8946*/          OPC_EmitInteger, MVT::i32, 0, 
/*8949*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*8961*/        /*Scope*/ 25, /*->8987*/
/*8962*/          OPC_CheckCondCode, ISD::SETONE,
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_MoveParent,
/*8966*/          OPC_RecordChild1, // #2 = $c
/*8967*/          OPC_CheckType, MVT::i1,
/*8969*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8972*/          OPC_EmitInteger, MVT::i32, 0, 
/*8975*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*8987*/        /*Scope*/ 25, /*->9013*/
/*8988*/          OPC_CheckCondCode, ISD::SETULT,
/*8990*/          OPC_MoveParent,
/*8991*/          OPC_MoveParent,
/*8992*/          OPC_RecordChild1, // #2 = $c
/*8993*/          OPC_CheckType, MVT::i1,
/*8995*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*8998*/          OPC_EmitInteger, MVT::i32, 0, 
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9013*/        /*Scope*/ 25, /*->9039*/
/*9014*/          OPC_CheckCondCode, ISD::SETOLT,
/*9016*/          OPC_MoveParent,
/*9017*/          OPC_MoveParent,
/*9018*/          OPC_RecordChild1, // #2 = $c
/*9019*/          OPC_CheckType, MVT::i1,
/*9021*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9024*/          OPC_EmitInteger, MVT::i32, 0, 
/*9027*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9039*/        /*Scope*/ 25, /*->9065*/
/*9040*/          OPC_CheckCondCode, ISD::SETULE,
/*9042*/          OPC_MoveParent,
/*9043*/          OPC_MoveParent,
/*9044*/          OPC_RecordChild1, // #2 = $c
/*9045*/          OPC_CheckType, MVT::i1,
/*9047*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9050*/          OPC_EmitInteger, MVT::i32, 0, 
/*9053*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9065*/        /*Scope*/ 25, /*->9091*/
/*9066*/          OPC_CheckCondCode, ISD::SETOLE,
/*9068*/          OPC_MoveParent,
/*9069*/          OPC_MoveParent,
/*9070*/          OPC_RecordChild1, // #2 = $c
/*9071*/          OPC_CheckType, MVT::i1,
/*9073*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9076*/          OPC_EmitInteger, MVT::i32, 0, 
/*9079*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9091*/        /*Scope*/ 25, /*->9117*/
/*9092*/          OPC_CheckCondCode, ISD::SETUGT,
/*9094*/          OPC_MoveParent,
/*9095*/          OPC_MoveParent,
/*9096*/          OPC_RecordChild1, // #2 = $c
/*9097*/          OPC_CheckType, MVT::i1,
/*9099*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9102*/          OPC_EmitInteger, MVT::i32, 0, 
/*9105*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9117*/        /*Scope*/ 25, /*->9143*/
/*9118*/          OPC_CheckCondCode, ISD::SETOGT,
/*9120*/          OPC_MoveParent,
/*9121*/          OPC_MoveParent,
/*9122*/          OPC_RecordChild1, // #2 = $c
/*9123*/          OPC_CheckType, MVT::i1,
/*9125*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9128*/          OPC_EmitInteger, MVT::i32, 0, 
/*9131*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9143*/        /*Scope*/ 25, /*->9169*/
/*9144*/          OPC_CheckCondCode, ISD::SETUGE,
/*9146*/          OPC_MoveParent,
/*9147*/          OPC_MoveParent,
/*9148*/          OPC_RecordChild1, // #2 = $c
/*9149*/          OPC_CheckType, MVT::i1,
/*9151*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9154*/          OPC_EmitInteger, MVT::i32, 0, 
/*9157*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9169*/        /*Scope*/ 25, /*->9195*/
/*9170*/          OPC_CheckCondCode, ISD::SETOGE,
/*9172*/          OPC_MoveParent,
/*9173*/          OPC_MoveParent,
/*9174*/          OPC_RecordChild1, // #2 = $c
/*9175*/          OPC_CheckType, MVT::i1,
/*9177*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9180*/          OPC_EmitInteger, MVT::i32, 0, 
/*9183*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*9195*/        0, /*End of Scope*/
/*9196*/      /*Scope*/ 63|128,2/*319*/, /*->9517*/
/*9198*/        OPC_CheckChild0Type, MVT::f64,
/*9200*/        OPC_RecordChild1, // #1 = $b
/*9201*/        OPC_MoveChild, 2,
/*9203*/        OPC_Scope, 25, /*->9230*/ // 12 children in Scope
/*9205*/          OPC_CheckCondCode, ISD::SETUEQ,
/*9207*/          OPC_MoveParent,
/*9208*/          OPC_MoveParent,
/*9209*/          OPC_RecordChild1, // #2 = $c
/*9210*/          OPC_CheckType, MVT::i1,
/*9212*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9215*/          OPC_EmitInteger, MVT::i32, 0, 
/*9218*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9230*/        /*Scope*/ 25, /*->9256*/
/*9231*/          OPC_CheckCondCode, ISD::SETOEQ,
/*9233*/          OPC_MoveParent,
/*9234*/          OPC_MoveParent,
/*9235*/          OPC_RecordChild1, // #2 = $c
/*9236*/          OPC_CheckType, MVT::i1,
/*9238*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9241*/          OPC_EmitInteger, MVT::i32, 0, 
/*9244*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9256*/        /*Scope*/ 25, /*->9282*/
/*9257*/          OPC_CheckCondCode, ISD::SETUNE,
/*9259*/          OPC_MoveParent,
/*9260*/          OPC_MoveParent,
/*9261*/          OPC_RecordChild1, // #2 = $c
/*9262*/          OPC_CheckType, MVT::i1,
/*9264*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9267*/          OPC_EmitInteger, MVT::i32, 0, 
/*9270*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9282*/        /*Scope*/ 25, /*->9308*/
/*9283*/          OPC_CheckCondCode, ISD::SETONE,
/*9285*/          OPC_MoveParent,
/*9286*/          OPC_MoveParent,
/*9287*/          OPC_RecordChild1, // #2 = $c
/*9288*/          OPC_CheckType, MVT::i1,
/*9290*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9293*/          OPC_EmitInteger, MVT::i32, 0, 
/*9296*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9308*/        /*Scope*/ 25, /*->9334*/
/*9309*/          OPC_CheckCondCode, ISD::SETULT,
/*9311*/          OPC_MoveParent,
/*9312*/          OPC_MoveParent,
/*9313*/          OPC_RecordChild1, // #2 = $c
/*9314*/          OPC_CheckType, MVT::i1,
/*9316*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9319*/          OPC_EmitInteger, MVT::i32, 0, 
/*9322*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9334*/        /*Scope*/ 25, /*->9360*/
/*9335*/          OPC_CheckCondCode, ISD::SETOLT,
/*9337*/          OPC_MoveParent,
/*9338*/          OPC_MoveParent,
/*9339*/          OPC_RecordChild1, // #2 = $c
/*9340*/          OPC_CheckType, MVT::i1,
/*9342*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9345*/          OPC_EmitInteger, MVT::i32, 0, 
/*9348*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9360*/        /*Scope*/ 25, /*->9386*/
/*9361*/          OPC_CheckCondCode, ISD::SETULE,
/*9363*/          OPC_MoveParent,
/*9364*/          OPC_MoveParent,
/*9365*/          OPC_RecordChild1, // #2 = $c
/*9366*/          OPC_CheckType, MVT::i1,
/*9368*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9371*/          OPC_EmitInteger, MVT::i32, 0, 
/*9374*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9386*/        /*Scope*/ 25, /*->9412*/
/*9387*/          OPC_CheckCondCode, ISD::SETOLE,
/*9389*/          OPC_MoveParent,
/*9390*/          OPC_MoveParent,
/*9391*/          OPC_RecordChild1, // #2 = $c
/*9392*/          OPC_CheckType, MVT::i1,
/*9394*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9397*/          OPC_EmitInteger, MVT::i32, 0, 
/*9400*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9412*/        /*Scope*/ 25, /*->9438*/
/*9413*/          OPC_CheckCondCode, ISD::SETUGT,
/*9415*/          OPC_MoveParent,
/*9416*/          OPC_MoveParent,
/*9417*/          OPC_RecordChild1, // #2 = $c
/*9418*/          OPC_CheckType, MVT::i1,
/*9420*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9423*/          OPC_EmitInteger, MVT::i32, 0, 
/*9426*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9438*/        /*Scope*/ 25, /*->9464*/
/*9439*/          OPC_CheckCondCode, ISD::SETOGT,
/*9441*/          OPC_MoveParent,
/*9442*/          OPC_MoveParent,
/*9443*/          OPC_RecordChild1, // #2 = $c
/*9444*/          OPC_CheckType, MVT::i1,
/*9446*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9449*/          OPC_EmitInteger, MVT::i32, 0, 
/*9452*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9464*/        /*Scope*/ 25, /*->9490*/
/*9465*/          OPC_CheckCondCode, ISD::SETUGE,
/*9467*/          OPC_MoveParent,
/*9468*/          OPC_MoveParent,
/*9469*/          OPC_RecordChild1, // #2 = $c
/*9470*/          OPC_CheckType, MVT::i1,
/*9472*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9475*/          OPC_EmitInteger, MVT::i32, 0, 
/*9478*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9490*/        /*Scope*/ 25, /*->9516*/
/*9491*/          OPC_CheckCondCode, ISD::SETOGE,
/*9493*/          OPC_MoveParent,
/*9494*/          OPC_MoveParent,
/*9495*/          OPC_RecordChild1, // #2 = $c
/*9496*/          OPC_CheckType, MVT::i1,
/*9498*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9501*/          OPC_EmitInteger, MVT::i32, 0, 
/*9504*/          OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*9516*/        0, /*End of Scope*/
/*9517*/      0, /*End of Scope*/
/*9518*/    /*Scope*/ 46|128,12/*1582*/, /*->11102*/
/*9520*/      OPC_RecordChild0, // #0 = $a
/*9521*/      OPC_Scope, 93, /*->9616*/ // 3 children in Scope
/*9523*/        OPC_RecordChild1, // #1 = $b
/*9524*/        OPC_MoveChild, 1,
/*9526*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9529*/        OPC_MoveParent,
/*9530*/        OPC_SwitchType /*4 cases */, 19,  MVT::i1,// ->9552
/*9533*/          OPC_EmitConvertToTarget, 1,
/*9535*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9538*/          OPC_EmitInteger, MVT::i32, 0, 
/*9541*/          OPC_MorphNodeTo, TARGET_VAL(PTX::ANDripreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i1 RegPred:i1:$a, (imm:i1):$b) - Complexity = 6
                  // Dst: (ANDripreds:i1 RegPred:i1:$a, (imm:i1):$b)
                /*SwitchType*/ 19,  MVT::i16,// ->9573
/*9554*/          OPC_EmitConvertToTarget, 1,
/*9556*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9559*/          OPC_EmitInteger, MVT::i32, 0, 
/*9562*/          OPC_MorphNodeTo, TARGET_VAL(PTX::ANDri16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                  // Dst: (ANDri16:i16 RegI16:i16:$a, (imm:i16):$b)
                /*SwitchType*/ 19,  MVT::i32,// ->9594
/*9575*/          OPC_EmitConvertToTarget, 1,
/*9577*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9580*/          OPC_EmitInteger, MVT::i32, 0, 
/*9583*/          OPC_MorphNodeTo, TARGET_VAL(PTX::ANDri32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                  // Dst: (ANDri32:i32 RegI32:i32:$a, (imm:i32):$b)
                /*SwitchType*/ 19,  MVT::i64,// ->9615
/*9596*/          OPC_EmitConvertToTarget, 1,
/*9598*/          OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9601*/          OPC_EmitInteger, MVT::i32, 0, 
/*9604*/          OPC_MorphNodeTo, TARGET_VAL(PTX::ANDri64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                  // Dst: (ANDri64:i64 RegI64:i64:$a, (imm:i64):$b)
                0, // EndSwitchType
/*9616*/      /*Scope*/ 123|128,10/*1403*/, /*->11021*/
/*9618*/        OPC_MoveChild, 1,
/*9620*/        OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*9623*/        OPC_RecordChild0, // #1 = $a
/*9624*/        OPC_Scope, 1|128,2/*257*/, /*->9884*/ // 5 children in Scope
/*9627*/          OPC_CheckChild0Type, MVT::i16,
/*9629*/          OPC_RecordChild1, // #2 = $b
/*9630*/          OPC_MoveChild, 2,
/*9632*/          OPC_Scope, 24, /*->9658*/ // 10 children in Scope
/*9634*/            OPC_CheckCondCode, ISD::SETEQ,
/*9636*/            OPC_MoveParent,
/*9637*/            OPC_MoveParent,
/*9638*/            OPC_CheckType, MVT::i1,
/*9640*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9643*/            OPC_EmitInteger, MVT::i32, 0, 
/*9646*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9658*/          /*Scope*/ 24, /*->9683*/
/*9659*/            OPC_CheckCondCode, ISD::SETNE,
/*9661*/            OPC_MoveParent,
/*9662*/            OPC_MoveParent,
/*9663*/            OPC_CheckType, MVT::i1,
/*9665*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9668*/            OPC_EmitInteger, MVT::i32, 0, 
/*9671*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9683*/          /*Scope*/ 24, /*->9708*/
/*9684*/            OPC_CheckCondCode, ISD::SETULT,
/*9686*/            OPC_MoveParent,
/*9687*/            OPC_MoveParent,
/*9688*/            OPC_CheckType, MVT::i1,
/*9690*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9693*/            OPC_EmitInteger, MVT::i32, 0, 
/*9696*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9708*/          /*Scope*/ 24, /*->9733*/
/*9709*/            OPC_CheckCondCode, ISD::SETULE,
/*9711*/            OPC_MoveParent,
/*9712*/            OPC_MoveParent,
/*9713*/            OPC_CheckType, MVT::i1,
/*9715*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9718*/            OPC_EmitInteger, MVT::i32, 0, 
/*9721*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9733*/          /*Scope*/ 24, /*->9758*/
/*9734*/            OPC_CheckCondCode, ISD::SETUGT,
/*9736*/            OPC_MoveParent,
/*9737*/            OPC_MoveParent,
/*9738*/            OPC_CheckType, MVT::i1,
/*9740*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9743*/            OPC_EmitInteger, MVT::i32, 0, 
/*9746*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9758*/          /*Scope*/ 24, /*->9783*/
/*9759*/            OPC_CheckCondCode, ISD::SETUGE,
/*9761*/            OPC_MoveParent,
/*9762*/            OPC_MoveParent,
/*9763*/            OPC_CheckType, MVT::i1,
/*9765*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9768*/            OPC_EmitInteger, MVT::i32, 0, 
/*9771*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9783*/          /*Scope*/ 24, /*->9808*/
/*9784*/            OPC_CheckCondCode, ISD::SETLT,
/*9786*/            OPC_MoveParent,
/*9787*/            OPC_MoveParent,
/*9788*/            OPC_CheckType, MVT::i1,
/*9790*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9793*/            OPC_EmitInteger, MVT::i32, 0, 
/*9796*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9808*/          /*Scope*/ 24, /*->9833*/
/*9809*/            OPC_CheckCondCode, ISD::SETLE,
/*9811*/            OPC_MoveParent,
/*9812*/            OPC_MoveParent,
/*9813*/            OPC_CheckType, MVT::i1,
/*9815*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9818*/            OPC_EmitInteger, MVT::i32, 0, 
/*9821*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9833*/          /*Scope*/ 24, /*->9858*/
/*9834*/            OPC_CheckCondCode, ISD::SETGT,
/*9836*/            OPC_MoveParent,
/*9837*/            OPC_MoveParent,
/*9838*/            OPC_CheckType, MVT::i1,
/*9840*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9843*/            OPC_EmitInteger, MVT::i32, 0, 
/*9846*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9858*/          /*Scope*/ 24, /*->9883*/
/*9859*/            OPC_CheckCondCode, ISD::SETGE,
/*9861*/            OPC_MoveParent,
/*9862*/            OPC_MoveParent,
/*9863*/            OPC_CheckType, MVT::i1,
/*9865*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9868*/            OPC_EmitInteger, MVT::i32, 0, 
/*9871*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs16rr_and_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*9883*/          0, /*End of Scope*/
/*9884*/        /*Scope*/ 1|128,2/*257*/, /*->10143*/
/*9886*/          OPC_CheckChild0Type, MVT::i32,
/*9888*/          OPC_RecordChild1, // #2 = $b
/*9889*/          OPC_MoveChild, 2,
/*9891*/          OPC_Scope, 24, /*->9917*/ // 10 children in Scope
/*9893*/            OPC_CheckCondCode, ISD::SETEQ,
/*9895*/            OPC_MoveParent,
/*9896*/            OPC_MoveParent,
/*9897*/            OPC_CheckType, MVT::i1,
/*9899*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9902*/            OPC_EmitInteger, MVT::i32, 0, 
/*9905*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*9917*/          /*Scope*/ 24, /*->9942*/
/*9918*/            OPC_CheckCondCode, ISD::SETNE,
/*9920*/            OPC_MoveParent,
/*9921*/            OPC_MoveParent,
/*9922*/            OPC_CheckType, MVT::i1,
/*9924*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9927*/            OPC_EmitInteger, MVT::i32, 0, 
/*9930*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*9942*/          /*Scope*/ 24, /*->9967*/
/*9943*/            OPC_CheckCondCode, ISD::SETULT,
/*9945*/            OPC_MoveParent,
/*9946*/            OPC_MoveParent,
/*9947*/            OPC_CheckType, MVT::i1,
/*9949*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9952*/            OPC_EmitInteger, MVT::i32, 0, 
/*9955*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*9967*/          /*Scope*/ 24, /*->9992*/
/*9968*/            OPC_CheckCondCode, ISD::SETULE,
/*9970*/            OPC_MoveParent,
/*9971*/            OPC_MoveParent,
/*9972*/            OPC_CheckType, MVT::i1,
/*9974*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*9977*/            OPC_EmitInteger, MVT::i32, 0, 
/*9980*/            OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*9992*/          /*Scope*/ 24, /*->10017*/
/*9993*/            OPC_CheckCondCode, ISD::SETUGT,
/*9995*/            OPC_MoveParent,
/*9996*/            OPC_MoveParent,
/*9997*/            OPC_CheckType, MVT::i1,
/*9999*/            OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10002*/           OPC_EmitInteger, MVT::i32, 0, 
/*10005*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10017*/         /*Scope*/ 24, /*->10042*/
/*10018*/           OPC_CheckCondCode, ISD::SETUGE,
/*10020*/           OPC_MoveParent,
/*10021*/           OPC_MoveParent,
/*10022*/           OPC_CheckType, MVT::i1,
/*10024*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10027*/           OPC_EmitInteger, MVT::i32, 0, 
/*10030*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10042*/         /*Scope*/ 24, /*->10067*/
/*10043*/           OPC_CheckCondCode, ISD::SETLT,
/*10045*/           OPC_MoveParent,
/*10046*/           OPC_MoveParent,
/*10047*/           OPC_CheckType, MVT::i1,
/*10049*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10052*/           OPC_EmitInteger, MVT::i32, 0, 
/*10055*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10067*/         /*Scope*/ 24, /*->10092*/
/*10068*/           OPC_CheckCondCode, ISD::SETLE,
/*10070*/           OPC_MoveParent,
/*10071*/           OPC_MoveParent,
/*10072*/           OPC_CheckType, MVT::i1,
/*10074*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10077*/           OPC_EmitInteger, MVT::i32, 0, 
/*10080*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10092*/         /*Scope*/ 24, /*->10117*/
/*10093*/           OPC_CheckCondCode, ISD::SETGT,
/*10095*/           OPC_MoveParent,
/*10096*/           OPC_MoveParent,
/*10097*/           OPC_CheckType, MVT::i1,
/*10099*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10102*/           OPC_EmitInteger, MVT::i32, 0, 
/*10105*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10117*/         /*Scope*/ 24, /*->10142*/
/*10118*/           OPC_CheckCondCode, ISD::SETGE,
/*10120*/           OPC_MoveParent,
/*10121*/           OPC_MoveParent,
/*10122*/           OPC_CheckType, MVT::i1,
/*10124*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10127*/           OPC_EmitInteger, MVT::i32, 0, 
/*10130*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs32rr_and_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*10142*/         0, /*End of Scope*/
/*10143*/       /*Scope*/ 1|128,2/*257*/, /*->10402*/
/*10145*/         OPC_CheckChild0Type, MVT::i64,
/*10147*/         OPC_RecordChild1, // #2 = $b
/*10148*/         OPC_MoveChild, 2,
/*10150*/         OPC_Scope, 24, /*->10176*/ // 10 children in Scope
/*10152*/           OPC_CheckCondCode, ISD::SETEQ,
/*10154*/           OPC_MoveParent,
/*10155*/           OPC_MoveParent,
/*10156*/           OPC_CheckType, MVT::i1,
/*10158*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10161*/           OPC_EmitInteger, MVT::i32, 0, 
/*10164*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10176*/         /*Scope*/ 24, /*->10201*/
/*10177*/           OPC_CheckCondCode, ISD::SETNE,
/*10179*/           OPC_MoveParent,
/*10180*/           OPC_MoveParent,
/*10181*/           OPC_CheckType, MVT::i1,
/*10183*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10186*/           OPC_EmitInteger, MVT::i32, 0, 
/*10189*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10201*/         /*Scope*/ 24, /*->10226*/
/*10202*/           OPC_CheckCondCode, ISD::SETULT,
/*10204*/           OPC_MoveParent,
/*10205*/           OPC_MoveParent,
/*10206*/           OPC_CheckType, MVT::i1,
/*10208*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10211*/           OPC_EmitInteger, MVT::i32, 0, 
/*10214*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10226*/         /*Scope*/ 24, /*->10251*/
/*10227*/           OPC_CheckCondCode, ISD::SETULE,
/*10229*/           OPC_MoveParent,
/*10230*/           OPC_MoveParent,
/*10231*/           OPC_CheckType, MVT::i1,
/*10233*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10236*/           OPC_EmitInteger, MVT::i32, 0, 
/*10239*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10251*/         /*Scope*/ 24, /*->10276*/
/*10252*/           OPC_CheckCondCode, ISD::SETUGT,
/*10254*/           OPC_MoveParent,
/*10255*/           OPC_MoveParent,
/*10256*/           OPC_CheckType, MVT::i1,
/*10258*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10261*/           OPC_EmitInteger, MVT::i32, 0, 
/*10264*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10276*/         /*Scope*/ 24, /*->10301*/
/*10277*/           OPC_CheckCondCode, ISD::SETUGE,
/*10279*/           OPC_MoveParent,
/*10280*/           OPC_MoveParent,
/*10281*/           OPC_CheckType, MVT::i1,
/*10283*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10286*/           OPC_EmitInteger, MVT::i32, 0, 
/*10289*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10301*/         /*Scope*/ 24, /*->10326*/
/*10302*/           OPC_CheckCondCode, ISD::SETLT,
/*10304*/           OPC_MoveParent,
/*10305*/           OPC_MoveParent,
/*10306*/           OPC_CheckType, MVT::i1,
/*10308*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10311*/           OPC_EmitInteger, MVT::i32, 0, 
/*10314*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10326*/         /*Scope*/ 24, /*->10351*/
/*10327*/           OPC_CheckCondCode, ISD::SETLE,
/*10329*/           OPC_MoveParent,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_CheckType, MVT::i1,
/*10333*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10336*/           OPC_EmitInteger, MVT::i32, 0, 
/*10339*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10351*/         /*Scope*/ 24, /*->10376*/
/*10352*/           OPC_CheckCondCode, ISD::SETGT,
/*10354*/           OPC_MoveParent,
/*10355*/           OPC_MoveParent,
/*10356*/           OPC_CheckType, MVT::i1,
/*10358*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10361*/           OPC_EmitInteger, MVT::i32, 0, 
/*10364*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10376*/         /*Scope*/ 24, /*->10401*/
/*10377*/           OPC_CheckCondCode, ISD::SETGE,
/*10379*/           OPC_MoveParent,
/*10380*/           OPC_MoveParent,
/*10381*/           OPC_CheckType, MVT::i1,
/*10383*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10386*/           OPC_EmitInteger, MVT::i32, 0, 
/*10389*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_and_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs64rr_and_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*10401*/         0, /*End of Scope*/
/*10402*/       /*Scope*/ 51|128,2/*307*/, /*->10711*/
/*10404*/         OPC_CheckChild0Type, MVT::f32,
/*10406*/         OPC_RecordChild1, // #2 = $b
/*10407*/         OPC_MoveChild, 2,
/*10409*/         OPC_Scope, 24, /*->10435*/ // 12 children in Scope
/*10411*/           OPC_CheckCondCode, ISD::SETUEQ,
/*10413*/           OPC_MoveParent,
/*10414*/           OPC_MoveParent,
/*10415*/           OPC_CheckType, MVT::i1,
/*10417*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10420*/           OPC_EmitInteger, MVT::i32, 0, 
/*10423*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10435*/         /*Scope*/ 24, /*->10460*/
/*10436*/           OPC_CheckCondCode, ISD::SETOEQ,
/*10438*/           OPC_MoveParent,
/*10439*/           OPC_MoveParent,
/*10440*/           OPC_CheckType, MVT::i1,
/*10442*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10445*/           OPC_EmitInteger, MVT::i32, 0, 
/*10448*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10460*/         /*Scope*/ 24, /*->10485*/
/*10461*/           OPC_CheckCondCode, ISD::SETUNE,
/*10463*/           OPC_MoveParent,
/*10464*/           OPC_MoveParent,
/*10465*/           OPC_CheckType, MVT::i1,
/*10467*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10470*/           OPC_EmitInteger, MVT::i32, 0, 
/*10473*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10485*/         /*Scope*/ 24, /*->10510*/
/*10486*/           OPC_CheckCondCode, ISD::SETONE,
/*10488*/           OPC_MoveParent,
/*10489*/           OPC_MoveParent,
/*10490*/           OPC_CheckType, MVT::i1,
/*10492*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10495*/           OPC_EmitInteger, MVT::i32, 0, 
/*10498*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10510*/         /*Scope*/ 24, /*->10535*/
/*10511*/           OPC_CheckCondCode, ISD::SETULT,
/*10513*/           OPC_MoveParent,
/*10514*/           OPC_MoveParent,
/*10515*/           OPC_CheckType, MVT::i1,
/*10517*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10520*/           OPC_EmitInteger, MVT::i32, 0, 
/*10523*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10535*/         /*Scope*/ 24, /*->10560*/
/*10536*/           OPC_CheckCondCode, ISD::SETOLT,
/*10538*/           OPC_MoveParent,
/*10539*/           OPC_MoveParent,
/*10540*/           OPC_CheckType, MVT::i1,
/*10542*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10545*/           OPC_EmitInteger, MVT::i32, 0, 
/*10548*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10560*/         /*Scope*/ 24, /*->10585*/
/*10561*/           OPC_CheckCondCode, ISD::SETULE,
/*10563*/           OPC_MoveParent,
/*10564*/           OPC_MoveParent,
/*10565*/           OPC_CheckType, MVT::i1,
/*10567*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10570*/           OPC_EmitInteger, MVT::i32, 0, 
/*10573*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10585*/         /*Scope*/ 24, /*->10610*/
/*10586*/           OPC_CheckCondCode, ISD::SETOLE,
/*10588*/           OPC_MoveParent,
/*10589*/           OPC_MoveParent,
/*10590*/           OPC_CheckType, MVT::i1,
/*10592*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10595*/           OPC_EmitInteger, MVT::i32, 0, 
/*10598*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10610*/         /*Scope*/ 24, /*->10635*/
/*10611*/           OPC_CheckCondCode, ISD::SETUGT,
/*10613*/           OPC_MoveParent,
/*10614*/           OPC_MoveParent,
/*10615*/           OPC_CheckType, MVT::i1,
/*10617*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10620*/           OPC_EmitInteger, MVT::i32, 0, 
/*10623*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10635*/         /*Scope*/ 24, /*->10660*/
/*10636*/           OPC_CheckCondCode, ISD::SETOGT,
/*10638*/           OPC_MoveParent,
/*10639*/           OPC_MoveParent,
/*10640*/           OPC_CheckType, MVT::i1,
/*10642*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10645*/           OPC_EmitInteger, MVT::i32, 0, 
/*10648*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10660*/         /*Scope*/ 24, /*->10685*/
/*10661*/           OPC_CheckCondCode, ISD::SETUGE,
/*10663*/           OPC_MoveParent,
/*10664*/           OPC_MoveParent,
/*10665*/           OPC_CheckType, MVT::i1,
/*10667*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10670*/           OPC_EmitInteger, MVT::i32, 0, 
/*10673*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_and_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10685*/         /*Scope*/ 24, /*->10710*/
/*10686*/           OPC_CheckCondCode, ISD::SETOGE,
/*10688*/           OPC_MoveParent,
/*10689*/           OPC_MoveParent,
/*10690*/           OPC_CheckType, MVT::i1,
/*10692*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10695*/           OPC_EmitInteger, MVT::i32, 0, 
/*10698*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_and_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*10710*/         0, /*End of Scope*/
/*10711*/       /*Scope*/ 51|128,2/*307*/, /*->11020*/
/*10713*/         OPC_CheckChild0Type, MVT::f64,
/*10715*/         OPC_RecordChild1, // #2 = $b
/*10716*/         OPC_MoveChild, 2,
/*10718*/         OPC_Scope, 24, /*->10744*/ // 12 children in Scope
/*10720*/           OPC_CheckCondCode, ISD::SETUEQ,
/*10722*/           OPC_MoveParent,
/*10723*/           OPC_MoveParent,
/*10724*/           OPC_CheckType, MVT::i1,
/*10726*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10729*/           OPC_EmitInteger, MVT::i32, 0, 
/*10732*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10744*/         /*Scope*/ 24, /*->10769*/
/*10745*/           OPC_CheckCondCode, ISD::SETOEQ,
/*10747*/           OPC_MoveParent,
/*10748*/           OPC_MoveParent,
/*10749*/           OPC_CheckType, MVT::i1,
/*10751*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10754*/           OPC_EmitInteger, MVT::i32, 0, 
/*10757*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10769*/         /*Scope*/ 24, /*->10794*/
/*10770*/           OPC_CheckCondCode, ISD::SETUNE,
/*10772*/           OPC_MoveParent,
/*10773*/           OPC_MoveParent,
/*10774*/           OPC_CheckType, MVT::i1,
/*10776*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10779*/           OPC_EmitInteger, MVT::i32, 0, 
/*10782*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10794*/         /*Scope*/ 24, /*->10819*/
/*10795*/           OPC_CheckCondCode, ISD::SETONE,
/*10797*/           OPC_MoveParent,
/*10798*/           OPC_MoveParent,
/*10799*/           OPC_CheckType, MVT::i1,
/*10801*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10804*/           OPC_EmitInteger, MVT::i32, 0, 
/*10807*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10819*/         /*Scope*/ 24, /*->10844*/
/*10820*/           OPC_CheckCondCode, ISD::SETULT,
/*10822*/           OPC_MoveParent,
/*10823*/           OPC_MoveParent,
/*10824*/           OPC_CheckType, MVT::i1,
/*10826*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10829*/           OPC_EmitInteger, MVT::i32, 0, 
/*10832*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10844*/         /*Scope*/ 24, /*->10869*/
/*10845*/           OPC_CheckCondCode, ISD::SETOLT,
/*10847*/           OPC_MoveParent,
/*10848*/           OPC_MoveParent,
/*10849*/           OPC_CheckType, MVT::i1,
/*10851*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10854*/           OPC_EmitInteger, MVT::i32, 0, 
/*10857*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10869*/         /*Scope*/ 24, /*->10894*/
/*10870*/           OPC_CheckCondCode, ISD::SETULE,
/*10872*/           OPC_MoveParent,
/*10873*/           OPC_MoveParent,
/*10874*/           OPC_CheckType, MVT::i1,
/*10876*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10879*/           OPC_EmitInteger, MVT::i32, 0, 
/*10882*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10894*/         /*Scope*/ 24, /*->10919*/
/*10895*/           OPC_CheckCondCode, ISD::SETOLE,
/*10897*/           OPC_MoveParent,
/*10898*/           OPC_MoveParent,
/*10899*/           OPC_CheckType, MVT::i1,
/*10901*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10904*/           OPC_EmitInteger, MVT::i32, 0, 
/*10907*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10919*/         /*Scope*/ 24, /*->10944*/
/*10920*/           OPC_CheckCondCode, ISD::SETUGT,
/*10922*/           OPC_MoveParent,
/*10923*/           OPC_MoveParent,
/*10924*/           OPC_CheckType, MVT::i1,
/*10926*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10929*/           OPC_EmitInteger, MVT::i32, 0, 
/*10932*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10944*/         /*Scope*/ 24, /*->10969*/
/*10945*/           OPC_CheckCondCode, ISD::SETOGT,
/*10947*/           OPC_MoveParent,
/*10948*/           OPC_MoveParent,
/*10949*/           OPC_CheckType, MVT::i1,
/*10951*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10954*/           OPC_EmitInteger, MVT::i32, 0, 
/*10957*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10969*/         /*Scope*/ 24, /*->10994*/
/*10970*/           OPC_CheckCondCode, ISD::SETUGE,
/*10972*/           OPC_MoveParent,
/*10973*/           OPC_MoveParent,
/*10974*/           OPC_CheckType, MVT::i1,
/*10976*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*10979*/           OPC_EmitInteger, MVT::i32, 0, 
/*10982*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_and_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*10994*/         /*Scope*/ 24, /*->11019*/
/*10995*/           OPC_CheckCondCode, ISD::SETOGE,
/*10997*/           OPC_MoveParent,
/*10998*/           OPC_MoveParent,
/*10999*/           OPC_CheckType, MVT::i1,
/*11001*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11004*/           OPC_EmitInteger, MVT::i32, 0, 
/*11007*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_and_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (and:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_and_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*11019*/         0, /*End of Scope*/
/*11020*/       0, /*End of Scope*/
/*11021*/     /*Scope*/ 79, /*->11101*/
/*11022*/       OPC_RecordChild1, // #1 = $b
/*11023*/       OPC_SwitchType /*4 cases */, 17,  MVT::i1,// ->11043
/*11026*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11029*/         OPC_EmitInteger, MVT::i32, 0, 
/*11032*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ANDrrpreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i1 RegPred:i1:$a, RegPred:i1:$b) - Complexity = 3
                  // Dst: (ANDrrpreds:i1 RegPred:i1:$a, RegPred:i1:$b)
                /*SwitchType*/ 17,  MVT::i16,// ->11062
/*11045*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11048*/         OPC_EmitInteger, MVT::i32, 0, 
/*11051*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ANDrr16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                  // Dst: (ANDrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
                /*SwitchType*/ 17,  MVT::i32,// ->11081
/*11064*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11067*/         OPC_EmitInteger, MVT::i32, 0, 
/*11070*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ANDrr32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                  // Dst: (ANDrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
                /*SwitchType*/ 17,  MVT::i64,// ->11100
/*11083*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11086*/         OPC_EmitInteger, MVT::i32, 0, 
/*11089*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ANDrr64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                  // Dst: (ANDrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
                0, // EndSwitchType
/*11101*/     0, /*End of Scope*/
/*11102*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,86/*11098*/,  TARGET_VAL(ISD::OR),// ->22205
/*11107*/   OPC_Scope, 17|128,56/*7185*/, /*->18295*/ // 4 children in Scope
/*11110*/     OPC_MoveChild, 0,
/*11112*/     OPC_SwitchOpcode /*2 cases */, 32|128,38/*4896*/,  TARGET_VAL(ISD::SETCC),// ->16013
/*11117*/       OPC_RecordChild0, // #0 = $a
/*11118*/       OPC_Scope, 103|128,9/*1255*/, /*->12376*/ // 5 children in Scope
/*11121*/         OPC_CheckChild0Type, MVT::i16,
/*11123*/         OPC_RecordChild1, // #1 = $b
/*11124*/         OPC_Scope, 106|128,3/*490*/, /*->11617*/ // 3 children in Scope
/*11127*/           OPC_MoveChild, 1,
/*11129*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11132*/           OPC_MoveParent,
/*11133*/           OPC_MoveChild, 2,
/*11135*/           OPC_Scope, 47, /*->11184*/ // 10 children in Scope
/*11137*/             OPC_CheckCondCode, ISD::SETEQ,
/*11139*/             OPC_MoveParent,
/*11140*/             OPC_MoveParent,
/*11141*/             OPC_MoveChild, 1,
/*11143*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11146*/             OPC_RecordChild0, // #2 = $c
/*11147*/             OPC_MoveChild, 1,
/*11149*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11160*/             OPC_MoveParent,
/*11161*/             OPC_MoveParent,
/*11162*/             OPC_CheckType, MVT::i1,
/*11164*/             OPC_EmitConvertToTarget, 1,
/*11166*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11169*/             OPC_EmitInteger, MVT::i32, 0, 
/*11172*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11184*/           /*Scope*/ 47, /*->11232*/
/*11185*/             OPC_CheckCondCode, ISD::SETNE,
/*11187*/             OPC_MoveParent,
/*11188*/             OPC_MoveParent,
/*11189*/             OPC_MoveChild, 1,
/*11191*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11194*/             OPC_RecordChild0, // #2 = $c
/*11195*/             OPC_MoveChild, 1,
/*11197*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11208*/             OPC_MoveParent,
/*11209*/             OPC_MoveParent,
/*11210*/             OPC_CheckType, MVT::i1,
/*11212*/             OPC_EmitConvertToTarget, 1,
/*11214*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11217*/             OPC_EmitInteger, MVT::i32, 0, 
/*11220*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11232*/           /*Scope*/ 47, /*->11280*/
/*11233*/             OPC_CheckCondCode, ISD::SETULT,
/*11235*/             OPC_MoveParent,
/*11236*/             OPC_MoveParent,
/*11237*/             OPC_MoveChild, 1,
/*11239*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11242*/             OPC_RecordChild0, // #2 = $c
/*11243*/             OPC_MoveChild, 1,
/*11245*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11256*/             OPC_MoveParent,
/*11257*/             OPC_MoveParent,
/*11258*/             OPC_CheckType, MVT::i1,
/*11260*/             OPC_EmitConvertToTarget, 1,
/*11262*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11265*/             OPC_EmitInteger, MVT::i32, 0, 
/*11268*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11280*/           /*Scope*/ 47, /*->11328*/
/*11281*/             OPC_CheckCondCode, ISD::SETULE,
/*11283*/             OPC_MoveParent,
/*11284*/             OPC_MoveParent,
/*11285*/             OPC_MoveChild, 1,
/*11287*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11290*/             OPC_RecordChild0, // #2 = $c
/*11291*/             OPC_MoveChild, 1,
/*11293*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11304*/             OPC_MoveParent,
/*11305*/             OPC_MoveParent,
/*11306*/             OPC_CheckType, MVT::i1,
/*11308*/             OPC_EmitConvertToTarget, 1,
/*11310*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11313*/             OPC_EmitInteger, MVT::i32, 0, 
/*11316*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11328*/           /*Scope*/ 47, /*->11376*/
/*11329*/             OPC_CheckCondCode, ISD::SETUGT,
/*11331*/             OPC_MoveParent,
/*11332*/             OPC_MoveParent,
/*11333*/             OPC_MoveChild, 1,
/*11335*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11338*/             OPC_RecordChild0, // #2 = $c
/*11339*/             OPC_MoveChild, 1,
/*11341*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11352*/             OPC_MoveParent,
/*11353*/             OPC_MoveParent,
/*11354*/             OPC_CheckType, MVT::i1,
/*11356*/             OPC_EmitConvertToTarget, 1,
/*11358*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11361*/             OPC_EmitInteger, MVT::i32, 0, 
/*11364*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11376*/           /*Scope*/ 47, /*->11424*/
/*11377*/             OPC_CheckCondCode, ISD::SETUGE,
/*11379*/             OPC_MoveParent,
/*11380*/             OPC_MoveParent,
/*11381*/             OPC_MoveChild, 1,
/*11383*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11386*/             OPC_RecordChild0, // #2 = $c
/*11387*/             OPC_MoveChild, 1,
/*11389*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11400*/             OPC_MoveParent,
/*11401*/             OPC_MoveParent,
/*11402*/             OPC_CheckType, MVT::i1,
/*11404*/             OPC_EmitConvertToTarget, 1,
/*11406*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11409*/             OPC_EmitInteger, MVT::i32, 0, 
/*11412*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11424*/           /*Scope*/ 47, /*->11472*/
/*11425*/             OPC_CheckCondCode, ISD::SETLT,
/*11427*/             OPC_MoveParent,
/*11428*/             OPC_MoveParent,
/*11429*/             OPC_MoveChild, 1,
/*11431*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11434*/             OPC_RecordChild0, // #2 = $c
/*11435*/             OPC_MoveChild, 1,
/*11437*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11448*/             OPC_MoveParent,
/*11449*/             OPC_MoveParent,
/*11450*/             OPC_CheckType, MVT::i1,
/*11452*/             OPC_EmitConvertToTarget, 1,
/*11454*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11457*/             OPC_EmitInteger, MVT::i32, 0, 
/*11460*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11472*/           /*Scope*/ 47, /*->11520*/
/*11473*/             OPC_CheckCondCode, ISD::SETLE,
/*11475*/             OPC_MoveParent,
/*11476*/             OPC_MoveParent,
/*11477*/             OPC_MoveChild, 1,
/*11479*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11482*/             OPC_RecordChild0, // #2 = $c
/*11483*/             OPC_MoveChild, 1,
/*11485*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11496*/             OPC_MoveParent,
/*11497*/             OPC_MoveParent,
/*11498*/             OPC_CheckType, MVT::i1,
/*11500*/             OPC_EmitConvertToTarget, 1,
/*11502*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11505*/             OPC_EmitInteger, MVT::i32, 0, 
/*11508*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11520*/           /*Scope*/ 47, /*->11568*/
/*11521*/             OPC_CheckCondCode, ISD::SETGT,
/*11523*/             OPC_MoveParent,
/*11524*/             OPC_MoveParent,
/*11525*/             OPC_MoveChild, 1,
/*11527*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11530*/             OPC_RecordChild0, // #2 = $c
/*11531*/             OPC_MoveChild, 1,
/*11533*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11544*/             OPC_MoveParent,
/*11545*/             OPC_MoveParent,
/*11546*/             OPC_CheckType, MVT::i1,
/*11548*/             OPC_EmitConvertToTarget, 1,
/*11550*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11553*/             OPC_EmitInteger, MVT::i32, 0, 
/*11556*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11568*/           /*Scope*/ 47, /*->11616*/
/*11569*/             OPC_CheckCondCode, ISD::SETGE,
/*11571*/             OPC_MoveParent,
/*11572*/             OPC_MoveParent,
/*11573*/             OPC_MoveChild, 1,
/*11575*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11578*/             OPC_RecordChild0, // #2 = $c
/*11579*/             OPC_MoveChild, 1,
/*11581*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11592*/             OPC_MoveParent,
/*11593*/             OPC_MoveParent,
/*11594*/             OPC_CheckType, MVT::i1,
/*11596*/             OPC_EmitConvertToTarget, 1,
/*11598*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11601*/             OPC_EmitInteger, MVT::i32, 0, 
/*11604*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*11616*/           0, /*End of Scope*/
/*11617*/         /*Scope*/ 80|128,3/*464*/, /*->12083*/
/*11619*/           OPC_MoveChild, 2,
/*11621*/           OPC_Scope, 45, /*->11668*/ // 10 children in Scope
/*11623*/             OPC_CheckCondCode, ISD::SETEQ,
/*11625*/             OPC_MoveParent,
/*11626*/             OPC_MoveParent,
/*11627*/             OPC_MoveChild, 1,
/*11629*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11632*/             OPC_RecordChild0, // #2 = $c
/*11633*/             OPC_MoveChild, 1,
/*11635*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11646*/             OPC_MoveParent,
/*11647*/             OPC_MoveParent,
/*11648*/             OPC_CheckType, MVT::i1,
/*11650*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11653*/             OPC_EmitInteger, MVT::i32, 0, 
/*11656*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11668*/           /*Scope*/ 45, /*->11714*/
/*11669*/             OPC_CheckCondCode, ISD::SETNE,
/*11671*/             OPC_MoveParent,
/*11672*/             OPC_MoveParent,
/*11673*/             OPC_MoveChild, 1,
/*11675*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11678*/             OPC_RecordChild0, // #2 = $c
/*11679*/             OPC_MoveChild, 1,
/*11681*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11692*/             OPC_MoveParent,
/*11693*/             OPC_MoveParent,
/*11694*/             OPC_CheckType, MVT::i1,
/*11696*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11699*/             OPC_EmitInteger, MVT::i32, 0, 
/*11702*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11714*/           /*Scope*/ 45, /*->11760*/
/*11715*/             OPC_CheckCondCode, ISD::SETULT,
/*11717*/             OPC_MoveParent,
/*11718*/             OPC_MoveParent,
/*11719*/             OPC_MoveChild, 1,
/*11721*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11724*/             OPC_RecordChild0, // #2 = $c
/*11725*/             OPC_MoveChild, 1,
/*11727*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11738*/             OPC_MoveParent,
/*11739*/             OPC_MoveParent,
/*11740*/             OPC_CheckType, MVT::i1,
/*11742*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11745*/             OPC_EmitInteger, MVT::i32, 0, 
/*11748*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11760*/           /*Scope*/ 45, /*->11806*/
/*11761*/             OPC_CheckCondCode, ISD::SETULE,
/*11763*/             OPC_MoveParent,
/*11764*/             OPC_MoveParent,
/*11765*/             OPC_MoveChild, 1,
/*11767*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11770*/             OPC_RecordChild0, // #2 = $c
/*11771*/             OPC_MoveChild, 1,
/*11773*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11784*/             OPC_MoveParent,
/*11785*/             OPC_MoveParent,
/*11786*/             OPC_CheckType, MVT::i1,
/*11788*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11791*/             OPC_EmitInteger, MVT::i32, 0, 
/*11794*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11806*/           /*Scope*/ 45, /*->11852*/
/*11807*/             OPC_CheckCondCode, ISD::SETUGT,
/*11809*/             OPC_MoveParent,
/*11810*/             OPC_MoveParent,
/*11811*/             OPC_MoveChild, 1,
/*11813*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11816*/             OPC_RecordChild0, // #2 = $c
/*11817*/             OPC_MoveChild, 1,
/*11819*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11830*/             OPC_MoveParent,
/*11831*/             OPC_MoveParent,
/*11832*/             OPC_CheckType, MVT::i1,
/*11834*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11837*/             OPC_EmitInteger, MVT::i32, 0, 
/*11840*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11852*/           /*Scope*/ 45, /*->11898*/
/*11853*/             OPC_CheckCondCode, ISD::SETUGE,
/*11855*/             OPC_MoveParent,
/*11856*/             OPC_MoveParent,
/*11857*/             OPC_MoveChild, 1,
/*11859*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11862*/             OPC_RecordChild0, // #2 = $c
/*11863*/             OPC_MoveChild, 1,
/*11865*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11876*/             OPC_MoveParent,
/*11877*/             OPC_MoveParent,
/*11878*/             OPC_CheckType, MVT::i1,
/*11880*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11883*/             OPC_EmitInteger, MVT::i32, 0, 
/*11886*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11898*/           /*Scope*/ 45, /*->11944*/
/*11899*/             OPC_CheckCondCode, ISD::SETLT,
/*11901*/             OPC_MoveParent,
/*11902*/             OPC_MoveParent,
/*11903*/             OPC_MoveChild, 1,
/*11905*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11908*/             OPC_RecordChild0, // #2 = $c
/*11909*/             OPC_MoveChild, 1,
/*11911*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11922*/             OPC_MoveParent,
/*11923*/             OPC_MoveParent,
/*11924*/             OPC_CheckType, MVT::i1,
/*11926*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11929*/             OPC_EmitInteger, MVT::i32, 0, 
/*11932*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11944*/           /*Scope*/ 45, /*->11990*/
/*11945*/             OPC_CheckCondCode, ISD::SETLE,
/*11947*/             OPC_MoveParent,
/*11948*/             OPC_MoveParent,
/*11949*/             OPC_MoveChild, 1,
/*11951*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11954*/             OPC_RecordChild0, // #2 = $c
/*11955*/             OPC_MoveChild, 1,
/*11957*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11968*/             OPC_MoveParent,
/*11969*/             OPC_MoveParent,
/*11970*/             OPC_CheckType, MVT::i1,
/*11972*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*11975*/             OPC_EmitInteger, MVT::i32, 0, 
/*11978*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*11990*/           /*Scope*/ 45, /*->12036*/
/*11991*/             OPC_CheckCondCode, ISD::SETGT,
/*11993*/             OPC_MoveParent,
/*11994*/             OPC_MoveParent,
/*11995*/             OPC_MoveChild, 1,
/*11997*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12000*/             OPC_RecordChild0, // #2 = $c
/*12001*/             OPC_MoveChild, 1,
/*12003*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12014*/             OPC_MoveParent,
/*12015*/             OPC_MoveParent,
/*12016*/             OPC_CheckType, MVT::i1,
/*12018*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12021*/             OPC_EmitInteger, MVT::i32, 0, 
/*12024*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*12036*/           /*Scope*/ 45, /*->12082*/
/*12037*/             OPC_CheckCondCode, ISD::SETGE,
/*12039*/             OPC_MoveParent,
/*12040*/             OPC_MoveParent,
/*12041*/             OPC_MoveChild, 1,
/*12043*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12046*/             OPC_RecordChild0, // #2 = $c
/*12047*/             OPC_MoveChild, 1,
/*12049*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12060*/             OPC_MoveParent,
/*12061*/             OPC_MoveParent,
/*12062*/             OPC_CheckType, MVT::i1,
/*12064*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12067*/             OPC_EmitInteger, MVT::i32, 0, 
/*12070*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*12082*/           0, /*End of Scope*/
/*12083*/         /*Scope*/ 34|128,2/*290*/, /*->12375*/
/*12085*/           OPC_MoveChild, 1,
/*12087*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12090*/           OPC_MoveParent,
/*12091*/           OPC_MoveChild, 2,
/*12093*/           OPC_Scope, 27, /*->12122*/ // 10 children in Scope
/*12095*/             OPC_CheckCondCode, ISD::SETEQ,
/*12097*/             OPC_MoveParent,
/*12098*/             OPC_MoveParent,
/*12099*/             OPC_RecordChild1, // #2 = $c
/*12100*/             OPC_CheckType, MVT::i1,
/*12102*/             OPC_EmitConvertToTarget, 1,
/*12104*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12107*/             OPC_EmitInteger, MVT::i32, 0, 
/*12110*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12122*/           /*Scope*/ 27, /*->12150*/
/*12123*/             OPC_CheckCondCode, ISD::SETNE,
/*12125*/             OPC_MoveParent,
/*12126*/             OPC_MoveParent,
/*12127*/             OPC_RecordChild1, // #2 = $c
/*12128*/             OPC_CheckType, MVT::i1,
/*12130*/             OPC_EmitConvertToTarget, 1,
/*12132*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12135*/             OPC_EmitInteger, MVT::i32, 0, 
/*12138*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12150*/           /*Scope*/ 27, /*->12178*/
/*12151*/             OPC_CheckCondCode, ISD::SETULT,
/*12153*/             OPC_MoveParent,
/*12154*/             OPC_MoveParent,
/*12155*/             OPC_RecordChild1, // #2 = $c
/*12156*/             OPC_CheckType, MVT::i1,
/*12158*/             OPC_EmitConvertToTarget, 1,
/*12160*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12163*/             OPC_EmitInteger, MVT::i32, 0, 
/*12166*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12178*/           /*Scope*/ 27, /*->12206*/
/*12179*/             OPC_CheckCondCode, ISD::SETULE,
/*12181*/             OPC_MoveParent,
/*12182*/             OPC_MoveParent,
/*12183*/             OPC_RecordChild1, // #2 = $c
/*12184*/             OPC_CheckType, MVT::i1,
/*12186*/             OPC_EmitConvertToTarget, 1,
/*12188*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12191*/             OPC_EmitInteger, MVT::i32, 0, 
/*12194*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12206*/           /*Scope*/ 27, /*->12234*/
/*12207*/             OPC_CheckCondCode, ISD::SETUGT,
/*12209*/             OPC_MoveParent,
/*12210*/             OPC_MoveParent,
/*12211*/             OPC_RecordChild1, // #2 = $c
/*12212*/             OPC_CheckType, MVT::i1,
/*12214*/             OPC_EmitConvertToTarget, 1,
/*12216*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12219*/             OPC_EmitInteger, MVT::i32, 0, 
/*12222*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12234*/           /*Scope*/ 27, /*->12262*/
/*12235*/             OPC_CheckCondCode, ISD::SETUGE,
/*12237*/             OPC_MoveParent,
/*12238*/             OPC_MoveParent,
/*12239*/             OPC_RecordChild1, // #2 = $c
/*12240*/             OPC_CheckType, MVT::i1,
/*12242*/             OPC_EmitConvertToTarget, 1,
/*12244*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12247*/             OPC_EmitInteger, MVT::i32, 0, 
/*12250*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12262*/           /*Scope*/ 27, /*->12290*/
/*12263*/             OPC_CheckCondCode, ISD::SETLT,
/*12265*/             OPC_MoveParent,
/*12266*/             OPC_MoveParent,
/*12267*/             OPC_RecordChild1, // #2 = $c
/*12268*/             OPC_CheckType, MVT::i1,
/*12270*/             OPC_EmitConvertToTarget, 1,
/*12272*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12275*/             OPC_EmitInteger, MVT::i32, 0, 
/*12278*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12290*/           /*Scope*/ 27, /*->12318*/
/*12291*/             OPC_CheckCondCode, ISD::SETLE,
/*12293*/             OPC_MoveParent,
/*12294*/             OPC_MoveParent,
/*12295*/             OPC_RecordChild1, // #2 = $c
/*12296*/             OPC_CheckType, MVT::i1,
/*12298*/             OPC_EmitConvertToTarget, 1,
/*12300*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12303*/             OPC_EmitInteger, MVT::i32, 0, 
/*12306*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12318*/           /*Scope*/ 27, /*->12346*/
/*12319*/             OPC_CheckCondCode, ISD::SETGT,
/*12321*/             OPC_MoveParent,
/*12322*/             OPC_MoveParent,
/*12323*/             OPC_RecordChild1, // #2 = $c
/*12324*/             OPC_CheckType, MVT::i1,
/*12326*/             OPC_EmitConvertToTarget, 1,
/*12328*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12331*/             OPC_EmitInteger, MVT::i32, 0, 
/*12334*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12346*/           /*Scope*/ 27, /*->12374*/
/*12347*/             OPC_CheckCondCode, ISD::SETGE,
/*12349*/             OPC_MoveParent,
/*12350*/             OPC_MoveParent,
/*12351*/             OPC_RecordChild1, // #2 = $c
/*12352*/             OPC_CheckType, MVT::i1,
/*12354*/             OPC_EmitConvertToTarget, 1,
/*12356*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12359*/             OPC_EmitInteger, MVT::i32, 0, 
/*12362*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*12374*/           0, /*End of Scope*/
/*12375*/         0, /*End of Scope*/
/*12376*/       /*Scope*/ 103|128,9/*1255*/, /*->13633*/
/*12378*/         OPC_CheckChild0Type, MVT::i32,
/*12380*/         OPC_RecordChild1, // #1 = $b
/*12381*/         OPC_Scope, 106|128,3/*490*/, /*->12874*/ // 3 children in Scope
/*12384*/           OPC_MoveChild, 1,
/*12386*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12389*/           OPC_MoveParent,
/*12390*/           OPC_MoveChild, 2,
/*12392*/           OPC_Scope, 47, /*->12441*/ // 10 children in Scope
/*12394*/             OPC_CheckCondCode, ISD::SETEQ,
/*12396*/             OPC_MoveParent,
/*12397*/             OPC_MoveParent,
/*12398*/             OPC_MoveChild, 1,
/*12400*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12403*/             OPC_RecordChild0, // #2 = $c
/*12404*/             OPC_MoveChild, 1,
/*12406*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12417*/             OPC_MoveParent,
/*12418*/             OPC_MoveParent,
/*12419*/             OPC_CheckType, MVT::i1,
/*12421*/             OPC_EmitConvertToTarget, 1,
/*12423*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12426*/             OPC_EmitInteger, MVT::i32, 0, 
/*12429*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12441*/           /*Scope*/ 47, /*->12489*/
/*12442*/             OPC_CheckCondCode, ISD::SETNE,
/*12444*/             OPC_MoveParent,
/*12445*/             OPC_MoveParent,
/*12446*/             OPC_MoveChild, 1,
/*12448*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12451*/             OPC_RecordChild0, // #2 = $c
/*12452*/             OPC_MoveChild, 1,
/*12454*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12465*/             OPC_MoveParent,
/*12466*/             OPC_MoveParent,
/*12467*/             OPC_CheckType, MVT::i1,
/*12469*/             OPC_EmitConvertToTarget, 1,
/*12471*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12474*/             OPC_EmitInteger, MVT::i32, 0, 
/*12477*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12489*/           /*Scope*/ 47, /*->12537*/
/*12490*/             OPC_CheckCondCode, ISD::SETULT,
/*12492*/             OPC_MoveParent,
/*12493*/             OPC_MoveParent,
/*12494*/             OPC_MoveChild, 1,
/*12496*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12499*/             OPC_RecordChild0, // #2 = $c
/*12500*/             OPC_MoveChild, 1,
/*12502*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12513*/             OPC_MoveParent,
/*12514*/             OPC_MoveParent,
/*12515*/             OPC_CheckType, MVT::i1,
/*12517*/             OPC_EmitConvertToTarget, 1,
/*12519*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12522*/             OPC_EmitInteger, MVT::i32, 0, 
/*12525*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12537*/           /*Scope*/ 47, /*->12585*/
/*12538*/             OPC_CheckCondCode, ISD::SETULE,
/*12540*/             OPC_MoveParent,
/*12541*/             OPC_MoveParent,
/*12542*/             OPC_MoveChild, 1,
/*12544*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12547*/             OPC_RecordChild0, // #2 = $c
/*12548*/             OPC_MoveChild, 1,
/*12550*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12561*/             OPC_MoveParent,
/*12562*/             OPC_MoveParent,
/*12563*/             OPC_CheckType, MVT::i1,
/*12565*/             OPC_EmitConvertToTarget, 1,
/*12567*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12570*/             OPC_EmitInteger, MVT::i32, 0, 
/*12573*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12585*/           /*Scope*/ 47, /*->12633*/
/*12586*/             OPC_CheckCondCode, ISD::SETUGT,
/*12588*/             OPC_MoveParent,
/*12589*/             OPC_MoveParent,
/*12590*/             OPC_MoveChild, 1,
/*12592*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12595*/             OPC_RecordChild0, // #2 = $c
/*12596*/             OPC_MoveChild, 1,
/*12598*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12609*/             OPC_MoveParent,
/*12610*/             OPC_MoveParent,
/*12611*/             OPC_CheckType, MVT::i1,
/*12613*/             OPC_EmitConvertToTarget, 1,
/*12615*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12618*/             OPC_EmitInteger, MVT::i32, 0, 
/*12621*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12633*/           /*Scope*/ 47, /*->12681*/
/*12634*/             OPC_CheckCondCode, ISD::SETUGE,
/*12636*/             OPC_MoveParent,
/*12637*/             OPC_MoveParent,
/*12638*/             OPC_MoveChild, 1,
/*12640*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12643*/             OPC_RecordChild0, // #2 = $c
/*12644*/             OPC_MoveChild, 1,
/*12646*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12657*/             OPC_MoveParent,
/*12658*/             OPC_MoveParent,
/*12659*/             OPC_CheckType, MVT::i1,
/*12661*/             OPC_EmitConvertToTarget, 1,
/*12663*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12666*/             OPC_EmitInteger, MVT::i32, 0, 
/*12669*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12681*/           /*Scope*/ 47, /*->12729*/
/*12682*/             OPC_CheckCondCode, ISD::SETLT,
/*12684*/             OPC_MoveParent,
/*12685*/             OPC_MoveParent,
/*12686*/             OPC_MoveChild, 1,
/*12688*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12691*/             OPC_RecordChild0, // #2 = $c
/*12692*/             OPC_MoveChild, 1,
/*12694*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12705*/             OPC_MoveParent,
/*12706*/             OPC_MoveParent,
/*12707*/             OPC_CheckType, MVT::i1,
/*12709*/             OPC_EmitConvertToTarget, 1,
/*12711*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12714*/             OPC_EmitInteger, MVT::i32, 0, 
/*12717*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12729*/           /*Scope*/ 47, /*->12777*/
/*12730*/             OPC_CheckCondCode, ISD::SETLE,
/*12732*/             OPC_MoveParent,
/*12733*/             OPC_MoveParent,
/*12734*/             OPC_MoveChild, 1,
/*12736*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12739*/             OPC_RecordChild0, // #2 = $c
/*12740*/             OPC_MoveChild, 1,
/*12742*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12753*/             OPC_MoveParent,
/*12754*/             OPC_MoveParent,
/*12755*/             OPC_CheckType, MVT::i1,
/*12757*/             OPC_EmitConvertToTarget, 1,
/*12759*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12762*/             OPC_EmitInteger, MVT::i32, 0, 
/*12765*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12777*/           /*Scope*/ 47, /*->12825*/
/*12778*/             OPC_CheckCondCode, ISD::SETGT,
/*12780*/             OPC_MoveParent,
/*12781*/             OPC_MoveParent,
/*12782*/             OPC_MoveChild, 1,
/*12784*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12787*/             OPC_RecordChild0, // #2 = $c
/*12788*/             OPC_MoveChild, 1,
/*12790*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12801*/             OPC_MoveParent,
/*12802*/             OPC_MoveParent,
/*12803*/             OPC_CheckType, MVT::i1,
/*12805*/             OPC_EmitConvertToTarget, 1,
/*12807*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12810*/             OPC_EmitInteger, MVT::i32, 0, 
/*12813*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12825*/           /*Scope*/ 47, /*->12873*/
/*12826*/             OPC_CheckCondCode, ISD::SETGE,
/*12828*/             OPC_MoveParent,
/*12829*/             OPC_MoveParent,
/*12830*/             OPC_MoveChild, 1,
/*12832*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12835*/             OPC_RecordChild0, // #2 = $c
/*12836*/             OPC_MoveChild, 1,
/*12838*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12849*/             OPC_MoveParent,
/*12850*/             OPC_MoveParent,
/*12851*/             OPC_CheckType, MVT::i1,
/*12853*/             OPC_EmitConvertToTarget, 1,
/*12855*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12858*/             OPC_EmitInteger, MVT::i32, 0, 
/*12861*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*12873*/           0, /*End of Scope*/
/*12874*/         /*Scope*/ 80|128,3/*464*/, /*->13340*/
/*12876*/           OPC_MoveChild, 2,
/*12878*/           OPC_Scope, 45, /*->12925*/ // 10 children in Scope
/*12880*/             OPC_CheckCondCode, ISD::SETEQ,
/*12882*/             OPC_MoveParent,
/*12883*/             OPC_MoveParent,
/*12884*/             OPC_MoveChild, 1,
/*12886*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12889*/             OPC_RecordChild0, // #2 = $c
/*12890*/             OPC_MoveChild, 1,
/*12892*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12903*/             OPC_MoveParent,
/*12904*/             OPC_MoveParent,
/*12905*/             OPC_CheckType, MVT::i1,
/*12907*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12910*/             OPC_EmitInteger, MVT::i32, 0, 
/*12913*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*12925*/           /*Scope*/ 45, /*->12971*/
/*12926*/             OPC_CheckCondCode, ISD::SETNE,
/*12928*/             OPC_MoveParent,
/*12929*/             OPC_MoveParent,
/*12930*/             OPC_MoveChild, 1,
/*12932*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12935*/             OPC_RecordChild0, // #2 = $c
/*12936*/             OPC_MoveChild, 1,
/*12938*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12949*/             OPC_MoveParent,
/*12950*/             OPC_MoveParent,
/*12951*/             OPC_CheckType, MVT::i1,
/*12953*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*12956*/             OPC_EmitInteger, MVT::i32, 0, 
/*12959*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*12971*/           /*Scope*/ 45, /*->13017*/
/*12972*/             OPC_CheckCondCode, ISD::SETULT,
/*12974*/             OPC_MoveParent,
/*12975*/             OPC_MoveParent,
/*12976*/             OPC_MoveChild, 1,
/*12978*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12981*/             OPC_RecordChild0, // #2 = $c
/*12982*/             OPC_MoveChild, 1,
/*12984*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12995*/             OPC_MoveParent,
/*12996*/             OPC_MoveParent,
/*12997*/             OPC_CheckType, MVT::i1,
/*12999*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13002*/             OPC_EmitInteger, MVT::i32, 0, 
/*13005*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13017*/           /*Scope*/ 45, /*->13063*/
/*13018*/             OPC_CheckCondCode, ISD::SETULE,
/*13020*/             OPC_MoveParent,
/*13021*/             OPC_MoveParent,
/*13022*/             OPC_MoveChild, 1,
/*13024*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13027*/             OPC_RecordChild0, // #2 = $c
/*13028*/             OPC_MoveChild, 1,
/*13030*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13041*/             OPC_MoveParent,
/*13042*/             OPC_MoveParent,
/*13043*/             OPC_CheckType, MVT::i1,
/*13045*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13048*/             OPC_EmitInteger, MVT::i32, 0, 
/*13051*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13063*/           /*Scope*/ 45, /*->13109*/
/*13064*/             OPC_CheckCondCode, ISD::SETUGT,
/*13066*/             OPC_MoveParent,
/*13067*/             OPC_MoveParent,
/*13068*/             OPC_MoveChild, 1,
/*13070*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13073*/             OPC_RecordChild0, // #2 = $c
/*13074*/             OPC_MoveChild, 1,
/*13076*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13087*/             OPC_MoveParent,
/*13088*/             OPC_MoveParent,
/*13089*/             OPC_CheckType, MVT::i1,
/*13091*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13094*/             OPC_EmitInteger, MVT::i32, 0, 
/*13097*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13109*/           /*Scope*/ 45, /*->13155*/
/*13110*/             OPC_CheckCondCode, ISD::SETUGE,
/*13112*/             OPC_MoveParent,
/*13113*/             OPC_MoveParent,
/*13114*/             OPC_MoveChild, 1,
/*13116*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13119*/             OPC_RecordChild0, // #2 = $c
/*13120*/             OPC_MoveChild, 1,
/*13122*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13133*/             OPC_MoveParent,
/*13134*/             OPC_MoveParent,
/*13135*/             OPC_CheckType, MVT::i1,
/*13137*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13140*/             OPC_EmitInteger, MVT::i32, 0, 
/*13143*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13155*/           /*Scope*/ 45, /*->13201*/
/*13156*/             OPC_CheckCondCode, ISD::SETLT,
/*13158*/             OPC_MoveParent,
/*13159*/             OPC_MoveParent,
/*13160*/             OPC_MoveChild, 1,
/*13162*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13165*/             OPC_RecordChild0, // #2 = $c
/*13166*/             OPC_MoveChild, 1,
/*13168*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13179*/             OPC_MoveParent,
/*13180*/             OPC_MoveParent,
/*13181*/             OPC_CheckType, MVT::i1,
/*13183*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13186*/             OPC_EmitInteger, MVT::i32, 0, 
/*13189*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13201*/           /*Scope*/ 45, /*->13247*/
/*13202*/             OPC_CheckCondCode, ISD::SETLE,
/*13204*/             OPC_MoveParent,
/*13205*/             OPC_MoveParent,
/*13206*/             OPC_MoveChild, 1,
/*13208*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13211*/             OPC_RecordChild0, // #2 = $c
/*13212*/             OPC_MoveChild, 1,
/*13214*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13225*/             OPC_MoveParent,
/*13226*/             OPC_MoveParent,
/*13227*/             OPC_CheckType, MVT::i1,
/*13229*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13232*/             OPC_EmitInteger, MVT::i32, 0, 
/*13235*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13247*/           /*Scope*/ 45, /*->13293*/
/*13248*/             OPC_CheckCondCode, ISD::SETGT,
/*13250*/             OPC_MoveParent,
/*13251*/             OPC_MoveParent,
/*13252*/             OPC_MoveChild, 1,
/*13254*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13257*/             OPC_RecordChild0, // #2 = $c
/*13258*/             OPC_MoveChild, 1,
/*13260*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13271*/             OPC_MoveParent,
/*13272*/             OPC_MoveParent,
/*13273*/             OPC_CheckType, MVT::i1,
/*13275*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13278*/             OPC_EmitInteger, MVT::i32, 0, 
/*13281*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13293*/           /*Scope*/ 45, /*->13339*/
/*13294*/             OPC_CheckCondCode, ISD::SETGE,
/*13296*/             OPC_MoveParent,
/*13297*/             OPC_MoveParent,
/*13298*/             OPC_MoveChild, 1,
/*13300*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13303*/             OPC_RecordChild0, // #2 = $c
/*13304*/             OPC_MoveChild, 1,
/*13306*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13317*/             OPC_MoveParent,
/*13318*/             OPC_MoveParent,
/*13319*/             OPC_CheckType, MVT::i1,
/*13321*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13324*/             OPC_EmitInteger, MVT::i32, 0, 
/*13327*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*13339*/           0, /*End of Scope*/
/*13340*/         /*Scope*/ 34|128,2/*290*/, /*->13632*/
/*13342*/           OPC_MoveChild, 1,
/*13344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13347*/           OPC_MoveParent,
/*13348*/           OPC_MoveChild, 2,
/*13350*/           OPC_Scope, 27, /*->13379*/ // 10 children in Scope
/*13352*/             OPC_CheckCondCode, ISD::SETEQ,
/*13354*/             OPC_MoveParent,
/*13355*/             OPC_MoveParent,
/*13356*/             OPC_RecordChild1, // #2 = $c
/*13357*/             OPC_CheckType, MVT::i1,
/*13359*/             OPC_EmitConvertToTarget, 1,
/*13361*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13364*/             OPC_EmitInteger, MVT::i32, 0, 
/*13367*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13379*/           /*Scope*/ 27, /*->13407*/
/*13380*/             OPC_CheckCondCode, ISD::SETNE,
/*13382*/             OPC_MoveParent,
/*13383*/             OPC_MoveParent,
/*13384*/             OPC_RecordChild1, // #2 = $c
/*13385*/             OPC_CheckType, MVT::i1,
/*13387*/             OPC_EmitConvertToTarget, 1,
/*13389*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13392*/             OPC_EmitInteger, MVT::i32, 0, 
/*13395*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13407*/           /*Scope*/ 27, /*->13435*/
/*13408*/             OPC_CheckCondCode, ISD::SETULT,
/*13410*/             OPC_MoveParent,
/*13411*/             OPC_MoveParent,
/*13412*/             OPC_RecordChild1, // #2 = $c
/*13413*/             OPC_CheckType, MVT::i1,
/*13415*/             OPC_EmitConvertToTarget, 1,
/*13417*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13420*/             OPC_EmitInteger, MVT::i32, 0, 
/*13423*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13435*/           /*Scope*/ 27, /*->13463*/
/*13436*/             OPC_CheckCondCode, ISD::SETULE,
/*13438*/             OPC_MoveParent,
/*13439*/             OPC_MoveParent,
/*13440*/             OPC_RecordChild1, // #2 = $c
/*13441*/             OPC_CheckType, MVT::i1,
/*13443*/             OPC_EmitConvertToTarget, 1,
/*13445*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13448*/             OPC_EmitInteger, MVT::i32, 0, 
/*13451*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13463*/           /*Scope*/ 27, /*->13491*/
/*13464*/             OPC_CheckCondCode, ISD::SETUGT,
/*13466*/             OPC_MoveParent,
/*13467*/             OPC_MoveParent,
/*13468*/             OPC_RecordChild1, // #2 = $c
/*13469*/             OPC_CheckType, MVT::i1,
/*13471*/             OPC_EmitConvertToTarget, 1,
/*13473*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13476*/             OPC_EmitInteger, MVT::i32, 0, 
/*13479*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13491*/           /*Scope*/ 27, /*->13519*/
/*13492*/             OPC_CheckCondCode, ISD::SETUGE,
/*13494*/             OPC_MoveParent,
/*13495*/             OPC_MoveParent,
/*13496*/             OPC_RecordChild1, // #2 = $c
/*13497*/             OPC_CheckType, MVT::i1,
/*13499*/             OPC_EmitConvertToTarget, 1,
/*13501*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13504*/             OPC_EmitInteger, MVT::i32, 0, 
/*13507*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13519*/           /*Scope*/ 27, /*->13547*/
/*13520*/             OPC_CheckCondCode, ISD::SETLT,
/*13522*/             OPC_MoveParent,
/*13523*/             OPC_MoveParent,
/*13524*/             OPC_RecordChild1, // #2 = $c
/*13525*/             OPC_CheckType, MVT::i1,
/*13527*/             OPC_EmitConvertToTarget, 1,
/*13529*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13532*/             OPC_EmitInteger, MVT::i32, 0, 
/*13535*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13547*/           /*Scope*/ 27, /*->13575*/
/*13548*/             OPC_CheckCondCode, ISD::SETLE,
/*13550*/             OPC_MoveParent,
/*13551*/             OPC_MoveParent,
/*13552*/             OPC_RecordChild1, // #2 = $c
/*13553*/             OPC_CheckType, MVT::i1,
/*13555*/             OPC_EmitConvertToTarget, 1,
/*13557*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13560*/             OPC_EmitInteger, MVT::i32, 0, 
/*13563*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13575*/           /*Scope*/ 27, /*->13603*/
/*13576*/             OPC_CheckCondCode, ISD::SETGT,
/*13578*/             OPC_MoveParent,
/*13579*/             OPC_MoveParent,
/*13580*/             OPC_RecordChild1, // #2 = $c
/*13581*/             OPC_CheckType, MVT::i1,
/*13583*/             OPC_EmitConvertToTarget, 1,
/*13585*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13588*/             OPC_EmitInteger, MVT::i32, 0, 
/*13591*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13603*/           /*Scope*/ 27, /*->13631*/
/*13604*/             OPC_CheckCondCode, ISD::SETGE,
/*13606*/             OPC_MoveParent,
/*13607*/             OPC_MoveParent,
/*13608*/             OPC_RecordChild1, // #2 = $c
/*13609*/             OPC_CheckType, MVT::i1,
/*13611*/             OPC_EmitConvertToTarget, 1,
/*13613*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13616*/             OPC_EmitInteger, MVT::i32, 0, 
/*13619*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*13631*/           0, /*End of Scope*/
/*13632*/         0, /*End of Scope*/
/*13633*/       /*Scope*/ 103|128,9/*1255*/, /*->14890*/
/*13635*/         OPC_CheckChild0Type, MVT::i64,
/*13637*/         OPC_RecordChild1, // #1 = $b
/*13638*/         OPC_Scope, 106|128,3/*490*/, /*->14131*/ // 3 children in Scope
/*13641*/           OPC_MoveChild, 1,
/*13643*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13646*/           OPC_MoveParent,
/*13647*/           OPC_MoveChild, 2,
/*13649*/           OPC_Scope, 47, /*->13698*/ // 10 children in Scope
/*13651*/             OPC_CheckCondCode, ISD::SETEQ,
/*13653*/             OPC_MoveParent,
/*13654*/             OPC_MoveParent,
/*13655*/             OPC_MoveChild, 1,
/*13657*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13660*/             OPC_RecordChild0, // #2 = $c
/*13661*/             OPC_MoveChild, 1,
/*13663*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13674*/             OPC_MoveParent,
/*13675*/             OPC_MoveParent,
/*13676*/             OPC_CheckType, MVT::i1,
/*13678*/             OPC_EmitConvertToTarget, 1,
/*13680*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13683*/             OPC_EmitInteger, MVT::i32, 0, 
/*13686*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPEQu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13698*/           /*Scope*/ 47, /*->13746*/
/*13699*/             OPC_CheckCondCode, ISD::SETNE,
/*13701*/             OPC_MoveParent,
/*13702*/             OPC_MoveParent,
/*13703*/             OPC_MoveChild, 1,
/*13705*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13708*/             OPC_RecordChild0, // #2 = $c
/*13709*/             OPC_MoveChild, 1,
/*13711*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13722*/             OPC_MoveParent,
/*13723*/             OPC_MoveParent,
/*13724*/             OPC_CheckType, MVT::i1,
/*13726*/             OPC_EmitConvertToTarget, 1,
/*13728*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13731*/             OPC_EmitInteger, MVT::i32, 0, 
/*13734*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPNEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13746*/           /*Scope*/ 47, /*->13794*/
/*13747*/             OPC_CheckCondCode, ISD::SETULT,
/*13749*/             OPC_MoveParent,
/*13750*/             OPC_MoveParent,
/*13751*/             OPC_MoveChild, 1,
/*13753*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13756*/             OPC_RecordChild0, // #2 = $c
/*13757*/             OPC_MoveChild, 1,
/*13759*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13770*/             OPC_MoveParent,
/*13771*/             OPC_MoveParent,
/*13772*/             OPC_CheckType, MVT::i1,
/*13774*/             OPC_EmitConvertToTarget, 1,
/*13776*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13779*/             OPC_EmitInteger, MVT::i32, 0, 
/*13782*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13794*/           /*Scope*/ 47, /*->13842*/
/*13795*/             OPC_CheckCondCode, ISD::SETULE,
/*13797*/             OPC_MoveParent,
/*13798*/             OPC_MoveParent,
/*13799*/             OPC_MoveChild, 1,
/*13801*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13804*/             OPC_RecordChild0, // #2 = $c
/*13805*/             OPC_MoveChild, 1,
/*13807*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13818*/             OPC_MoveParent,
/*13819*/             OPC_MoveParent,
/*13820*/             OPC_CheckType, MVT::i1,
/*13822*/             OPC_EmitConvertToTarget, 1,
/*13824*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13827*/             OPC_EmitInteger, MVT::i32, 0, 
/*13830*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13842*/           /*Scope*/ 47, /*->13890*/
/*13843*/             OPC_CheckCondCode, ISD::SETUGT,
/*13845*/             OPC_MoveParent,
/*13846*/             OPC_MoveParent,
/*13847*/             OPC_MoveChild, 1,
/*13849*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13852*/             OPC_RecordChild0, // #2 = $c
/*13853*/             OPC_MoveChild, 1,
/*13855*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13866*/             OPC_MoveParent,
/*13867*/             OPC_MoveParent,
/*13868*/             OPC_CheckType, MVT::i1,
/*13870*/             OPC_EmitConvertToTarget, 1,
/*13872*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13875*/             OPC_EmitInteger, MVT::i32, 0, 
/*13878*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13890*/           /*Scope*/ 47, /*->13938*/
/*13891*/             OPC_CheckCondCode, ISD::SETUGE,
/*13893*/             OPC_MoveParent,
/*13894*/             OPC_MoveParent,
/*13895*/             OPC_MoveChild, 1,
/*13897*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13900*/             OPC_RecordChild0, // #2 = $c
/*13901*/             OPC_MoveChild, 1,
/*13903*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13914*/             OPC_MoveParent,
/*13915*/             OPC_MoveParent,
/*13916*/             OPC_CheckType, MVT::i1,
/*13918*/             OPC_EmitConvertToTarget, 1,
/*13920*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13923*/             OPC_EmitInteger, MVT::i32, 0, 
/*13926*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13938*/           /*Scope*/ 47, /*->13986*/
/*13939*/             OPC_CheckCondCode, ISD::SETLT,
/*13941*/             OPC_MoveParent,
/*13942*/             OPC_MoveParent,
/*13943*/             OPC_MoveChild, 1,
/*13945*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13948*/             OPC_RecordChild0, // #2 = $c
/*13949*/             OPC_MoveChild, 1,
/*13951*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13962*/             OPC_MoveParent,
/*13963*/             OPC_MoveParent,
/*13964*/             OPC_CheckType, MVT::i1,
/*13966*/             OPC_EmitConvertToTarget, 1,
/*13968*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*13971*/             OPC_EmitInteger, MVT::i32, 0, 
/*13974*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLTs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*13986*/           /*Scope*/ 47, /*->14034*/
/*13987*/             OPC_CheckCondCode, ISD::SETLE,
/*13989*/             OPC_MoveParent,
/*13990*/             OPC_MoveParent,
/*13991*/             OPC_MoveChild, 1,
/*13993*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13996*/             OPC_RecordChild0, // #2 = $c
/*13997*/             OPC_MoveChild, 1,
/*13999*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14010*/             OPC_MoveParent,
/*14011*/             OPC_MoveParent,
/*14012*/             OPC_CheckType, MVT::i1,
/*14014*/             OPC_EmitConvertToTarget, 1,
/*14016*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14019*/             OPC_EmitInteger, MVT::i32, 0, 
/*14022*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPLEs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14034*/           /*Scope*/ 47, /*->14082*/
/*14035*/             OPC_CheckCondCode, ISD::SETGT,
/*14037*/             OPC_MoveParent,
/*14038*/             OPC_MoveParent,
/*14039*/             OPC_MoveChild, 1,
/*14041*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14044*/             OPC_RecordChild0, // #2 = $c
/*14045*/             OPC_MoveChild, 1,
/*14047*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14058*/             OPC_MoveParent,
/*14059*/             OPC_MoveParent,
/*14060*/             OPC_CheckType, MVT::i1,
/*14062*/             OPC_EmitConvertToTarget, 1,
/*14064*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14067*/             OPC_EmitInteger, MVT::i32, 0, 
/*14070*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGTs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14082*/           /*Scope*/ 47, /*->14130*/
/*14083*/             OPC_CheckCondCode, ISD::SETGE,
/*14085*/             OPC_MoveParent,
/*14086*/             OPC_MoveParent,
/*14087*/             OPC_MoveChild, 1,
/*14089*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14092*/             OPC_RecordChild0, // #2 = $c
/*14093*/             OPC_MoveChild, 1,
/*14095*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14106*/             OPC_MoveParent,
/*14107*/             OPC_MoveParent,
/*14108*/             OPC_CheckType, MVT::i1,
/*14110*/             OPC_EmitConvertToTarget, 1,
/*14112*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14115*/             OPC_EmitInteger, MVT::i32, 0, 
/*14118*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                      // Dst: (SETPGEs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14130*/           0, /*End of Scope*/
/*14131*/         /*Scope*/ 80|128,3/*464*/, /*->14597*/
/*14133*/           OPC_MoveChild, 2,
/*14135*/           OPC_Scope, 45, /*->14182*/ // 10 children in Scope
/*14137*/             OPC_CheckCondCode, ISD::SETEQ,
/*14139*/             OPC_MoveParent,
/*14140*/             OPC_MoveParent,
/*14141*/             OPC_MoveChild, 1,
/*14143*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14146*/             OPC_RecordChild0, // #2 = $c
/*14147*/             OPC_MoveChild, 1,
/*14149*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14160*/             OPC_MoveParent,
/*14161*/             OPC_MoveParent,
/*14162*/             OPC_CheckType, MVT::i1,
/*14164*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14167*/             OPC_EmitInteger, MVT::i32, 0, 
/*14170*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPEQu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14182*/           /*Scope*/ 45, /*->14228*/
/*14183*/             OPC_CheckCondCode, ISD::SETNE,
/*14185*/             OPC_MoveParent,
/*14186*/             OPC_MoveParent,
/*14187*/             OPC_MoveChild, 1,
/*14189*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14192*/             OPC_RecordChild0, // #2 = $c
/*14193*/             OPC_MoveChild, 1,
/*14195*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14206*/             OPC_MoveParent,
/*14207*/             OPC_MoveParent,
/*14208*/             OPC_CheckType, MVT::i1,
/*14210*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14213*/             OPC_EmitInteger, MVT::i32, 0, 
/*14216*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPNEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14228*/           /*Scope*/ 45, /*->14274*/
/*14229*/             OPC_CheckCondCode, ISD::SETULT,
/*14231*/             OPC_MoveParent,
/*14232*/             OPC_MoveParent,
/*14233*/             OPC_MoveChild, 1,
/*14235*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14238*/             OPC_RecordChild0, // #2 = $c
/*14239*/             OPC_MoveChild, 1,
/*14241*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14252*/             OPC_MoveParent,
/*14253*/             OPC_MoveParent,
/*14254*/             OPC_CheckType, MVT::i1,
/*14256*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14259*/             OPC_EmitInteger, MVT::i32, 0, 
/*14262*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14274*/           /*Scope*/ 45, /*->14320*/
/*14275*/             OPC_CheckCondCode, ISD::SETULE,
/*14277*/             OPC_MoveParent,
/*14278*/             OPC_MoveParent,
/*14279*/             OPC_MoveChild, 1,
/*14281*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14284*/             OPC_RecordChild0, // #2 = $c
/*14285*/             OPC_MoveChild, 1,
/*14287*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14298*/             OPC_MoveParent,
/*14299*/             OPC_MoveParent,
/*14300*/             OPC_CheckType, MVT::i1,
/*14302*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14305*/             OPC_EmitInteger, MVT::i32, 0, 
/*14308*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14320*/           /*Scope*/ 45, /*->14366*/
/*14321*/             OPC_CheckCondCode, ISD::SETUGT,
/*14323*/             OPC_MoveParent,
/*14324*/             OPC_MoveParent,
/*14325*/             OPC_MoveChild, 1,
/*14327*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14330*/             OPC_RecordChild0, // #2 = $c
/*14331*/             OPC_MoveChild, 1,
/*14333*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14344*/             OPC_MoveParent,
/*14345*/             OPC_MoveParent,
/*14346*/             OPC_CheckType, MVT::i1,
/*14348*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14351*/             OPC_EmitInteger, MVT::i32, 0, 
/*14354*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14366*/           /*Scope*/ 45, /*->14412*/
/*14367*/             OPC_CheckCondCode, ISD::SETUGE,
/*14369*/             OPC_MoveParent,
/*14370*/             OPC_MoveParent,
/*14371*/             OPC_MoveChild, 1,
/*14373*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14376*/             OPC_RecordChild0, // #2 = $c
/*14377*/             OPC_MoveChild, 1,
/*14379*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14390*/             OPC_MoveParent,
/*14391*/             OPC_MoveParent,
/*14392*/             OPC_CheckType, MVT::i1,
/*14394*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14397*/             OPC_EmitInteger, MVT::i32, 0, 
/*14400*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14412*/           /*Scope*/ 45, /*->14458*/
/*14413*/             OPC_CheckCondCode, ISD::SETLT,
/*14415*/             OPC_MoveParent,
/*14416*/             OPC_MoveParent,
/*14417*/             OPC_MoveChild, 1,
/*14419*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14422*/             OPC_RecordChild0, // #2 = $c
/*14423*/             OPC_MoveChild, 1,
/*14425*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14436*/             OPC_MoveParent,
/*14437*/             OPC_MoveParent,
/*14438*/             OPC_CheckType, MVT::i1,
/*14440*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14443*/             OPC_EmitInteger, MVT::i32, 0, 
/*14446*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLTs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14458*/           /*Scope*/ 45, /*->14504*/
/*14459*/             OPC_CheckCondCode, ISD::SETLE,
/*14461*/             OPC_MoveParent,
/*14462*/             OPC_MoveParent,
/*14463*/             OPC_MoveChild, 1,
/*14465*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14468*/             OPC_RecordChild0, // #2 = $c
/*14469*/             OPC_MoveChild, 1,
/*14471*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14482*/             OPC_MoveParent,
/*14483*/             OPC_MoveParent,
/*14484*/             OPC_CheckType, MVT::i1,
/*14486*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14489*/             OPC_EmitInteger, MVT::i32, 0, 
/*14492*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPLEs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14504*/           /*Scope*/ 45, /*->14550*/
/*14505*/             OPC_CheckCondCode, ISD::SETGT,
/*14507*/             OPC_MoveParent,
/*14508*/             OPC_MoveParent,
/*14509*/             OPC_MoveChild, 1,
/*14511*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14514*/             OPC_RecordChild0, // #2 = $c
/*14515*/             OPC_MoveChild, 1,
/*14517*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14528*/             OPC_MoveParent,
/*14529*/             OPC_MoveParent,
/*14530*/             OPC_CheckType, MVT::i1,
/*14532*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14535*/             OPC_EmitInteger, MVT::i32, 0, 
/*14538*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGTs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14550*/           /*Scope*/ 45, /*->14596*/
/*14551*/             OPC_CheckCondCode, ISD::SETGE,
/*14553*/             OPC_MoveParent,
/*14554*/             OPC_MoveParent,
/*14555*/             OPC_MoveChild, 1,
/*14557*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14560*/             OPC_RecordChild0, // #2 = $c
/*14561*/             OPC_MoveChild, 1,
/*14563*/             OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14574*/             OPC_MoveParent,
/*14575*/             OPC_MoveParent,
/*14576*/             OPC_CheckType, MVT::i1,
/*14578*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14581*/             OPC_EmitInteger, MVT::i32, 0, 
/*14584*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                      // Dst: (SETPGEs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*14596*/           0, /*End of Scope*/
/*14597*/         /*Scope*/ 34|128,2/*290*/, /*->14889*/
/*14599*/           OPC_MoveChild, 1,
/*14601*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14604*/           OPC_MoveParent,
/*14605*/           OPC_MoveChild, 2,
/*14607*/           OPC_Scope, 27, /*->14636*/ // 10 children in Scope
/*14609*/             OPC_CheckCondCode, ISD::SETEQ,
/*14611*/             OPC_MoveParent,
/*14612*/             OPC_MoveParent,
/*14613*/             OPC_RecordChild1, // #2 = $c
/*14614*/             OPC_CheckType, MVT::i1,
/*14616*/             OPC_EmitConvertToTarget, 1,
/*14618*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14621*/             OPC_EmitInteger, MVT::i32, 0, 
/*14624*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPEQu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14636*/           /*Scope*/ 27, /*->14664*/
/*14637*/             OPC_CheckCondCode, ISD::SETNE,
/*14639*/             OPC_MoveParent,
/*14640*/             OPC_MoveParent,
/*14641*/             OPC_RecordChild1, // #2 = $c
/*14642*/             OPC_CheckType, MVT::i1,
/*14644*/             OPC_EmitConvertToTarget, 1,
/*14646*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14649*/             OPC_EmitInteger, MVT::i32, 0, 
/*14652*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPNEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14664*/           /*Scope*/ 27, /*->14692*/
/*14665*/             OPC_CheckCondCode, ISD::SETULT,
/*14667*/             OPC_MoveParent,
/*14668*/             OPC_MoveParent,
/*14669*/             OPC_RecordChild1, // #2 = $c
/*14670*/             OPC_CheckType, MVT::i1,
/*14672*/             OPC_EmitConvertToTarget, 1,
/*14674*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14677*/             OPC_EmitInteger, MVT::i32, 0, 
/*14680*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14692*/           /*Scope*/ 27, /*->14720*/
/*14693*/             OPC_CheckCondCode, ISD::SETULE,
/*14695*/             OPC_MoveParent,
/*14696*/             OPC_MoveParent,
/*14697*/             OPC_RecordChild1, // #2 = $c
/*14698*/             OPC_CheckType, MVT::i1,
/*14700*/             OPC_EmitConvertToTarget, 1,
/*14702*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14705*/             OPC_EmitInteger, MVT::i32, 0, 
/*14708*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14720*/           /*Scope*/ 27, /*->14748*/
/*14721*/             OPC_CheckCondCode, ISD::SETUGT,
/*14723*/             OPC_MoveParent,
/*14724*/             OPC_MoveParent,
/*14725*/             OPC_RecordChild1, // #2 = $c
/*14726*/             OPC_CheckType, MVT::i1,
/*14728*/             OPC_EmitConvertToTarget, 1,
/*14730*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14733*/             OPC_EmitInteger, MVT::i32, 0, 
/*14736*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14748*/           /*Scope*/ 27, /*->14776*/
/*14749*/             OPC_CheckCondCode, ISD::SETUGE,
/*14751*/             OPC_MoveParent,
/*14752*/             OPC_MoveParent,
/*14753*/             OPC_RecordChild1, // #2 = $c
/*14754*/             OPC_CheckType, MVT::i1,
/*14756*/             OPC_EmitConvertToTarget, 1,
/*14758*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14761*/             OPC_EmitInteger, MVT::i32, 0, 
/*14764*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14776*/           /*Scope*/ 27, /*->14804*/
/*14777*/             OPC_CheckCondCode, ISD::SETLT,
/*14779*/             OPC_MoveParent,
/*14780*/             OPC_MoveParent,
/*14781*/             OPC_RecordChild1, // #2 = $c
/*14782*/             OPC_CheckType, MVT::i1,
/*14784*/             OPC_EmitConvertToTarget, 1,
/*14786*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14789*/             OPC_EmitInteger, MVT::i32, 0, 
/*14792*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLTs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14804*/           /*Scope*/ 27, /*->14832*/
/*14805*/             OPC_CheckCondCode, ISD::SETLE,
/*14807*/             OPC_MoveParent,
/*14808*/             OPC_MoveParent,
/*14809*/             OPC_RecordChild1, // #2 = $c
/*14810*/             OPC_CheckType, MVT::i1,
/*14812*/             OPC_EmitConvertToTarget, 1,
/*14814*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14817*/             OPC_EmitInteger, MVT::i32, 0, 
/*14820*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPLEs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14832*/           /*Scope*/ 27, /*->14860*/
/*14833*/             OPC_CheckCondCode, ISD::SETGT,
/*14835*/             OPC_MoveParent,
/*14836*/             OPC_MoveParent,
/*14837*/             OPC_RecordChild1, // #2 = $c
/*14838*/             OPC_CheckType, MVT::i1,
/*14840*/             OPC_EmitConvertToTarget, 1,
/*14842*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14845*/             OPC_EmitInteger, MVT::i32, 0, 
/*14848*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGTs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14860*/           /*Scope*/ 27, /*->14888*/
/*14861*/             OPC_CheckCondCode, ISD::SETGE,
/*14863*/             OPC_MoveParent,
/*14864*/             OPC_MoveParent,
/*14865*/             OPC_RecordChild1, // #2 = $c
/*14866*/             OPC_CheckType, MVT::i1,
/*14868*/             OPC_EmitConvertToTarget, 1,
/*14870*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14873*/             OPC_EmitInteger, MVT::i32, 0, 
/*14876*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_or_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                      // Src: (or:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                      // Dst: (SETPGEs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*14888*/           0, /*End of Scope*/
/*14889*/         0, /*End of Scope*/
/*14890*/       /*Scope*/ 47|128,4/*559*/, /*->15451*/
/*14892*/         OPC_CheckChild0Type, MVT::f32,
/*14894*/         OPC_RecordChild1, // #1 = $b
/*14895*/         OPC_MoveChild, 2,
/*14897*/         OPC_Scope, 45, /*->14944*/ // 12 children in Scope
/*14899*/           OPC_CheckCondCode, ISD::SETUEQ,
/*14901*/           OPC_MoveParent,
/*14902*/           OPC_MoveParent,
/*14903*/           OPC_MoveChild, 1,
/*14905*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14908*/           OPC_RecordChild0, // #2 = $c
/*14909*/           OPC_MoveChild, 1,
/*14911*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14922*/           OPC_MoveParent,
/*14923*/           OPC_MoveParent,
/*14924*/           OPC_CheckType, MVT::i1,
/*14926*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14929*/           OPC_EmitInteger, MVT::i32, 0, 
/*14932*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*14944*/         /*Scope*/ 45, /*->14990*/
/*14945*/           OPC_CheckCondCode, ISD::SETOEQ,
/*14947*/           OPC_MoveParent,
/*14948*/           OPC_MoveParent,
/*14949*/           OPC_MoveChild, 1,
/*14951*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14954*/           OPC_RecordChild0, // #2 = $c
/*14955*/           OPC_MoveChild, 1,
/*14957*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14968*/           OPC_MoveParent,
/*14969*/           OPC_MoveParent,
/*14970*/           OPC_CheckType, MVT::i1,
/*14972*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*14975*/           OPC_EmitInteger, MVT::i32, 0, 
/*14978*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*14990*/         /*Scope*/ 45, /*->15036*/
/*14991*/           OPC_CheckCondCode, ISD::SETUNE,
/*14993*/           OPC_MoveParent,
/*14994*/           OPC_MoveParent,
/*14995*/           OPC_MoveChild, 1,
/*14997*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15000*/           OPC_RecordChild0, // #2 = $c
/*15001*/           OPC_MoveChild, 1,
/*15003*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15014*/           OPC_MoveParent,
/*15015*/           OPC_MoveParent,
/*15016*/           OPC_CheckType, MVT::i1,
/*15018*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15021*/           OPC_EmitInteger, MVT::i32, 0, 
/*15024*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15036*/         /*Scope*/ 45, /*->15082*/
/*15037*/           OPC_CheckCondCode, ISD::SETONE,
/*15039*/           OPC_MoveParent,
/*15040*/           OPC_MoveParent,
/*15041*/           OPC_MoveChild, 1,
/*15043*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15046*/           OPC_RecordChild0, // #2 = $c
/*15047*/           OPC_MoveChild, 1,
/*15049*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15060*/           OPC_MoveParent,
/*15061*/           OPC_MoveParent,
/*15062*/           OPC_CheckType, MVT::i1,
/*15064*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15067*/           OPC_EmitInteger, MVT::i32, 0, 
/*15070*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15082*/         /*Scope*/ 45, /*->15128*/
/*15083*/           OPC_CheckCondCode, ISD::SETULT,
/*15085*/           OPC_MoveParent,
/*15086*/           OPC_MoveParent,
/*15087*/           OPC_MoveChild, 1,
/*15089*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15092*/           OPC_RecordChild0, // #2 = $c
/*15093*/           OPC_MoveChild, 1,
/*15095*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15106*/           OPC_MoveParent,
/*15107*/           OPC_MoveParent,
/*15108*/           OPC_CheckType, MVT::i1,
/*15110*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15113*/           OPC_EmitInteger, MVT::i32, 0, 
/*15116*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15128*/         /*Scope*/ 45, /*->15174*/
/*15129*/           OPC_CheckCondCode, ISD::SETOLT,
/*15131*/           OPC_MoveParent,
/*15132*/           OPC_MoveParent,
/*15133*/           OPC_MoveChild, 1,
/*15135*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15138*/           OPC_RecordChild0, // #2 = $c
/*15139*/           OPC_MoveChild, 1,
/*15141*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15152*/           OPC_MoveParent,
/*15153*/           OPC_MoveParent,
/*15154*/           OPC_CheckType, MVT::i1,
/*15156*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15159*/           OPC_EmitInteger, MVT::i32, 0, 
/*15162*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15174*/         /*Scope*/ 45, /*->15220*/
/*15175*/           OPC_CheckCondCode, ISD::SETULE,
/*15177*/           OPC_MoveParent,
/*15178*/           OPC_MoveParent,
/*15179*/           OPC_MoveChild, 1,
/*15181*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15184*/           OPC_RecordChild0, // #2 = $c
/*15185*/           OPC_MoveChild, 1,
/*15187*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15198*/           OPC_MoveParent,
/*15199*/           OPC_MoveParent,
/*15200*/           OPC_CheckType, MVT::i1,
/*15202*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15205*/           OPC_EmitInteger, MVT::i32, 0, 
/*15208*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15220*/         /*Scope*/ 45, /*->15266*/
/*15221*/           OPC_CheckCondCode, ISD::SETOLE,
/*15223*/           OPC_MoveParent,
/*15224*/           OPC_MoveParent,
/*15225*/           OPC_MoveChild, 1,
/*15227*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15230*/           OPC_RecordChild0, // #2 = $c
/*15231*/           OPC_MoveChild, 1,
/*15233*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15244*/           OPC_MoveParent,
/*15245*/           OPC_MoveParent,
/*15246*/           OPC_CheckType, MVT::i1,
/*15248*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15251*/           OPC_EmitInteger, MVT::i32, 0, 
/*15254*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15266*/         /*Scope*/ 45, /*->15312*/
/*15267*/           OPC_CheckCondCode, ISD::SETUGT,
/*15269*/           OPC_MoveParent,
/*15270*/           OPC_MoveParent,
/*15271*/           OPC_MoveChild, 1,
/*15273*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15276*/           OPC_RecordChild0, // #2 = $c
/*15277*/           OPC_MoveChild, 1,
/*15279*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15290*/           OPC_MoveParent,
/*15291*/           OPC_MoveParent,
/*15292*/           OPC_CheckType, MVT::i1,
/*15294*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15297*/           OPC_EmitInteger, MVT::i32, 0, 
/*15300*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15312*/         /*Scope*/ 45, /*->15358*/
/*15313*/           OPC_CheckCondCode, ISD::SETOGT,
/*15315*/           OPC_MoveParent,
/*15316*/           OPC_MoveParent,
/*15317*/           OPC_MoveChild, 1,
/*15319*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15322*/           OPC_RecordChild0, // #2 = $c
/*15323*/           OPC_MoveChild, 1,
/*15325*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15336*/           OPC_MoveParent,
/*15337*/           OPC_MoveParent,
/*15338*/           OPC_CheckType, MVT::i1,
/*15340*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15343*/           OPC_EmitInteger, MVT::i32, 0, 
/*15346*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15358*/         /*Scope*/ 45, /*->15404*/
/*15359*/           OPC_CheckCondCode, ISD::SETUGE,
/*15361*/           OPC_MoveParent,
/*15362*/           OPC_MoveParent,
/*15363*/           OPC_MoveChild, 1,
/*15365*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15368*/           OPC_RecordChild0, // #2 = $c
/*15369*/           OPC_MoveChild, 1,
/*15371*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15382*/           OPC_MoveParent,
/*15383*/           OPC_MoveParent,
/*15384*/           OPC_CheckType, MVT::i1,
/*15386*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15389*/           OPC_EmitInteger, MVT::i32, 0, 
/*15392*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15404*/         /*Scope*/ 45, /*->15450*/
/*15405*/           OPC_CheckCondCode, ISD::SETOGE,
/*15407*/           OPC_MoveParent,
/*15408*/           OPC_MoveParent,
/*15409*/           OPC_MoveChild, 1,
/*15411*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15414*/           OPC_RecordChild0, // #2 = $c
/*15415*/           OPC_MoveChild, 1,
/*15417*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15428*/           OPC_MoveParent,
/*15429*/           OPC_MoveParent,
/*15430*/           OPC_CheckType, MVT::i1,
/*15432*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15435*/           OPC_EmitInteger, MVT::i32, 0, 
/*15438*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*15450*/         0, /*End of Scope*/
/*15451*/       /*Scope*/ 47|128,4/*559*/, /*->16012*/
/*15453*/         OPC_CheckChild0Type, MVT::f64,
/*15455*/         OPC_RecordChild1, // #1 = $b
/*15456*/         OPC_MoveChild, 2,
/*15458*/         OPC_Scope, 45, /*->15505*/ // 12 children in Scope
/*15460*/           OPC_CheckCondCode, ISD::SETUEQ,
/*15462*/           OPC_MoveParent,
/*15463*/           OPC_MoveParent,
/*15464*/           OPC_MoveChild, 1,
/*15466*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15469*/           OPC_RecordChild0, // #2 = $c
/*15470*/           OPC_MoveChild, 1,
/*15472*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15483*/           OPC_MoveParent,
/*15484*/           OPC_MoveParent,
/*15485*/           OPC_CheckType, MVT::i1,
/*15487*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15490*/           OPC_EmitInteger, MVT::i32, 0, 
/*15493*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15505*/         /*Scope*/ 45, /*->15551*/
/*15506*/           OPC_CheckCondCode, ISD::SETOEQ,
/*15508*/           OPC_MoveParent,
/*15509*/           OPC_MoveParent,
/*15510*/           OPC_MoveChild, 1,
/*15512*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15515*/           OPC_RecordChild0, // #2 = $c
/*15516*/           OPC_MoveChild, 1,
/*15518*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15529*/           OPC_MoveParent,
/*15530*/           OPC_MoveParent,
/*15531*/           OPC_CheckType, MVT::i1,
/*15533*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15536*/           OPC_EmitInteger, MVT::i32, 0, 
/*15539*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15551*/         /*Scope*/ 45, /*->15597*/
/*15552*/           OPC_CheckCondCode, ISD::SETUNE,
/*15554*/           OPC_MoveParent,
/*15555*/           OPC_MoveParent,
/*15556*/           OPC_MoveChild, 1,
/*15558*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15561*/           OPC_RecordChild0, // #2 = $c
/*15562*/           OPC_MoveChild, 1,
/*15564*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15575*/           OPC_MoveParent,
/*15576*/           OPC_MoveParent,
/*15577*/           OPC_CheckType, MVT::i1,
/*15579*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15582*/           OPC_EmitInteger, MVT::i32, 0, 
/*15585*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15597*/         /*Scope*/ 45, /*->15643*/
/*15598*/           OPC_CheckCondCode, ISD::SETONE,
/*15600*/           OPC_MoveParent,
/*15601*/           OPC_MoveParent,
/*15602*/           OPC_MoveChild, 1,
/*15604*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15607*/           OPC_RecordChild0, // #2 = $c
/*15608*/           OPC_MoveChild, 1,
/*15610*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15621*/           OPC_MoveParent,
/*15622*/           OPC_MoveParent,
/*15623*/           OPC_CheckType, MVT::i1,
/*15625*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15628*/           OPC_EmitInteger, MVT::i32, 0, 
/*15631*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15643*/         /*Scope*/ 45, /*->15689*/
/*15644*/           OPC_CheckCondCode, ISD::SETULT,
/*15646*/           OPC_MoveParent,
/*15647*/           OPC_MoveParent,
/*15648*/           OPC_MoveChild, 1,
/*15650*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15653*/           OPC_RecordChild0, // #2 = $c
/*15654*/           OPC_MoveChild, 1,
/*15656*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15667*/           OPC_MoveParent,
/*15668*/           OPC_MoveParent,
/*15669*/           OPC_CheckType, MVT::i1,
/*15671*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15674*/           OPC_EmitInteger, MVT::i32, 0, 
/*15677*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15689*/         /*Scope*/ 45, /*->15735*/
/*15690*/           OPC_CheckCondCode, ISD::SETOLT,
/*15692*/           OPC_MoveParent,
/*15693*/           OPC_MoveParent,
/*15694*/           OPC_MoveChild, 1,
/*15696*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15699*/           OPC_RecordChild0, // #2 = $c
/*15700*/           OPC_MoveChild, 1,
/*15702*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15713*/           OPC_MoveParent,
/*15714*/           OPC_MoveParent,
/*15715*/           OPC_CheckType, MVT::i1,
/*15717*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15720*/           OPC_EmitInteger, MVT::i32, 0, 
/*15723*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15735*/         /*Scope*/ 45, /*->15781*/
/*15736*/           OPC_CheckCondCode, ISD::SETULE,
/*15738*/           OPC_MoveParent,
/*15739*/           OPC_MoveParent,
/*15740*/           OPC_MoveChild, 1,
/*15742*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15745*/           OPC_RecordChild0, // #2 = $c
/*15746*/           OPC_MoveChild, 1,
/*15748*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15759*/           OPC_MoveParent,
/*15760*/           OPC_MoveParent,
/*15761*/           OPC_CheckType, MVT::i1,
/*15763*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15766*/           OPC_EmitInteger, MVT::i32, 0, 
/*15769*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15781*/         /*Scope*/ 45, /*->15827*/
/*15782*/           OPC_CheckCondCode, ISD::SETOLE,
/*15784*/           OPC_MoveParent,
/*15785*/           OPC_MoveParent,
/*15786*/           OPC_MoveChild, 1,
/*15788*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15791*/           OPC_RecordChild0, // #2 = $c
/*15792*/           OPC_MoveChild, 1,
/*15794*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15805*/           OPC_MoveParent,
/*15806*/           OPC_MoveParent,
/*15807*/           OPC_CheckType, MVT::i1,
/*15809*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15812*/           OPC_EmitInteger, MVT::i32, 0, 
/*15815*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15827*/         /*Scope*/ 45, /*->15873*/
/*15828*/           OPC_CheckCondCode, ISD::SETUGT,
/*15830*/           OPC_MoveParent,
/*15831*/           OPC_MoveParent,
/*15832*/           OPC_MoveChild, 1,
/*15834*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15837*/           OPC_RecordChild0, // #2 = $c
/*15838*/           OPC_MoveChild, 1,
/*15840*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15851*/           OPC_MoveParent,
/*15852*/           OPC_MoveParent,
/*15853*/           OPC_CheckType, MVT::i1,
/*15855*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15858*/           OPC_EmitInteger, MVT::i32, 0, 
/*15861*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15873*/         /*Scope*/ 45, /*->15919*/
/*15874*/           OPC_CheckCondCode, ISD::SETOGT,
/*15876*/           OPC_MoveParent,
/*15877*/           OPC_MoveParent,
/*15878*/           OPC_MoveChild, 1,
/*15880*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15883*/           OPC_RecordChild0, // #2 = $c
/*15884*/           OPC_MoveChild, 1,
/*15886*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15897*/           OPC_MoveParent,
/*15898*/           OPC_MoveParent,
/*15899*/           OPC_CheckType, MVT::i1,
/*15901*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15904*/           OPC_EmitInteger, MVT::i32, 0, 
/*15907*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15919*/         /*Scope*/ 45, /*->15965*/
/*15920*/           OPC_CheckCondCode, ISD::SETUGE,
/*15922*/           OPC_MoveParent,
/*15923*/           OPC_MoveParent,
/*15924*/           OPC_MoveChild, 1,
/*15926*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15929*/           OPC_RecordChild0, // #2 = $c
/*15930*/           OPC_MoveChild, 1,
/*15932*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15943*/           OPC_MoveParent,
/*15944*/           OPC_MoveParent,
/*15945*/           OPC_CheckType, MVT::i1,
/*15947*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15950*/           OPC_EmitInteger, MVT::i32, 0, 
/*15953*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*15965*/         /*Scope*/ 45, /*->16011*/
/*15966*/           OPC_CheckCondCode, ISD::SETOGE,
/*15968*/           OPC_MoveParent,
/*15969*/           OPC_MoveParent,
/*15970*/           OPC_MoveChild, 1,
/*15972*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15975*/           OPC_RecordChild0, // #2 = $c
/*15976*/           OPC_MoveChild, 1,
/*15978*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15989*/           OPC_MoveParent,
/*15990*/           OPC_MoveParent,
/*15991*/           OPC_CheckType, MVT::i1,
/*15993*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*15996*/           OPC_EmitInteger, MVT::i32, 0, 
/*15999*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*16011*/         0, /*End of Scope*/
/*16012*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 101|128,17/*2277*/,  TARGET_VAL(ISD::XOR),// ->18294
/*16017*/       OPC_RecordChild0, // #0 = $c
/*16018*/       OPC_MoveChild, 1,
/*16020*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16031*/       OPC_MoveParent,
/*16032*/       OPC_MoveParent,
/*16033*/       OPC_MoveChild, 1,
/*16035*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*16038*/       OPC_RecordChild0, // #1 = $a
/*16039*/       OPC_Scope, 31|128,4/*543*/, /*->16585*/ // 5 children in Scope
/*16042*/         OPC_CheckChild0Type, MVT::i16,
/*16044*/         OPC_RecordChild1, // #2 = $b
/*16045*/         OPC_Scope, 24|128,2/*280*/, /*->16328*/ // 2 children in Scope
/*16048*/           OPC_MoveChild, 1,
/*16050*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16053*/           OPC_MoveParent,
/*16054*/           OPC_MoveChild, 2,
/*16056*/           OPC_Scope, 26, /*->16084*/ // 10 children in Scope
/*16058*/             OPC_CheckCondCode, ISD::SETEQ,
/*16060*/             OPC_MoveParent,
/*16061*/             OPC_MoveParent,
/*16062*/             OPC_CheckType, MVT::i1,
/*16064*/             OPC_EmitConvertToTarget, 2,
/*16066*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16069*/             OPC_EmitInteger, MVT::i32, 0, 
/*16072*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16084*/           /*Scope*/ 26, /*->16111*/
/*16085*/             OPC_CheckCondCode, ISD::SETNE,
/*16087*/             OPC_MoveParent,
/*16088*/             OPC_MoveParent,
/*16089*/             OPC_CheckType, MVT::i1,
/*16091*/             OPC_EmitConvertToTarget, 2,
/*16093*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16096*/             OPC_EmitInteger, MVT::i32, 0, 
/*16099*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16111*/           /*Scope*/ 26, /*->16138*/
/*16112*/             OPC_CheckCondCode, ISD::SETULT,
/*16114*/             OPC_MoveParent,
/*16115*/             OPC_MoveParent,
/*16116*/             OPC_CheckType, MVT::i1,
/*16118*/             OPC_EmitConvertToTarget, 2,
/*16120*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16123*/             OPC_EmitInteger, MVT::i32, 0, 
/*16126*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16138*/           /*Scope*/ 26, /*->16165*/
/*16139*/             OPC_CheckCondCode, ISD::SETULE,
/*16141*/             OPC_MoveParent,
/*16142*/             OPC_MoveParent,
/*16143*/             OPC_CheckType, MVT::i1,
/*16145*/             OPC_EmitConvertToTarget, 2,
/*16147*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16150*/             OPC_EmitInteger, MVT::i32, 0, 
/*16153*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16165*/           /*Scope*/ 26, /*->16192*/
/*16166*/             OPC_CheckCondCode, ISD::SETUGT,
/*16168*/             OPC_MoveParent,
/*16169*/             OPC_MoveParent,
/*16170*/             OPC_CheckType, MVT::i1,
/*16172*/             OPC_EmitConvertToTarget, 2,
/*16174*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16177*/             OPC_EmitInteger, MVT::i32, 0, 
/*16180*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16192*/           /*Scope*/ 26, /*->16219*/
/*16193*/             OPC_CheckCondCode, ISD::SETUGE,
/*16195*/             OPC_MoveParent,
/*16196*/             OPC_MoveParent,
/*16197*/             OPC_CheckType, MVT::i1,
/*16199*/             OPC_EmitConvertToTarget, 2,
/*16201*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16204*/             OPC_EmitInteger, MVT::i32, 0, 
/*16207*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16219*/           /*Scope*/ 26, /*->16246*/
/*16220*/             OPC_CheckCondCode, ISD::SETLT,
/*16222*/             OPC_MoveParent,
/*16223*/             OPC_MoveParent,
/*16224*/             OPC_CheckType, MVT::i1,
/*16226*/             OPC_EmitConvertToTarget, 2,
/*16228*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16231*/             OPC_EmitInteger, MVT::i32, 0, 
/*16234*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16246*/           /*Scope*/ 26, /*->16273*/
/*16247*/             OPC_CheckCondCode, ISD::SETLE,
/*16249*/             OPC_MoveParent,
/*16250*/             OPC_MoveParent,
/*16251*/             OPC_CheckType, MVT::i1,
/*16253*/             OPC_EmitConvertToTarget, 2,
/*16255*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16258*/             OPC_EmitInteger, MVT::i32, 0, 
/*16261*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16273*/           /*Scope*/ 26, /*->16300*/
/*16274*/             OPC_CheckCondCode, ISD::SETGT,
/*16276*/             OPC_MoveParent,
/*16277*/             OPC_MoveParent,
/*16278*/             OPC_CheckType, MVT::i1,
/*16280*/             OPC_EmitConvertToTarget, 2,
/*16282*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16285*/             OPC_EmitInteger, MVT::i32, 0, 
/*16288*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16300*/           /*Scope*/ 26, /*->16327*/
/*16301*/             OPC_CheckCondCode, ISD::SETGE,
/*16303*/             OPC_MoveParent,
/*16304*/             OPC_MoveParent,
/*16305*/             OPC_CheckType, MVT::i1,
/*16307*/             OPC_EmitConvertToTarget, 2,
/*16309*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16312*/             OPC_EmitInteger, MVT::i32, 0, 
/*16315*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs16ri_or_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*16327*/           0, /*End of Scope*/
/*16328*/         /*Scope*/ 126|128,1/*254*/, /*->16584*/
/*16330*/           OPC_MoveChild, 2,
/*16332*/           OPC_Scope, 24, /*->16358*/ // 10 children in Scope
/*16334*/             OPC_CheckCondCode, ISD::SETEQ,
/*16336*/             OPC_MoveParent,
/*16337*/             OPC_MoveParent,
/*16338*/             OPC_CheckType, MVT::i1,
/*16340*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16343*/             OPC_EmitInteger, MVT::i32, 0, 
/*16346*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16358*/           /*Scope*/ 24, /*->16383*/
/*16359*/             OPC_CheckCondCode, ISD::SETNE,
/*16361*/             OPC_MoveParent,
/*16362*/             OPC_MoveParent,
/*16363*/             OPC_CheckType, MVT::i1,
/*16365*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16368*/             OPC_EmitInteger, MVT::i32, 0, 
/*16371*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16383*/           /*Scope*/ 24, /*->16408*/
/*16384*/             OPC_CheckCondCode, ISD::SETULT,
/*16386*/             OPC_MoveParent,
/*16387*/             OPC_MoveParent,
/*16388*/             OPC_CheckType, MVT::i1,
/*16390*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16393*/             OPC_EmitInteger, MVT::i32, 0, 
/*16396*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16408*/           /*Scope*/ 24, /*->16433*/
/*16409*/             OPC_CheckCondCode, ISD::SETULE,
/*16411*/             OPC_MoveParent,
/*16412*/             OPC_MoveParent,
/*16413*/             OPC_CheckType, MVT::i1,
/*16415*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16418*/             OPC_EmitInteger, MVT::i32, 0, 
/*16421*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16433*/           /*Scope*/ 24, /*->16458*/
/*16434*/             OPC_CheckCondCode, ISD::SETUGT,
/*16436*/             OPC_MoveParent,
/*16437*/             OPC_MoveParent,
/*16438*/             OPC_CheckType, MVT::i1,
/*16440*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16443*/             OPC_EmitInteger, MVT::i32, 0, 
/*16446*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16458*/           /*Scope*/ 24, /*->16483*/
/*16459*/             OPC_CheckCondCode, ISD::SETUGE,
/*16461*/             OPC_MoveParent,
/*16462*/             OPC_MoveParent,
/*16463*/             OPC_CheckType, MVT::i1,
/*16465*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16468*/             OPC_EmitInteger, MVT::i32, 0, 
/*16471*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16483*/           /*Scope*/ 24, /*->16508*/
/*16484*/             OPC_CheckCondCode, ISD::SETLT,
/*16486*/             OPC_MoveParent,
/*16487*/             OPC_MoveParent,
/*16488*/             OPC_CheckType, MVT::i1,
/*16490*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16493*/             OPC_EmitInteger, MVT::i32, 0, 
/*16496*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16508*/           /*Scope*/ 24, /*->16533*/
/*16509*/             OPC_CheckCondCode, ISD::SETLE,
/*16511*/             OPC_MoveParent,
/*16512*/             OPC_MoveParent,
/*16513*/             OPC_CheckType, MVT::i1,
/*16515*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16518*/             OPC_EmitInteger, MVT::i32, 0, 
/*16521*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16533*/           /*Scope*/ 24, /*->16558*/
/*16534*/             OPC_CheckCondCode, ISD::SETGT,
/*16536*/             OPC_MoveParent,
/*16537*/             OPC_MoveParent,
/*16538*/             OPC_CheckType, MVT::i1,
/*16540*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16543*/             OPC_EmitInteger, MVT::i32, 0, 
/*16546*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16558*/           /*Scope*/ 24, /*->16583*/
/*16559*/             OPC_CheckCondCode, ISD::SETGE,
/*16561*/             OPC_MoveParent,
/*16562*/             OPC_MoveParent,
/*16563*/             OPC_CheckType, MVT::i1,
/*16565*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16568*/             OPC_EmitInteger, MVT::i32, 0, 
/*16571*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs16rr_or_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*16583*/           0, /*End of Scope*/
/*16584*/         0, /*End of Scope*/
/*16585*/       /*Scope*/ 31|128,4/*543*/, /*->17130*/
/*16587*/         OPC_CheckChild0Type, MVT::i32,
/*16589*/         OPC_RecordChild1, // #2 = $b
/*16590*/         OPC_Scope, 24|128,2/*280*/, /*->16873*/ // 2 children in Scope
/*16593*/           OPC_MoveChild, 1,
/*16595*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16598*/           OPC_MoveParent,
/*16599*/           OPC_MoveChild, 2,
/*16601*/           OPC_Scope, 26, /*->16629*/ // 10 children in Scope
/*16603*/             OPC_CheckCondCode, ISD::SETEQ,
/*16605*/             OPC_MoveParent,
/*16606*/             OPC_MoveParent,
/*16607*/             OPC_CheckType, MVT::i1,
/*16609*/             OPC_EmitConvertToTarget, 2,
/*16611*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16614*/             OPC_EmitInteger, MVT::i32, 0, 
/*16617*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16629*/           /*Scope*/ 26, /*->16656*/
/*16630*/             OPC_CheckCondCode, ISD::SETNE,
/*16632*/             OPC_MoveParent,
/*16633*/             OPC_MoveParent,
/*16634*/             OPC_CheckType, MVT::i1,
/*16636*/             OPC_EmitConvertToTarget, 2,
/*16638*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16641*/             OPC_EmitInteger, MVT::i32, 0, 
/*16644*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16656*/           /*Scope*/ 26, /*->16683*/
/*16657*/             OPC_CheckCondCode, ISD::SETULT,
/*16659*/             OPC_MoveParent,
/*16660*/             OPC_MoveParent,
/*16661*/             OPC_CheckType, MVT::i1,
/*16663*/             OPC_EmitConvertToTarget, 2,
/*16665*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16668*/             OPC_EmitInteger, MVT::i32, 0, 
/*16671*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16683*/           /*Scope*/ 26, /*->16710*/
/*16684*/             OPC_CheckCondCode, ISD::SETULE,
/*16686*/             OPC_MoveParent,
/*16687*/             OPC_MoveParent,
/*16688*/             OPC_CheckType, MVT::i1,
/*16690*/             OPC_EmitConvertToTarget, 2,
/*16692*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16695*/             OPC_EmitInteger, MVT::i32, 0, 
/*16698*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16710*/           /*Scope*/ 26, /*->16737*/
/*16711*/             OPC_CheckCondCode, ISD::SETUGT,
/*16713*/             OPC_MoveParent,
/*16714*/             OPC_MoveParent,
/*16715*/             OPC_CheckType, MVT::i1,
/*16717*/             OPC_EmitConvertToTarget, 2,
/*16719*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16722*/             OPC_EmitInteger, MVT::i32, 0, 
/*16725*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16737*/           /*Scope*/ 26, /*->16764*/
/*16738*/             OPC_CheckCondCode, ISD::SETUGE,
/*16740*/             OPC_MoveParent,
/*16741*/             OPC_MoveParent,
/*16742*/             OPC_CheckType, MVT::i1,
/*16744*/             OPC_EmitConvertToTarget, 2,
/*16746*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16749*/             OPC_EmitInteger, MVT::i32, 0, 
/*16752*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16764*/           /*Scope*/ 26, /*->16791*/
/*16765*/             OPC_CheckCondCode, ISD::SETLT,
/*16767*/             OPC_MoveParent,
/*16768*/             OPC_MoveParent,
/*16769*/             OPC_CheckType, MVT::i1,
/*16771*/             OPC_EmitConvertToTarget, 2,
/*16773*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16776*/             OPC_EmitInteger, MVT::i32, 0, 
/*16779*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16791*/           /*Scope*/ 26, /*->16818*/
/*16792*/             OPC_CheckCondCode, ISD::SETLE,
/*16794*/             OPC_MoveParent,
/*16795*/             OPC_MoveParent,
/*16796*/             OPC_CheckType, MVT::i1,
/*16798*/             OPC_EmitConvertToTarget, 2,
/*16800*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16803*/             OPC_EmitInteger, MVT::i32, 0, 
/*16806*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16818*/           /*Scope*/ 26, /*->16845*/
/*16819*/             OPC_CheckCondCode, ISD::SETGT,
/*16821*/             OPC_MoveParent,
/*16822*/             OPC_MoveParent,
/*16823*/             OPC_CheckType, MVT::i1,
/*16825*/             OPC_EmitConvertToTarget, 2,
/*16827*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16830*/             OPC_EmitInteger, MVT::i32, 0, 
/*16833*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16845*/           /*Scope*/ 26, /*->16872*/
/*16846*/             OPC_CheckCondCode, ISD::SETGE,
/*16848*/             OPC_MoveParent,
/*16849*/             OPC_MoveParent,
/*16850*/             OPC_CheckType, MVT::i1,
/*16852*/             OPC_EmitConvertToTarget, 2,
/*16854*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16857*/             OPC_EmitInteger, MVT::i32, 0, 
/*16860*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs32ri_or_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*16872*/           0, /*End of Scope*/
/*16873*/         /*Scope*/ 126|128,1/*254*/, /*->17129*/
/*16875*/           OPC_MoveChild, 2,
/*16877*/           OPC_Scope, 24, /*->16903*/ // 10 children in Scope
/*16879*/             OPC_CheckCondCode, ISD::SETEQ,
/*16881*/             OPC_MoveParent,
/*16882*/             OPC_MoveParent,
/*16883*/             OPC_CheckType, MVT::i1,
/*16885*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16888*/             OPC_EmitInteger, MVT::i32, 0, 
/*16891*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*16903*/           /*Scope*/ 24, /*->16928*/
/*16904*/             OPC_CheckCondCode, ISD::SETNE,
/*16906*/             OPC_MoveParent,
/*16907*/             OPC_MoveParent,
/*16908*/             OPC_CheckType, MVT::i1,
/*16910*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16913*/             OPC_EmitInteger, MVT::i32, 0, 
/*16916*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*16928*/           /*Scope*/ 24, /*->16953*/
/*16929*/             OPC_CheckCondCode, ISD::SETULT,
/*16931*/             OPC_MoveParent,
/*16932*/             OPC_MoveParent,
/*16933*/             OPC_CheckType, MVT::i1,
/*16935*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16938*/             OPC_EmitInteger, MVT::i32, 0, 
/*16941*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*16953*/           /*Scope*/ 24, /*->16978*/
/*16954*/             OPC_CheckCondCode, ISD::SETULE,
/*16956*/             OPC_MoveParent,
/*16957*/             OPC_MoveParent,
/*16958*/             OPC_CheckType, MVT::i1,
/*16960*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16963*/             OPC_EmitInteger, MVT::i32, 0, 
/*16966*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*16978*/           /*Scope*/ 24, /*->17003*/
/*16979*/             OPC_CheckCondCode, ISD::SETUGT,
/*16981*/             OPC_MoveParent,
/*16982*/             OPC_MoveParent,
/*16983*/             OPC_CheckType, MVT::i1,
/*16985*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*16988*/             OPC_EmitInteger, MVT::i32, 0, 
/*16991*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17003*/           /*Scope*/ 24, /*->17028*/
/*17004*/             OPC_CheckCondCode, ISD::SETUGE,
/*17006*/             OPC_MoveParent,
/*17007*/             OPC_MoveParent,
/*17008*/             OPC_CheckType, MVT::i1,
/*17010*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17013*/             OPC_EmitInteger, MVT::i32, 0, 
/*17016*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17028*/           /*Scope*/ 24, /*->17053*/
/*17029*/             OPC_CheckCondCode, ISD::SETLT,
/*17031*/             OPC_MoveParent,
/*17032*/             OPC_MoveParent,
/*17033*/             OPC_CheckType, MVT::i1,
/*17035*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17038*/             OPC_EmitInteger, MVT::i32, 0, 
/*17041*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17053*/           /*Scope*/ 24, /*->17078*/
/*17054*/             OPC_CheckCondCode, ISD::SETLE,
/*17056*/             OPC_MoveParent,
/*17057*/             OPC_MoveParent,
/*17058*/             OPC_CheckType, MVT::i1,
/*17060*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17063*/             OPC_EmitInteger, MVT::i32, 0, 
/*17066*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17078*/           /*Scope*/ 24, /*->17103*/
/*17079*/             OPC_CheckCondCode, ISD::SETGT,
/*17081*/             OPC_MoveParent,
/*17082*/             OPC_MoveParent,
/*17083*/             OPC_CheckType, MVT::i1,
/*17085*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17088*/             OPC_EmitInteger, MVT::i32, 0, 
/*17091*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17103*/           /*Scope*/ 24, /*->17128*/
/*17104*/             OPC_CheckCondCode, ISD::SETGE,
/*17106*/             OPC_MoveParent,
/*17107*/             OPC_MoveParent,
/*17108*/             OPC_CheckType, MVT::i1,
/*17110*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17113*/             OPC_EmitInteger, MVT::i32, 0, 
/*17116*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs32rr_or_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*17128*/           0, /*End of Scope*/
/*17129*/         0, /*End of Scope*/
/*17130*/       /*Scope*/ 31|128,4/*543*/, /*->17675*/
/*17132*/         OPC_CheckChild0Type, MVT::i64,
/*17134*/         OPC_RecordChild1, // #2 = $b
/*17135*/         OPC_Scope, 24|128,2/*280*/, /*->17418*/ // 2 children in Scope
/*17138*/           OPC_MoveChild, 1,
/*17140*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17143*/           OPC_MoveParent,
/*17144*/           OPC_MoveChild, 2,
/*17146*/           OPC_Scope, 26, /*->17174*/ // 10 children in Scope
/*17148*/             OPC_CheckCondCode, ISD::SETEQ,
/*17150*/             OPC_MoveParent,
/*17151*/             OPC_MoveParent,
/*17152*/             OPC_CheckType, MVT::i1,
/*17154*/             OPC_EmitConvertToTarget, 2,
/*17156*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17159*/             OPC_EmitInteger, MVT::i32, 0, 
/*17162*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 17
                      // Dst: (SETPEQu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17174*/           /*Scope*/ 26, /*->17201*/
/*17175*/             OPC_CheckCondCode, ISD::SETNE,
/*17177*/             OPC_MoveParent,
/*17178*/             OPC_MoveParent,
/*17179*/             OPC_CheckType, MVT::i1,
/*17181*/             OPC_EmitConvertToTarget, 2,
/*17183*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17186*/             OPC_EmitInteger, MVT::i32, 0, 
/*17189*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 17
                      // Dst: (SETPNEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17201*/           /*Scope*/ 26, /*->17228*/
/*17202*/             OPC_CheckCondCode, ISD::SETULT,
/*17204*/             OPC_MoveParent,
/*17205*/             OPC_MoveParent,
/*17206*/             OPC_CheckType, MVT::i1,
/*17208*/             OPC_EmitConvertToTarget, 2,
/*17210*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17213*/             OPC_EmitInteger, MVT::i32, 0, 
/*17216*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 17
                      // Dst: (SETPLTu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17228*/           /*Scope*/ 26, /*->17255*/
/*17229*/             OPC_CheckCondCode, ISD::SETULE,
/*17231*/             OPC_MoveParent,
/*17232*/             OPC_MoveParent,
/*17233*/             OPC_CheckType, MVT::i1,
/*17235*/             OPC_EmitConvertToTarget, 2,
/*17237*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17240*/             OPC_EmitInteger, MVT::i32, 0, 
/*17243*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 17
                      // Dst: (SETPLEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17255*/           /*Scope*/ 26, /*->17282*/
/*17256*/             OPC_CheckCondCode, ISD::SETUGT,
/*17258*/             OPC_MoveParent,
/*17259*/             OPC_MoveParent,
/*17260*/             OPC_CheckType, MVT::i1,
/*17262*/             OPC_EmitConvertToTarget, 2,
/*17264*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17267*/             OPC_EmitInteger, MVT::i32, 0, 
/*17270*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 17
                      // Dst: (SETPGTu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17282*/           /*Scope*/ 26, /*->17309*/
/*17283*/             OPC_CheckCondCode, ISD::SETUGE,
/*17285*/             OPC_MoveParent,
/*17286*/             OPC_MoveParent,
/*17287*/             OPC_CheckType, MVT::i1,
/*17289*/             OPC_EmitConvertToTarget, 2,
/*17291*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17294*/             OPC_EmitInteger, MVT::i32, 0, 
/*17297*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 17
                      // Dst: (SETPGEu64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17309*/           /*Scope*/ 26, /*->17336*/
/*17310*/             OPC_CheckCondCode, ISD::SETLT,
/*17312*/             OPC_MoveParent,
/*17313*/             OPC_MoveParent,
/*17314*/             OPC_CheckType, MVT::i1,
/*17316*/             OPC_EmitConvertToTarget, 2,
/*17318*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17321*/             OPC_EmitInteger, MVT::i32, 0, 
/*17324*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 17
                      // Dst: (SETPLTs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17336*/           /*Scope*/ 26, /*->17363*/
/*17337*/             OPC_CheckCondCode, ISD::SETLE,
/*17339*/             OPC_MoveParent,
/*17340*/             OPC_MoveParent,
/*17341*/             OPC_CheckType, MVT::i1,
/*17343*/             OPC_EmitConvertToTarget, 2,
/*17345*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17348*/             OPC_EmitInteger, MVT::i32, 0, 
/*17351*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 17
                      // Dst: (SETPLEs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17363*/           /*Scope*/ 26, /*->17390*/
/*17364*/             OPC_CheckCondCode, ISD::SETGT,
/*17366*/             OPC_MoveParent,
/*17367*/             OPC_MoveParent,
/*17368*/             OPC_CheckType, MVT::i1,
/*17370*/             OPC_EmitConvertToTarget, 2,
/*17372*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17375*/             OPC_EmitInteger, MVT::i32, 0, 
/*17378*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 17
                      // Dst: (SETPGTs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17390*/           /*Scope*/ 26, /*->17417*/
/*17391*/             OPC_CheckCondCode, ISD::SETGE,
/*17393*/             OPC_MoveParent,
/*17394*/             OPC_MoveParent,
/*17395*/             OPC_CheckType, MVT::i1,
/*17397*/             OPC_EmitConvertToTarget, 2,
/*17399*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17402*/             OPC_EmitInteger, MVT::i32, 0, 
/*17405*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 17
                      // Dst: (SETPGEs64ri_or_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*17417*/           0, /*End of Scope*/
/*17418*/         /*Scope*/ 126|128,1/*254*/, /*->17674*/
/*17420*/           OPC_MoveChild, 2,
/*17422*/           OPC_Scope, 24, /*->17448*/ // 10 children in Scope
/*17424*/             OPC_CheckCondCode, ISD::SETEQ,
/*17426*/             OPC_MoveParent,
/*17427*/             OPC_MoveParent,
/*17428*/             OPC_CheckType, MVT::i1,
/*17430*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17433*/             OPC_EmitInteger, MVT::i32, 0, 
/*17436*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 14
                      // Dst: (SETPEQu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17448*/           /*Scope*/ 24, /*->17473*/
/*17449*/             OPC_CheckCondCode, ISD::SETNE,
/*17451*/             OPC_MoveParent,
/*17452*/             OPC_MoveParent,
/*17453*/             OPC_CheckType, MVT::i1,
/*17455*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17458*/             OPC_EmitInteger, MVT::i32, 0, 
/*17461*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 14
                      // Dst: (SETPNEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17473*/           /*Scope*/ 24, /*->17498*/
/*17474*/             OPC_CheckCondCode, ISD::SETULT,
/*17476*/             OPC_MoveParent,
/*17477*/             OPC_MoveParent,
/*17478*/             OPC_CheckType, MVT::i1,
/*17480*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17483*/             OPC_EmitInteger, MVT::i32, 0, 
/*17486*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 14
                      // Dst: (SETPLTu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17498*/           /*Scope*/ 24, /*->17523*/
/*17499*/             OPC_CheckCondCode, ISD::SETULE,
/*17501*/             OPC_MoveParent,
/*17502*/             OPC_MoveParent,
/*17503*/             OPC_CheckType, MVT::i1,
/*17505*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17508*/             OPC_EmitInteger, MVT::i32, 0, 
/*17511*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 14
                      // Dst: (SETPLEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17523*/           /*Scope*/ 24, /*->17548*/
/*17524*/             OPC_CheckCondCode, ISD::SETUGT,
/*17526*/             OPC_MoveParent,
/*17527*/             OPC_MoveParent,
/*17528*/             OPC_CheckType, MVT::i1,
/*17530*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17533*/             OPC_EmitInteger, MVT::i32, 0, 
/*17536*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 14
                      // Dst: (SETPGTu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17548*/           /*Scope*/ 24, /*->17573*/
/*17549*/             OPC_CheckCondCode, ISD::SETUGE,
/*17551*/             OPC_MoveParent,
/*17552*/             OPC_MoveParent,
/*17553*/             OPC_CheckType, MVT::i1,
/*17555*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17558*/             OPC_EmitInteger, MVT::i32, 0, 
/*17561*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 14
                      // Dst: (SETPGEu64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17573*/           /*Scope*/ 24, /*->17598*/
/*17574*/             OPC_CheckCondCode, ISD::SETLT,
/*17576*/             OPC_MoveParent,
/*17577*/             OPC_MoveParent,
/*17578*/             OPC_CheckType, MVT::i1,
/*17580*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17583*/             OPC_EmitInteger, MVT::i32, 0, 
/*17586*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 14
                      // Dst: (SETPLTs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17598*/           /*Scope*/ 24, /*->17623*/
/*17599*/             OPC_CheckCondCode, ISD::SETLE,
/*17601*/             OPC_MoveParent,
/*17602*/             OPC_MoveParent,
/*17603*/             OPC_CheckType, MVT::i1,
/*17605*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17608*/             OPC_EmitInteger, MVT::i32, 0, 
/*17611*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 14
                      // Dst: (SETPLEs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17623*/           /*Scope*/ 24, /*->17648*/
/*17624*/             OPC_CheckCondCode, ISD::SETGT,
/*17626*/             OPC_MoveParent,
/*17627*/             OPC_MoveParent,
/*17628*/             OPC_CheckType, MVT::i1,
/*17630*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17633*/             OPC_EmitInteger, MVT::i32, 0, 
/*17636*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 14
                      // Dst: (SETPGTs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17648*/           /*Scope*/ 24, /*->17673*/
/*17649*/             OPC_CheckCondCode, ISD::SETGE,
/*17651*/             OPC_MoveParent,
/*17652*/             OPC_MoveParent,
/*17653*/             OPC_CheckType, MVT::i1,
/*17655*/             OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17658*/             OPC_EmitInteger, MVT::i32, 0, 
/*17661*/             OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_or_not_r), 0,
                          1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 14
                      // Dst: (SETPGEs64rr_or_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*17673*/           0, /*End of Scope*/
/*17674*/         0, /*End of Scope*/
/*17675*/       /*Scope*/ 51|128,2/*307*/, /*->17984*/
/*17677*/         OPC_CheckChild0Type, MVT::f32,
/*17679*/         OPC_RecordChild1, // #2 = $b
/*17680*/         OPC_MoveChild, 2,
/*17682*/         OPC_Scope, 24, /*->17708*/ // 12 children in Scope
/*17684*/           OPC_CheckCondCode, ISD::SETUEQ,
/*17686*/           OPC_MoveParent,
/*17687*/           OPC_MoveParent,
/*17688*/           OPC_CheckType, MVT::i1,
/*17690*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17693*/           OPC_EmitInteger, MVT::i32, 0, 
/*17696*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17708*/         /*Scope*/ 24, /*->17733*/
/*17709*/           OPC_CheckCondCode, ISD::SETOEQ,
/*17711*/           OPC_MoveParent,
/*17712*/           OPC_MoveParent,
/*17713*/           OPC_CheckType, MVT::i1,
/*17715*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17718*/           OPC_EmitInteger, MVT::i32, 0, 
/*17721*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17733*/         /*Scope*/ 24, /*->17758*/
/*17734*/           OPC_CheckCondCode, ISD::SETUNE,
/*17736*/           OPC_MoveParent,
/*17737*/           OPC_MoveParent,
/*17738*/           OPC_CheckType, MVT::i1,
/*17740*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17743*/           OPC_EmitInteger, MVT::i32, 0, 
/*17746*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 14
                    // Dst: (SETPNEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17758*/         /*Scope*/ 24, /*->17783*/
/*17759*/           OPC_CheckCondCode, ISD::SETONE,
/*17761*/           OPC_MoveParent,
/*17762*/           OPC_MoveParent,
/*17763*/           OPC_CheckType, MVT::i1,
/*17765*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17768*/           OPC_EmitInteger, MVT::i32, 0, 
/*17771*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 14
                    // Dst: (SETPNEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17783*/         /*Scope*/ 24, /*->17808*/
/*17784*/           OPC_CheckCondCode, ISD::SETULT,
/*17786*/           OPC_MoveParent,
/*17787*/           OPC_MoveParent,
/*17788*/           OPC_CheckType, MVT::i1,
/*17790*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17793*/           OPC_EmitInteger, MVT::i32, 0, 
/*17796*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 14
                    // Dst: (SETPLTf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17808*/         /*Scope*/ 24, /*->17833*/
/*17809*/           OPC_CheckCondCode, ISD::SETOLT,
/*17811*/           OPC_MoveParent,
/*17812*/           OPC_MoveParent,
/*17813*/           OPC_CheckType, MVT::i1,
/*17815*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17818*/           OPC_EmitInteger, MVT::i32, 0, 
/*17821*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 14
                    // Dst: (SETPLTf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17833*/         /*Scope*/ 24, /*->17858*/
/*17834*/           OPC_CheckCondCode, ISD::SETULE,
/*17836*/           OPC_MoveParent,
/*17837*/           OPC_MoveParent,
/*17838*/           OPC_CheckType, MVT::i1,
/*17840*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17843*/           OPC_EmitInteger, MVT::i32, 0, 
/*17846*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 14
                    // Dst: (SETPLEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17858*/         /*Scope*/ 24, /*->17883*/
/*17859*/           OPC_CheckCondCode, ISD::SETOLE,
/*17861*/           OPC_MoveParent,
/*17862*/           OPC_MoveParent,
/*17863*/           OPC_CheckType, MVT::i1,
/*17865*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17868*/           OPC_EmitInteger, MVT::i32, 0, 
/*17871*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 14
                    // Dst: (SETPLEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17883*/         /*Scope*/ 24, /*->17908*/
/*17884*/           OPC_CheckCondCode, ISD::SETUGT,
/*17886*/           OPC_MoveParent,
/*17887*/           OPC_MoveParent,
/*17888*/           OPC_CheckType, MVT::i1,
/*17890*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17893*/           OPC_EmitInteger, MVT::i32, 0, 
/*17896*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17908*/         /*Scope*/ 24, /*->17933*/
/*17909*/           OPC_CheckCondCode, ISD::SETOGT,
/*17911*/           OPC_MoveParent,
/*17912*/           OPC_MoveParent,
/*17913*/           OPC_CheckType, MVT::i1,
/*17915*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17918*/           OPC_EmitInteger, MVT::i32, 0, 
/*17921*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17933*/         /*Scope*/ 24, /*->17958*/
/*17934*/           OPC_CheckCondCode, ISD::SETUGE,
/*17936*/           OPC_MoveParent,
/*17937*/           OPC_MoveParent,
/*17938*/           OPC_CheckType, MVT::i1,
/*17940*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17943*/           OPC_EmitInteger, MVT::i32, 0, 
/*17946*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf32rr_or_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17958*/         /*Scope*/ 24, /*->17983*/
/*17959*/           OPC_CheckCondCode, ISD::SETOGE,
/*17961*/           OPC_MoveParent,
/*17962*/           OPC_MoveParent,
/*17963*/           OPC_CheckType, MVT::i1,
/*17965*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*17968*/           OPC_EmitInteger, MVT::i32, 0, 
/*17971*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf32rr_or_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*17983*/         0, /*End of Scope*/
/*17984*/       /*Scope*/ 51|128,2/*307*/, /*->18293*/
/*17986*/         OPC_CheckChild0Type, MVT::f64,
/*17988*/         OPC_RecordChild1, // #2 = $b
/*17989*/         OPC_MoveChild, 2,
/*17991*/         OPC_Scope, 24, /*->18017*/ // 12 children in Scope
/*17993*/           OPC_CheckCondCode, ISD::SETUEQ,
/*17995*/           OPC_MoveParent,
/*17996*/           OPC_MoveParent,
/*17997*/           OPC_CheckType, MVT::i1,
/*17999*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18002*/           OPC_EmitInteger, MVT::i32, 0, 
/*18005*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18017*/         /*Scope*/ 24, /*->18042*/
/*18018*/           OPC_CheckCondCode, ISD::SETOEQ,
/*18020*/           OPC_MoveParent,
/*18021*/           OPC_MoveParent,
/*18022*/           OPC_CheckType, MVT::i1,
/*18024*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18027*/           OPC_EmitInteger, MVT::i32, 0, 
/*18030*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 14
                    // Dst: (SETPEQf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18042*/         /*Scope*/ 24, /*->18067*/
/*18043*/           OPC_CheckCondCode, ISD::SETUNE,
/*18045*/           OPC_MoveParent,
/*18046*/           OPC_MoveParent,
/*18047*/           OPC_CheckType, MVT::i1,
/*18049*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18052*/           OPC_EmitInteger, MVT::i32, 0, 
/*18055*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 14
                    // Dst: (SETPNEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18067*/         /*Scope*/ 24, /*->18092*/
/*18068*/           OPC_CheckCondCode, ISD::SETONE,
/*18070*/           OPC_MoveParent,
/*18071*/           OPC_MoveParent,
/*18072*/           OPC_CheckType, MVT::i1,
/*18074*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18077*/           OPC_EmitInteger, MVT::i32, 0, 
/*18080*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 14
                    // Dst: (SETPNEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18092*/         /*Scope*/ 24, /*->18117*/
/*18093*/           OPC_CheckCondCode, ISD::SETULT,
/*18095*/           OPC_MoveParent,
/*18096*/           OPC_MoveParent,
/*18097*/           OPC_CheckType, MVT::i1,
/*18099*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18102*/           OPC_EmitInteger, MVT::i32, 0, 
/*18105*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 14
                    // Dst: (SETPLTf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18117*/         /*Scope*/ 24, /*->18142*/
/*18118*/           OPC_CheckCondCode, ISD::SETOLT,
/*18120*/           OPC_MoveParent,
/*18121*/           OPC_MoveParent,
/*18122*/           OPC_CheckType, MVT::i1,
/*18124*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18127*/           OPC_EmitInteger, MVT::i32, 0, 
/*18130*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 14
                    // Dst: (SETPLTf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18142*/         /*Scope*/ 24, /*->18167*/
/*18143*/           OPC_CheckCondCode, ISD::SETULE,
/*18145*/           OPC_MoveParent,
/*18146*/           OPC_MoveParent,
/*18147*/           OPC_CheckType, MVT::i1,
/*18149*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18152*/           OPC_EmitInteger, MVT::i32, 0, 
/*18155*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 14
                    // Dst: (SETPLEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18167*/         /*Scope*/ 24, /*->18192*/
/*18168*/           OPC_CheckCondCode, ISD::SETOLE,
/*18170*/           OPC_MoveParent,
/*18171*/           OPC_MoveParent,
/*18172*/           OPC_CheckType, MVT::i1,
/*18174*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18177*/           OPC_EmitInteger, MVT::i32, 0, 
/*18180*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 14
                    // Dst: (SETPLEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18192*/         /*Scope*/ 24, /*->18217*/
/*18193*/           OPC_CheckCondCode, ISD::SETUGT,
/*18195*/           OPC_MoveParent,
/*18196*/           OPC_MoveParent,
/*18197*/           OPC_CheckType, MVT::i1,
/*18199*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18202*/           OPC_EmitInteger, MVT::i32, 0, 
/*18205*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18217*/         /*Scope*/ 24, /*->18242*/
/*18218*/           OPC_CheckCondCode, ISD::SETOGT,
/*18220*/           OPC_MoveParent,
/*18221*/           OPC_MoveParent,
/*18222*/           OPC_CheckType, MVT::i1,
/*18224*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18227*/           OPC_EmitInteger, MVT::i32, 0, 
/*18230*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 14
                    // Dst: (SETPGTf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18242*/         /*Scope*/ 24, /*->18267*/
/*18243*/           OPC_CheckCondCode, ISD::SETUGE,
/*18245*/           OPC_MoveParent,
/*18246*/           OPC_MoveParent,
/*18247*/           OPC_CheckType, MVT::i1,
/*18249*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18252*/           OPC_EmitInteger, MVT::i32, 0, 
/*18255*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf64rr_or_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18267*/         /*Scope*/ 24, /*->18292*/
/*18268*/           OPC_CheckCondCode, ISD::SETOGE,
/*18270*/           OPC_MoveParent,
/*18271*/           OPC_MoveParent,
/*18272*/           OPC_CheckType, MVT::i1,
/*18274*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18277*/           OPC_EmitInteger, MVT::i32, 0, 
/*18280*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 14
                    // Dst: (SETPGEf64rr_or_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*18292*/         0, /*End of Scope*/
/*18293*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*18295*/   /*Scope*/ 96|128,6/*864*/, /*->19161*/
/*18297*/     OPC_RecordChild0, // #0 = $c
/*18298*/     OPC_MoveChild, 1,
/*18300*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*18303*/     OPC_RecordChild0, // #1 = $a
/*18304*/     OPC_Scope, 27|128,2/*283*/, /*->18590*/ // 3 children in Scope
/*18307*/       OPC_CheckChild0Type, MVT::i16,
/*18309*/       OPC_RecordChild1, // #2 = $b
/*18310*/       OPC_MoveChild, 1,
/*18312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18315*/       OPC_MoveParent,
/*18316*/       OPC_MoveChild, 2,
/*18318*/       OPC_Scope, 26, /*->18346*/ // 10 children in Scope
/*18320*/         OPC_CheckCondCode, ISD::SETEQ,
/*18322*/         OPC_MoveParent,
/*18323*/         OPC_MoveParent,
/*18324*/         OPC_CheckType, MVT::i1,
/*18326*/         OPC_EmitConvertToTarget, 2,
/*18328*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18331*/         OPC_EmitInteger, MVT::i32, 0, 
/*18334*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18346*/       /*Scope*/ 26, /*->18373*/
/*18347*/         OPC_CheckCondCode, ISD::SETNE,
/*18349*/         OPC_MoveParent,
/*18350*/         OPC_MoveParent,
/*18351*/         OPC_CheckType, MVT::i1,
/*18353*/         OPC_EmitConvertToTarget, 2,
/*18355*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18358*/         OPC_EmitInteger, MVT::i32, 0, 
/*18361*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18373*/       /*Scope*/ 26, /*->18400*/
/*18374*/         OPC_CheckCondCode, ISD::SETULT,
/*18376*/         OPC_MoveParent,
/*18377*/         OPC_MoveParent,
/*18378*/         OPC_CheckType, MVT::i1,
/*18380*/         OPC_EmitConvertToTarget, 2,
/*18382*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18385*/         OPC_EmitInteger, MVT::i32, 0, 
/*18388*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18400*/       /*Scope*/ 26, /*->18427*/
/*18401*/         OPC_CheckCondCode, ISD::SETULE,
/*18403*/         OPC_MoveParent,
/*18404*/         OPC_MoveParent,
/*18405*/         OPC_CheckType, MVT::i1,
/*18407*/         OPC_EmitConvertToTarget, 2,
/*18409*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18412*/         OPC_EmitInteger, MVT::i32, 0, 
/*18415*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18427*/       /*Scope*/ 26, /*->18454*/
/*18428*/         OPC_CheckCondCode, ISD::SETUGT,
/*18430*/         OPC_MoveParent,
/*18431*/         OPC_MoveParent,
/*18432*/         OPC_CheckType, MVT::i1,
/*18434*/         OPC_EmitConvertToTarget, 2,
/*18436*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18439*/         OPC_EmitInteger, MVT::i32, 0, 
/*18442*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18454*/       /*Scope*/ 26, /*->18481*/
/*18455*/         OPC_CheckCondCode, ISD::SETUGE,
/*18457*/         OPC_MoveParent,
/*18458*/         OPC_MoveParent,
/*18459*/         OPC_CheckType, MVT::i1,
/*18461*/         OPC_EmitConvertToTarget, 2,
/*18463*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18466*/         OPC_EmitInteger, MVT::i32, 0, 
/*18469*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18481*/       /*Scope*/ 26, /*->18508*/
/*18482*/         OPC_CheckCondCode, ISD::SETLT,
/*18484*/         OPC_MoveParent,
/*18485*/         OPC_MoveParent,
/*18486*/         OPC_CheckType, MVT::i1,
/*18488*/         OPC_EmitConvertToTarget, 2,
/*18490*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18493*/         OPC_EmitInteger, MVT::i32, 0, 
/*18496*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18508*/       /*Scope*/ 26, /*->18535*/
/*18509*/         OPC_CheckCondCode, ISD::SETLE,
/*18511*/         OPC_MoveParent,
/*18512*/         OPC_MoveParent,
/*18513*/         OPC_CheckType, MVT::i1,
/*18515*/         OPC_EmitConvertToTarget, 2,
/*18517*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18520*/         OPC_EmitInteger, MVT::i32, 0, 
/*18523*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18535*/       /*Scope*/ 26, /*->18562*/
/*18536*/         OPC_CheckCondCode, ISD::SETGT,
/*18538*/         OPC_MoveParent,
/*18539*/         OPC_MoveParent,
/*18540*/         OPC_CheckType, MVT::i1,
/*18542*/         OPC_EmitConvertToTarget, 2,
/*18544*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18547*/         OPC_EmitInteger, MVT::i32, 0, 
/*18550*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18562*/       /*Scope*/ 26, /*->18589*/
/*18563*/         OPC_CheckCondCode, ISD::SETGE,
/*18565*/         OPC_MoveParent,
/*18566*/         OPC_MoveParent,
/*18567*/         OPC_CheckType, MVT::i1,
/*18569*/         OPC_EmitConvertToTarget, 2,
/*18571*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18574*/         OPC_EmitInteger, MVT::i32, 0, 
/*18577*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs16ri_or_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*18589*/       0, /*End of Scope*/
/*18590*/     /*Scope*/ 27|128,2/*283*/, /*->18875*/
/*18592*/       OPC_CheckChild0Type, MVT::i32,
/*18594*/       OPC_RecordChild1, // #2 = $b
/*18595*/       OPC_MoveChild, 1,
/*18597*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18600*/       OPC_MoveParent,
/*18601*/       OPC_MoveChild, 2,
/*18603*/       OPC_Scope, 26, /*->18631*/ // 10 children in Scope
/*18605*/         OPC_CheckCondCode, ISD::SETEQ,
/*18607*/         OPC_MoveParent,
/*18608*/         OPC_MoveParent,
/*18609*/         OPC_CheckType, MVT::i1,
/*18611*/         OPC_EmitConvertToTarget, 2,
/*18613*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18616*/         OPC_EmitInteger, MVT::i32, 0, 
/*18619*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18631*/       /*Scope*/ 26, /*->18658*/
/*18632*/         OPC_CheckCondCode, ISD::SETNE,
/*18634*/         OPC_MoveParent,
/*18635*/         OPC_MoveParent,
/*18636*/         OPC_CheckType, MVT::i1,
/*18638*/         OPC_EmitConvertToTarget, 2,
/*18640*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18643*/         OPC_EmitInteger, MVT::i32, 0, 
/*18646*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18658*/       /*Scope*/ 26, /*->18685*/
/*18659*/         OPC_CheckCondCode, ISD::SETULT,
/*18661*/         OPC_MoveParent,
/*18662*/         OPC_MoveParent,
/*18663*/         OPC_CheckType, MVT::i1,
/*18665*/         OPC_EmitConvertToTarget, 2,
/*18667*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18670*/         OPC_EmitInteger, MVT::i32, 0, 
/*18673*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18685*/       /*Scope*/ 26, /*->18712*/
/*18686*/         OPC_CheckCondCode, ISD::SETULE,
/*18688*/         OPC_MoveParent,
/*18689*/         OPC_MoveParent,
/*18690*/         OPC_CheckType, MVT::i1,
/*18692*/         OPC_EmitConvertToTarget, 2,
/*18694*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18697*/         OPC_EmitInteger, MVT::i32, 0, 
/*18700*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18712*/       /*Scope*/ 26, /*->18739*/
/*18713*/         OPC_CheckCondCode, ISD::SETUGT,
/*18715*/         OPC_MoveParent,
/*18716*/         OPC_MoveParent,
/*18717*/         OPC_CheckType, MVT::i1,
/*18719*/         OPC_EmitConvertToTarget, 2,
/*18721*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18724*/         OPC_EmitInteger, MVT::i32, 0, 
/*18727*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18739*/       /*Scope*/ 26, /*->18766*/
/*18740*/         OPC_CheckCondCode, ISD::SETUGE,
/*18742*/         OPC_MoveParent,
/*18743*/         OPC_MoveParent,
/*18744*/         OPC_CheckType, MVT::i1,
/*18746*/         OPC_EmitConvertToTarget, 2,
/*18748*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18751*/         OPC_EmitInteger, MVT::i32, 0, 
/*18754*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18766*/       /*Scope*/ 26, /*->18793*/
/*18767*/         OPC_CheckCondCode, ISD::SETLT,
/*18769*/         OPC_MoveParent,
/*18770*/         OPC_MoveParent,
/*18771*/         OPC_CheckType, MVT::i1,
/*18773*/         OPC_EmitConvertToTarget, 2,
/*18775*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18778*/         OPC_EmitInteger, MVT::i32, 0, 
/*18781*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18793*/       /*Scope*/ 26, /*->18820*/
/*18794*/         OPC_CheckCondCode, ISD::SETLE,
/*18796*/         OPC_MoveParent,
/*18797*/         OPC_MoveParent,
/*18798*/         OPC_CheckType, MVT::i1,
/*18800*/         OPC_EmitConvertToTarget, 2,
/*18802*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18805*/         OPC_EmitInteger, MVT::i32, 0, 
/*18808*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18820*/       /*Scope*/ 26, /*->18847*/
/*18821*/         OPC_CheckCondCode, ISD::SETGT,
/*18823*/         OPC_MoveParent,
/*18824*/         OPC_MoveParent,
/*18825*/         OPC_CheckType, MVT::i1,
/*18827*/         OPC_EmitConvertToTarget, 2,
/*18829*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18832*/         OPC_EmitInteger, MVT::i32, 0, 
/*18835*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18847*/       /*Scope*/ 26, /*->18874*/
/*18848*/         OPC_CheckCondCode, ISD::SETGE,
/*18850*/         OPC_MoveParent,
/*18851*/         OPC_MoveParent,
/*18852*/         OPC_CheckType, MVT::i1,
/*18854*/         OPC_EmitConvertToTarget, 2,
/*18856*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18859*/         OPC_EmitInteger, MVT::i32, 0, 
/*18862*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs32ri_or_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*18874*/       0, /*End of Scope*/
/*18875*/     /*Scope*/ 27|128,2/*283*/, /*->19160*/
/*18877*/       OPC_CheckChild0Type, MVT::i64,
/*18879*/       OPC_RecordChild1, // #2 = $b
/*18880*/       OPC_MoveChild, 1,
/*18882*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18885*/       OPC_MoveParent,
/*18886*/       OPC_MoveChild, 2,
/*18888*/       OPC_Scope, 26, /*->18916*/ // 10 children in Scope
/*18890*/         OPC_CheckCondCode, ISD::SETEQ,
/*18892*/         OPC_MoveParent,
/*18893*/         OPC_MoveParent,
/*18894*/         OPC_CheckType, MVT::i1,
/*18896*/         OPC_EmitConvertToTarget, 2,
/*18898*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18901*/         OPC_EmitInteger, MVT::i32, 0, 
/*18904*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*18916*/       /*Scope*/ 26, /*->18943*/
/*18917*/         OPC_CheckCondCode, ISD::SETNE,
/*18919*/         OPC_MoveParent,
/*18920*/         OPC_MoveParent,
/*18921*/         OPC_CheckType, MVT::i1,
/*18923*/         OPC_EmitConvertToTarget, 2,
/*18925*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18928*/         OPC_EmitInteger, MVT::i32, 0, 
/*18931*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*18943*/       /*Scope*/ 26, /*->18970*/
/*18944*/         OPC_CheckCondCode, ISD::SETULT,
/*18946*/         OPC_MoveParent,
/*18947*/         OPC_MoveParent,
/*18948*/         OPC_CheckType, MVT::i1,
/*18950*/         OPC_EmitConvertToTarget, 2,
/*18952*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18955*/         OPC_EmitInteger, MVT::i32, 0, 
/*18958*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*18970*/       /*Scope*/ 26, /*->18997*/
/*18971*/         OPC_CheckCondCode, ISD::SETULE,
/*18973*/         OPC_MoveParent,
/*18974*/         OPC_MoveParent,
/*18975*/         OPC_CheckType, MVT::i1,
/*18977*/         OPC_EmitConvertToTarget, 2,
/*18979*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*18982*/         OPC_EmitInteger, MVT::i32, 0, 
/*18985*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*18997*/       /*Scope*/ 26, /*->19024*/
/*18998*/         OPC_CheckCondCode, ISD::SETUGT,
/*19000*/         OPC_MoveParent,
/*19001*/         OPC_MoveParent,
/*19002*/         OPC_CheckType, MVT::i1,
/*19004*/         OPC_EmitConvertToTarget, 2,
/*19006*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19009*/         OPC_EmitInteger, MVT::i32, 0, 
/*19012*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19024*/       /*Scope*/ 26, /*->19051*/
/*19025*/         OPC_CheckCondCode, ISD::SETUGE,
/*19027*/         OPC_MoveParent,
/*19028*/         OPC_MoveParent,
/*19029*/         OPC_CheckType, MVT::i1,
/*19031*/         OPC_EmitConvertToTarget, 2,
/*19033*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19036*/         OPC_EmitInteger, MVT::i32, 0, 
/*19039*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19051*/       /*Scope*/ 26, /*->19078*/
/*19052*/         OPC_CheckCondCode, ISD::SETLT,
/*19054*/         OPC_MoveParent,
/*19055*/         OPC_MoveParent,
/*19056*/         OPC_CheckType, MVT::i1,
/*19058*/         OPC_EmitConvertToTarget, 2,
/*19060*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19063*/         OPC_EmitInteger, MVT::i32, 0, 
/*19066*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19078*/       /*Scope*/ 26, /*->19105*/
/*19079*/         OPC_CheckCondCode, ISD::SETLE,
/*19081*/         OPC_MoveParent,
/*19082*/         OPC_MoveParent,
/*19083*/         OPC_CheckType, MVT::i1,
/*19085*/         OPC_EmitConvertToTarget, 2,
/*19087*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19090*/         OPC_EmitInteger, MVT::i32, 0, 
/*19093*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19105*/       /*Scope*/ 26, /*->19132*/
/*19106*/         OPC_CheckCondCode, ISD::SETGT,
/*19108*/         OPC_MoveParent,
/*19109*/         OPC_MoveParent,
/*19110*/         OPC_CheckType, MVT::i1,
/*19112*/         OPC_EmitConvertToTarget, 2,
/*19114*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19117*/         OPC_EmitInteger, MVT::i32, 0, 
/*19120*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19132*/       /*Scope*/ 26, /*->19159*/
/*19133*/         OPC_CheckCondCode, ISD::SETGE,
/*19135*/         OPC_MoveParent,
/*19136*/         OPC_MoveParent,
/*19137*/         OPC_CheckType, MVT::i1,
/*19139*/         OPC_EmitConvertToTarget, 2,
/*19141*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19144*/         OPC_EmitInteger, MVT::i32, 0, 
/*19147*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs64ri_or_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*19159*/       0, /*End of Scope*/
/*19160*/     0, /*End of Scope*/
/*19161*/   /*Scope*/ 49|128,11/*1457*/, /*->20620*/
/*19163*/     OPC_MoveChild, 0,
/*19165*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*19168*/     OPC_RecordChild0, // #0 = $a
/*19169*/     OPC_Scope, 11|128,2/*267*/, /*->19439*/ // 5 children in Scope
/*19172*/       OPC_CheckChild0Type, MVT::i16,
/*19174*/       OPC_RecordChild1, // #1 = $b
/*19175*/       OPC_MoveChild, 2,
/*19177*/       OPC_Scope, 25, /*->19204*/ // 10 children in Scope
/*19179*/         OPC_CheckCondCode, ISD::SETEQ,
/*19181*/         OPC_MoveParent,
/*19182*/         OPC_MoveParent,
/*19183*/         OPC_RecordChild1, // #2 = $c
/*19184*/         OPC_CheckType, MVT::i1,
/*19186*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19189*/         OPC_EmitInteger, MVT::i32, 0, 
/*19192*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19204*/       /*Scope*/ 25, /*->19230*/
/*19205*/         OPC_CheckCondCode, ISD::SETNE,
/*19207*/         OPC_MoveParent,
/*19208*/         OPC_MoveParent,
/*19209*/         OPC_RecordChild1, // #2 = $c
/*19210*/         OPC_CheckType, MVT::i1,
/*19212*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19215*/         OPC_EmitInteger, MVT::i32, 0, 
/*19218*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19230*/       /*Scope*/ 25, /*->19256*/
/*19231*/         OPC_CheckCondCode, ISD::SETULT,
/*19233*/         OPC_MoveParent,
/*19234*/         OPC_MoveParent,
/*19235*/         OPC_RecordChild1, // #2 = $c
/*19236*/         OPC_CheckType, MVT::i1,
/*19238*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19241*/         OPC_EmitInteger, MVT::i32, 0, 
/*19244*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19256*/       /*Scope*/ 25, /*->19282*/
/*19257*/         OPC_CheckCondCode, ISD::SETULE,
/*19259*/         OPC_MoveParent,
/*19260*/         OPC_MoveParent,
/*19261*/         OPC_RecordChild1, // #2 = $c
/*19262*/         OPC_CheckType, MVT::i1,
/*19264*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19267*/         OPC_EmitInteger, MVT::i32, 0, 
/*19270*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19282*/       /*Scope*/ 25, /*->19308*/
/*19283*/         OPC_CheckCondCode, ISD::SETUGT,
/*19285*/         OPC_MoveParent,
/*19286*/         OPC_MoveParent,
/*19287*/         OPC_RecordChild1, // #2 = $c
/*19288*/         OPC_CheckType, MVT::i1,
/*19290*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19293*/         OPC_EmitInteger, MVT::i32, 0, 
/*19296*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19308*/       /*Scope*/ 25, /*->19334*/
/*19309*/         OPC_CheckCondCode, ISD::SETUGE,
/*19311*/         OPC_MoveParent,
/*19312*/         OPC_MoveParent,
/*19313*/         OPC_RecordChild1, // #2 = $c
/*19314*/         OPC_CheckType, MVT::i1,
/*19316*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19319*/         OPC_EmitInteger, MVT::i32, 0, 
/*19322*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19334*/       /*Scope*/ 25, /*->19360*/
/*19335*/         OPC_CheckCondCode, ISD::SETLT,
/*19337*/         OPC_MoveParent,
/*19338*/         OPC_MoveParent,
/*19339*/         OPC_RecordChild1, // #2 = $c
/*19340*/         OPC_CheckType, MVT::i1,
/*19342*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19345*/         OPC_EmitInteger, MVT::i32, 0, 
/*19348*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19360*/       /*Scope*/ 25, /*->19386*/
/*19361*/         OPC_CheckCondCode, ISD::SETLE,
/*19363*/         OPC_MoveParent,
/*19364*/         OPC_MoveParent,
/*19365*/         OPC_RecordChild1, // #2 = $c
/*19366*/         OPC_CheckType, MVT::i1,
/*19368*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19371*/         OPC_EmitInteger, MVT::i32, 0, 
/*19374*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19386*/       /*Scope*/ 25, /*->19412*/
/*19387*/         OPC_CheckCondCode, ISD::SETGT,
/*19389*/         OPC_MoveParent,
/*19390*/         OPC_MoveParent,
/*19391*/         OPC_RecordChild1, // #2 = $c
/*19392*/         OPC_CheckType, MVT::i1,
/*19394*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19397*/         OPC_EmitInteger, MVT::i32, 0, 
/*19400*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19412*/       /*Scope*/ 25, /*->19438*/
/*19413*/         OPC_CheckCondCode, ISD::SETGE,
/*19415*/         OPC_MoveParent,
/*19416*/         OPC_MoveParent,
/*19417*/         OPC_RecordChild1, // #2 = $c
/*19418*/         OPC_CheckType, MVT::i1,
/*19420*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19423*/         OPC_EmitInteger, MVT::i32, 0, 
/*19426*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*19438*/       0, /*End of Scope*/
/*19439*/     /*Scope*/ 11|128,2/*267*/, /*->19708*/
/*19441*/       OPC_CheckChild0Type, MVT::i32,
/*19443*/       OPC_RecordChild1, // #1 = $b
/*19444*/       OPC_MoveChild, 2,
/*19446*/       OPC_Scope, 25, /*->19473*/ // 10 children in Scope
/*19448*/         OPC_CheckCondCode, ISD::SETEQ,
/*19450*/         OPC_MoveParent,
/*19451*/         OPC_MoveParent,
/*19452*/         OPC_RecordChild1, // #2 = $c
/*19453*/         OPC_CheckType, MVT::i1,
/*19455*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19458*/         OPC_EmitInteger, MVT::i32, 0, 
/*19461*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19473*/       /*Scope*/ 25, /*->19499*/
/*19474*/         OPC_CheckCondCode, ISD::SETNE,
/*19476*/         OPC_MoveParent,
/*19477*/         OPC_MoveParent,
/*19478*/         OPC_RecordChild1, // #2 = $c
/*19479*/         OPC_CheckType, MVT::i1,
/*19481*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19484*/         OPC_EmitInteger, MVT::i32, 0, 
/*19487*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19499*/       /*Scope*/ 25, /*->19525*/
/*19500*/         OPC_CheckCondCode, ISD::SETULT,
/*19502*/         OPC_MoveParent,
/*19503*/         OPC_MoveParent,
/*19504*/         OPC_RecordChild1, // #2 = $c
/*19505*/         OPC_CheckType, MVT::i1,
/*19507*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19510*/         OPC_EmitInteger, MVT::i32, 0, 
/*19513*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19525*/       /*Scope*/ 25, /*->19551*/
/*19526*/         OPC_CheckCondCode, ISD::SETULE,
/*19528*/         OPC_MoveParent,
/*19529*/         OPC_MoveParent,
/*19530*/         OPC_RecordChild1, // #2 = $c
/*19531*/         OPC_CheckType, MVT::i1,
/*19533*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19536*/         OPC_EmitInteger, MVT::i32, 0, 
/*19539*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19551*/       /*Scope*/ 25, /*->19577*/
/*19552*/         OPC_CheckCondCode, ISD::SETUGT,
/*19554*/         OPC_MoveParent,
/*19555*/         OPC_MoveParent,
/*19556*/         OPC_RecordChild1, // #2 = $c
/*19557*/         OPC_CheckType, MVT::i1,
/*19559*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19562*/         OPC_EmitInteger, MVT::i32, 0, 
/*19565*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19577*/       /*Scope*/ 25, /*->19603*/
/*19578*/         OPC_CheckCondCode, ISD::SETUGE,
/*19580*/         OPC_MoveParent,
/*19581*/         OPC_MoveParent,
/*19582*/         OPC_RecordChild1, // #2 = $c
/*19583*/         OPC_CheckType, MVT::i1,
/*19585*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19588*/         OPC_EmitInteger, MVT::i32, 0, 
/*19591*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19603*/       /*Scope*/ 25, /*->19629*/
/*19604*/         OPC_CheckCondCode, ISD::SETLT,
/*19606*/         OPC_MoveParent,
/*19607*/         OPC_MoveParent,
/*19608*/         OPC_RecordChild1, // #2 = $c
/*19609*/         OPC_CheckType, MVT::i1,
/*19611*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19614*/         OPC_EmitInteger, MVT::i32, 0, 
/*19617*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19629*/       /*Scope*/ 25, /*->19655*/
/*19630*/         OPC_CheckCondCode, ISD::SETLE,
/*19632*/         OPC_MoveParent,
/*19633*/         OPC_MoveParent,
/*19634*/         OPC_RecordChild1, // #2 = $c
/*19635*/         OPC_CheckType, MVT::i1,
/*19637*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19640*/         OPC_EmitInteger, MVT::i32, 0, 
/*19643*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19655*/       /*Scope*/ 25, /*->19681*/
/*19656*/         OPC_CheckCondCode, ISD::SETGT,
/*19658*/         OPC_MoveParent,
/*19659*/         OPC_MoveParent,
/*19660*/         OPC_RecordChild1, // #2 = $c
/*19661*/         OPC_CheckType, MVT::i1,
/*19663*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19666*/         OPC_EmitInteger, MVT::i32, 0, 
/*19669*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19681*/       /*Scope*/ 25, /*->19707*/
/*19682*/         OPC_CheckCondCode, ISD::SETGE,
/*19684*/         OPC_MoveParent,
/*19685*/         OPC_MoveParent,
/*19686*/         OPC_RecordChild1, // #2 = $c
/*19687*/         OPC_CheckType, MVT::i1,
/*19689*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19692*/         OPC_EmitInteger, MVT::i32, 0, 
/*19695*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*19707*/       0, /*End of Scope*/
/*19708*/     /*Scope*/ 11|128,2/*267*/, /*->19977*/
/*19710*/       OPC_CheckChild0Type, MVT::i64,
/*19712*/       OPC_RecordChild1, // #1 = $b
/*19713*/       OPC_MoveChild, 2,
/*19715*/       OPC_Scope, 25, /*->19742*/ // 10 children in Scope
/*19717*/         OPC_CheckCondCode, ISD::SETEQ,
/*19719*/         OPC_MoveParent,
/*19720*/         OPC_MoveParent,
/*19721*/         OPC_RecordChild1, // #2 = $c
/*19722*/         OPC_CheckType, MVT::i1,
/*19724*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19727*/         OPC_EmitInteger, MVT::i32, 0, 
/*19730*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19742*/       /*Scope*/ 25, /*->19768*/
/*19743*/         OPC_CheckCondCode, ISD::SETNE,
/*19745*/         OPC_MoveParent,
/*19746*/         OPC_MoveParent,
/*19747*/         OPC_RecordChild1, // #2 = $c
/*19748*/         OPC_CheckType, MVT::i1,
/*19750*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19753*/         OPC_EmitInteger, MVT::i32, 0, 
/*19756*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19768*/       /*Scope*/ 25, /*->19794*/
/*19769*/         OPC_CheckCondCode, ISD::SETULT,
/*19771*/         OPC_MoveParent,
/*19772*/         OPC_MoveParent,
/*19773*/         OPC_RecordChild1, // #2 = $c
/*19774*/         OPC_CheckType, MVT::i1,
/*19776*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19779*/         OPC_EmitInteger, MVT::i32, 0, 
/*19782*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19794*/       /*Scope*/ 25, /*->19820*/
/*19795*/         OPC_CheckCondCode, ISD::SETULE,
/*19797*/         OPC_MoveParent,
/*19798*/         OPC_MoveParent,
/*19799*/         OPC_RecordChild1, // #2 = $c
/*19800*/         OPC_CheckType, MVT::i1,
/*19802*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19805*/         OPC_EmitInteger, MVT::i32, 0, 
/*19808*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19820*/       /*Scope*/ 25, /*->19846*/
/*19821*/         OPC_CheckCondCode, ISD::SETUGT,
/*19823*/         OPC_MoveParent,
/*19824*/         OPC_MoveParent,
/*19825*/         OPC_RecordChild1, // #2 = $c
/*19826*/         OPC_CheckType, MVT::i1,
/*19828*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19831*/         OPC_EmitInteger, MVT::i32, 0, 
/*19834*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19846*/       /*Scope*/ 25, /*->19872*/
/*19847*/         OPC_CheckCondCode, ISD::SETUGE,
/*19849*/         OPC_MoveParent,
/*19850*/         OPC_MoveParent,
/*19851*/         OPC_RecordChild1, // #2 = $c
/*19852*/         OPC_CheckType, MVT::i1,
/*19854*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19857*/         OPC_EmitInteger, MVT::i32, 0, 
/*19860*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19872*/       /*Scope*/ 25, /*->19898*/
/*19873*/         OPC_CheckCondCode, ISD::SETLT,
/*19875*/         OPC_MoveParent,
/*19876*/         OPC_MoveParent,
/*19877*/         OPC_RecordChild1, // #2 = $c
/*19878*/         OPC_CheckType, MVT::i1,
/*19880*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19883*/         OPC_EmitInteger, MVT::i32, 0, 
/*19886*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19898*/       /*Scope*/ 25, /*->19924*/
/*19899*/         OPC_CheckCondCode, ISD::SETLE,
/*19901*/         OPC_MoveParent,
/*19902*/         OPC_MoveParent,
/*19903*/         OPC_RecordChild1, // #2 = $c
/*19904*/         OPC_CheckType, MVT::i1,
/*19906*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19909*/         OPC_EmitInteger, MVT::i32, 0, 
/*19912*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19924*/       /*Scope*/ 25, /*->19950*/
/*19925*/         OPC_CheckCondCode, ISD::SETGT,
/*19927*/         OPC_MoveParent,
/*19928*/         OPC_MoveParent,
/*19929*/         OPC_RecordChild1, // #2 = $c
/*19930*/         OPC_CheckType, MVT::i1,
/*19932*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19935*/         OPC_EmitInteger, MVT::i32, 0, 
/*19938*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19950*/       /*Scope*/ 25, /*->19976*/
/*19951*/         OPC_CheckCondCode, ISD::SETGE,
/*19953*/         OPC_MoveParent,
/*19954*/         OPC_MoveParent,
/*19955*/         OPC_RecordChild1, // #2 = $c
/*19956*/         OPC_CheckType, MVT::i1,
/*19958*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19961*/         OPC_EmitInteger, MVT::i32, 0, 
/*19964*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_or_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*19976*/       0, /*End of Scope*/
/*19977*/     /*Scope*/ 63|128,2/*319*/, /*->20298*/
/*19979*/       OPC_CheckChild0Type, MVT::f32,
/*19981*/       OPC_RecordChild1, // #1 = $b
/*19982*/       OPC_MoveChild, 2,
/*19984*/       OPC_Scope, 25, /*->20011*/ // 12 children in Scope
/*19986*/         OPC_CheckCondCode, ISD::SETUEQ,
/*19988*/         OPC_MoveParent,
/*19989*/         OPC_MoveParent,
/*19990*/         OPC_RecordChild1, // #2 = $c
/*19991*/         OPC_CheckType, MVT::i1,
/*19993*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*19996*/         OPC_EmitInteger, MVT::i32, 0, 
/*19999*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20011*/       /*Scope*/ 25, /*->20037*/
/*20012*/         OPC_CheckCondCode, ISD::SETOEQ,
/*20014*/         OPC_MoveParent,
/*20015*/         OPC_MoveParent,
/*20016*/         OPC_RecordChild1, // #2 = $c
/*20017*/         OPC_CheckType, MVT::i1,
/*20019*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20022*/         OPC_EmitInteger, MVT::i32, 0, 
/*20025*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20037*/       /*Scope*/ 25, /*->20063*/
/*20038*/         OPC_CheckCondCode, ISD::SETUNE,
/*20040*/         OPC_MoveParent,
/*20041*/         OPC_MoveParent,
/*20042*/         OPC_RecordChild1, // #2 = $c
/*20043*/         OPC_CheckType, MVT::i1,
/*20045*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20048*/         OPC_EmitInteger, MVT::i32, 0, 
/*20051*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20063*/       /*Scope*/ 25, /*->20089*/
/*20064*/         OPC_CheckCondCode, ISD::SETONE,
/*20066*/         OPC_MoveParent,
/*20067*/         OPC_MoveParent,
/*20068*/         OPC_RecordChild1, // #2 = $c
/*20069*/         OPC_CheckType, MVT::i1,
/*20071*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20074*/         OPC_EmitInteger, MVT::i32, 0, 
/*20077*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20089*/       /*Scope*/ 25, /*->20115*/
/*20090*/         OPC_CheckCondCode, ISD::SETULT,
/*20092*/         OPC_MoveParent,
/*20093*/         OPC_MoveParent,
/*20094*/         OPC_RecordChild1, // #2 = $c
/*20095*/         OPC_CheckType, MVT::i1,
/*20097*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20100*/         OPC_EmitInteger, MVT::i32, 0, 
/*20103*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20115*/       /*Scope*/ 25, /*->20141*/
/*20116*/         OPC_CheckCondCode, ISD::SETOLT,
/*20118*/         OPC_MoveParent,
/*20119*/         OPC_MoveParent,
/*20120*/         OPC_RecordChild1, // #2 = $c
/*20121*/         OPC_CheckType, MVT::i1,
/*20123*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20126*/         OPC_EmitInteger, MVT::i32, 0, 
/*20129*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20141*/       /*Scope*/ 25, /*->20167*/
/*20142*/         OPC_CheckCondCode, ISD::SETULE,
/*20144*/         OPC_MoveParent,
/*20145*/         OPC_MoveParent,
/*20146*/         OPC_RecordChild1, // #2 = $c
/*20147*/         OPC_CheckType, MVT::i1,
/*20149*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20152*/         OPC_EmitInteger, MVT::i32, 0, 
/*20155*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20167*/       /*Scope*/ 25, /*->20193*/
/*20168*/         OPC_CheckCondCode, ISD::SETOLE,
/*20170*/         OPC_MoveParent,
/*20171*/         OPC_MoveParent,
/*20172*/         OPC_RecordChild1, // #2 = $c
/*20173*/         OPC_CheckType, MVT::i1,
/*20175*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20178*/         OPC_EmitInteger, MVT::i32, 0, 
/*20181*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20193*/       /*Scope*/ 25, /*->20219*/
/*20194*/         OPC_CheckCondCode, ISD::SETUGT,
/*20196*/         OPC_MoveParent,
/*20197*/         OPC_MoveParent,
/*20198*/         OPC_RecordChild1, // #2 = $c
/*20199*/         OPC_CheckType, MVT::i1,
/*20201*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20204*/         OPC_EmitInteger, MVT::i32, 0, 
/*20207*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20219*/       /*Scope*/ 25, /*->20245*/
/*20220*/         OPC_CheckCondCode, ISD::SETOGT,
/*20222*/         OPC_MoveParent,
/*20223*/         OPC_MoveParent,
/*20224*/         OPC_RecordChild1, // #2 = $c
/*20225*/         OPC_CheckType, MVT::i1,
/*20227*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20230*/         OPC_EmitInteger, MVT::i32, 0, 
/*20233*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20245*/       /*Scope*/ 25, /*->20271*/
/*20246*/         OPC_CheckCondCode, ISD::SETUGE,
/*20248*/         OPC_MoveParent,
/*20249*/         OPC_MoveParent,
/*20250*/         OPC_RecordChild1, // #2 = $c
/*20251*/         OPC_CheckType, MVT::i1,
/*20253*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20256*/         OPC_EmitInteger, MVT::i32, 0, 
/*20259*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20271*/       /*Scope*/ 25, /*->20297*/
/*20272*/         OPC_CheckCondCode, ISD::SETOGE,
/*20274*/         OPC_MoveParent,
/*20275*/         OPC_MoveParent,
/*20276*/         OPC_RecordChild1, // #2 = $c
/*20277*/         OPC_CheckType, MVT::i1,
/*20279*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20282*/         OPC_EmitInteger, MVT::i32, 0, 
/*20285*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*20297*/       0, /*End of Scope*/
/*20298*/     /*Scope*/ 63|128,2/*319*/, /*->20619*/
/*20300*/       OPC_CheckChild0Type, MVT::f64,
/*20302*/       OPC_RecordChild1, // #1 = $b
/*20303*/       OPC_MoveChild, 2,
/*20305*/       OPC_Scope, 25, /*->20332*/ // 12 children in Scope
/*20307*/         OPC_CheckCondCode, ISD::SETUEQ,
/*20309*/         OPC_MoveParent,
/*20310*/         OPC_MoveParent,
/*20311*/         OPC_RecordChild1, // #2 = $c
/*20312*/         OPC_CheckType, MVT::i1,
/*20314*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20317*/         OPC_EmitInteger, MVT::i32, 0, 
/*20320*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20332*/       /*Scope*/ 25, /*->20358*/
/*20333*/         OPC_CheckCondCode, ISD::SETOEQ,
/*20335*/         OPC_MoveParent,
/*20336*/         OPC_MoveParent,
/*20337*/         OPC_RecordChild1, // #2 = $c
/*20338*/         OPC_CheckType, MVT::i1,
/*20340*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20343*/         OPC_EmitInteger, MVT::i32, 0, 
/*20346*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20358*/       /*Scope*/ 25, /*->20384*/
/*20359*/         OPC_CheckCondCode, ISD::SETUNE,
/*20361*/         OPC_MoveParent,
/*20362*/         OPC_MoveParent,
/*20363*/         OPC_RecordChild1, // #2 = $c
/*20364*/         OPC_CheckType, MVT::i1,
/*20366*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20369*/         OPC_EmitInteger, MVT::i32, 0, 
/*20372*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20384*/       /*Scope*/ 25, /*->20410*/
/*20385*/         OPC_CheckCondCode, ISD::SETONE,
/*20387*/         OPC_MoveParent,
/*20388*/         OPC_MoveParent,
/*20389*/         OPC_RecordChild1, // #2 = $c
/*20390*/         OPC_CheckType, MVT::i1,
/*20392*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20395*/         OPC_EmitInteger, MVT::i32, 0, 
/*20398*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20410*/       /*Scope*/ 25, /*->20436*/
/*20411*/         OPC_CheckCondCode, ISD::SETULT,
/*20413*/         OPC_MoveParent,
/*20414*/         OPC_MoveParent,
/*20415*/         OPC_RecordChild1, // #2 = $c
/*20416*/         OPC_CheckType, MVT::i1,
/*20418*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20421*/         OPC_EmitInteger, MVT::i32, 0, 
/*20424*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20436*/       /*Scope*/ 25, /*->20462*/
/*20437*/         OPC_CheckCondCode, ISD::SETOLT,
/*20439*/         OPC_MoveParent,
/*20440*/         OPC_MoveParent,
/*20441*/         OPC_RecordChild1, // #2 = $c
/*20442*/         OPC_CheckType, MVT::i1,
/*20444*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20447*/         OPC_EmitInteger, MVT::i32, 0, 
/*20450*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20462*/       /*Scope*/ 25, /*->20488*/
/*20463*/         OPC_CheckCondCode, ISD::SETULE,
/*20465*/         OPC_MoveParent,
/*20466*/         OPC_MoveParent,
/*20467*/         OPC_RecordChild1, // #2 = $c
/*20468*/         OPC_CheckType, MVT::i1,
/*20470*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20473*/         OPC_EmitInteger, MVT::i32, 0, 
/*20476*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20488*/       /*Scope*/ 25, /*->20514*/
/*20489*/         OPC_CheckCondCode, ISD::SETOLE,
/*20491*/         OPC_MoveParent,
/*20492*/         OPC_MoveParent,
/*20493*/         OPC_RecordChild1, // #2 = $c
/*20494*/         OPC_CheckType, MVT::i1,
/*20496*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20499*/         OPC_EmitInteger, MVT::i32, 0, 
/*20502*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20514*/       /*Scope*/ 25, /*->20540*/
/*20515*/         OPC_CheckCondCode, ISD::SETUGT,
/*20517*/         OPC_MoveParent,
/*20518*/         OPC_MoveParent,
/*20519*/         OPC_RecordChild1, // #2 = $c
/*20520*/         OPC_CheckType, MVT::i1,
/*20522*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20525*/         OPC_EmitInteger, MVT::i32, 0, 
/*20528*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20540*/       /*Scope*/ 25, /*->20566*/
/*20541*/         OPC_CheckCondCode, ISD::SETOGT,
/*20543*/         OPC_MoveParent,
/*20544*/         OPC_MoveParent,
/*20545*/         OPC_RecordChild1, // #2 = $c
/*20546*/         OPC_CheckType, MVT::i1,
/*20548*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20551*/         OPC_EmitInteger, MVT::i32, 0, 
/*20554*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20566*/       /*Scope*/ 25, /*->20592*/
/*20567*/         OPC_CheckCondCode, ISD::SETUGE,
/*20569*/         OPC_MoveParent,
/*20570*/         OPC_MoveParent,
/*20571*/         OPC_RecordChild1, // #2 = $c
/*20572*/         OPC_CheckType, MVT::i1,
/*20574*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20577*/         OPC_EmitInteger, MVT::i32, 0, 
/*20580*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20592*/       /*Scope*/ 25, /*->20618*/
/*20593*/         OPC_CheckCondCode, ISD::SETOGE,
/*20595*/         OPC_MoveParent,
/*20596*/         OPC_MoveParent,
/*20597*/         OPC_RecordChild1, // #2 = $c
/*20598*/         OPC_CheckType, MVT::i1,
/*20600*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20603*/         OPC_EmitInteger, MVT::i32, 0, 
/*20606*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*20618*/       0, /*End of Scope*/
/*20619*/     0, /*End of Scope*/
/*20620*/   /*Scope*/ 46|128,12/*1582*/, /*->22204*/
/*20622*/     OPC_RecordChild0, // #0 = $a
/*20623*/     OPC_Scope, 93, /*->20718*/ // 3 children in Scope
/*20625*/       OPC_RecordChild1, // #1 = $b
/*20626*/       OPC_MoveChild, 1,
/*20628*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20631*/       OPC_MoveParent,
/*20632*/       OPC_SwitchType /*4 cases */, 19,  MVT::i1,// ->20654
/*20635*/         OPC_EmitConvertToTarget, 1,
/*20637*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20640*/         OPC_EmitInteger, MVT::i32, 0, 
/*20643*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORripreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (or:i1 RegPred:i1:$a, (imm:i1):$b) - Complexity = 6
                  // Dst: (ORripreds:i1 RegPred:i1:$a, (imm:i1):$b)
                /*SwitchType*/ 19,  MVT::i16,// ->20675
/*20656*/         OPC_EmitConvertToTarget, 1,
/*20658*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20661*/         OPC_EmitInteger, MVT::i32, 0, 
/*20664*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORri16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (or:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                  // Dst: (ORri16:i16 RegI16:i16:$a, (imm:i16):$b)
                /*SwitchType*/ 19,  MVT::i32,// ->20696
/*20677*/         OPC_EmitConvertToTarget, 1,
/*20679*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20682*/         OPC_EmitInteger, MVT::i32, 0, 
/*20685*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORri32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (or:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                  // Dst: (ORri32:i32 RegI32:i32:$a, (imm:i32):$b)
                /*SwitchType*/ 19,  MVT::i64,// ->20717
/*20698*/         OPC_EmitConvertToTarget, 1,
/*20700*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20703*/         OPC_EmitInteger, MVT::i32, 0, 
/*20706*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORri64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (or:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                  // Dst: (ORri64:i64 RegI64:i64:$a, (imm:i64):$b)
                0, // EndSwitchType
/*20718*/     /*Scope*/ 123|128,10/*1403*/, /*->22123*/
/*20720*/       OPC_MoveChild, 1,
/*20722*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*20725*/       OPC_RecordChild0, // #1 = $a
/*20726*/       OPC_Scope, 1|128,2/*257*/, /*->20986*/ // 5 children in Scope
/*20729*/         OPC_CheckChild0Type, MVT::i16,
/*20731*/         OPC_RecordChild1, // #2 = $b
/*20732*/         OPC_MoveChild, 2,
/*20734*/         OPC_Scope, 24, /*->20760*/ // 10 children in Scope
/*20736*/           OPC_CheckCondCode, ISD::SETEQ,
/*20738*/           OPC_MoveParent,
/*20739*/           OPC_MoveParent,
/*20740*/           OPC_CheckType, MVT::i1,
/*20742*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20745*/           OPC_EmitInteger, MVT::i32, 0, 
/*20748*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20760*/         /*Scope*/ 24, /*->20785*/
/*20761*/           OPC_CheckCondCode, ISD::SETNE,
/*20763*/           OPC_MoveParent,
/*20764*/           OPC_MoveParent,
/*20765*/           OPC_CheckType, MVT::i1,
/*20767*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20770*/           OPC_EmitInteger, MVT::i32, 0, 
/*20773*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20785*/         /*Scope*/ 24, /*->20810*/
/*20786*/           OPC_CheckCondCode, ISD::SETULT,
/*20788*/           OPC_MoveParent,
/*20789*/           OPC_MoveParent,
/*20790*/           OPC_CheckType, MVT::i1,
/*20792*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20795*/           OPC_EmitInteger, MVT::i32, 0, 
/*20798*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20810*/         /*Scope*/ 24, /*->20835*/
/*20811*/           OPC_CheckCondCode, ISD::SETULE,
/*20813*/           OPC_MoveParent,
/*20814*/           OPC_MoveParent,
/*20815*/           OPC_CheckType, MVT::i1,
/*20817*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20820*/           OPC_EmitInteger, MVT::i32, 0, 
/*20823*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20835*/         /*Scope*/ 24, /*->20860*/
/*20836*/           OPC_CheckCondCode, ISD::SETUGT,
/*20838*/           OPC_MoveParent,
/*20839*/           OPC_MoveParent,
/*20840*/           OPC_CheckType, MVT::i1,
/*20842*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20845*/           OPC_EmitInteger, MVT::i32, 0, 
/*20848*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20860*/         /*Scope*/ 24, /*->20885*/
/*20861*/           OPC_CheckCondCode, ISD::SETUGE,
/*20863*/           OPC_MoveParent,
/*20864*/           OPC_MoveParent,
/*20865*/           OPC_CheckType, MVT::i1,
/*20867*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20870*/           OPC_EmitInteger, MVT::i32, 0, 
/*20873*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20885*/         /*Scope*/ 24, /*->20910*/
/*20886*/           OPC_CheckCondCode, ISD::SETLT,
/*20888*/           OPC_MoveParent,
/*20889*/           OPC_MoveParent,
/*20890*/           OPC_CheckType, MVT::i1,
/*20892*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20895*/           OPC_EmitInteger, MVT::i32, 0, 
/*20898*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20910*/         /*Scope*/ 24, /*->20935*/
/*20911*/           OPC_CheckCondCode, ISD::SETLE,
/*20913*/           OPC_MoveParent,
/*20914*/           OPC_MoveParent,
/*20915*/           OPC_CheckType, MVT::i1,
/*20917*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20920*/           OPC_EmitInteger, MVT::i32, 0, 
/*20923*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20935*/         /*Scope*/ 24, /*->20960*/
/*20936*/           OPC_CheckCondCode, ISD::SETGT,
/*20938*/           OPC_MoveParent,
/*20939*/           OPC_MoveParent,
/*20940*/           OPC_CheckType, MVT::i1,
/*20942*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20945*/           OPC_EmitInteger, MVT::i32, 0, 
/*20948*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20960*/         /*Scope*/ 24, /*->20985*/
/*20961*/           OPC_CheckCondCode, ISD::SETGE,
/*20963*/           OPC_MoveParent,
/*20964*/           OPC_MoveParent,
/*20965*/           OPC_CheckType, MVT::i1,
/*20967*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*20970*/           OPC_EmitInteger, MVT::i32, 0, 
/*20973*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs16rr_or_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*20985*/         0, /*End of Scope*/
/*20986*/       /*Scope*/ 1|128,2/*257*/, /*->21245*/
/*20988*/         OPC_CheckChild0Type, MVT::i32,
/*20990*/         OPC_RecordChild1, // #2 = $b
/*20991*/         OPC_MoveChild, 2,
/*20993*/         OPC_Scope, 24, /*->21019*/ // 10 children in Scope
/*20995*/           OPC_CheckCondCode, ISD::SETEQ,
/*20997*/           OPC_MoveParent,
/*20998*/           OPC_MoveParent,
/*20999*/           OPC_CheckType, MVT::i1,
/*21001*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21004*/           OPC_EmitInteger, MVT::i32, 0, 
/*21007*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21019*/         /*Scope*/ 24, /*->21044*/
/*21020*/           OPC_CheckCondCode, ISD::SETNE,
/*21022*/           OPC_MoveParent,
/*21023*/           OPC_MoveParent,
/*21024*/           OPC_CheckType, MVT::i1,
/*21026*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21029*/           OPC_EmitInteger, MVT::i32, 0, 
/*21032*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21044*/         /*Scope*/ 24, /*->21069*/
/*21045*/           OPC_CheckCondCode, ISD::SETULT,
/*21047*/           OPC_MoveParent,
/*21048*/           OPC_MoveParent,
/*21049*/           OPC_CheckType, MVT::i1,
/*21051*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21054*/           OPC_EmitInteger, MVT::i32, 0, 
/*21057*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21069*/         /*Scope*/ 24, /*->21094*/
/*21070*/           OPC_CheckCondCode, ISD::SETULE,
/*21072*/           OPC_MoveParent,
/*21073*/           OPC_MoveParent,
/*21074*/           OPC_CheckType, MVT::i1,
/*21076*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21079*/           OPC_EmitInteger, MVT::i32, 0, 
/*21082*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21094*/         /*Scope*/ 24, /*->21119*/
/*21095*/           OPC_CheckCondCode, ISD::SETUGT,
/*21097*/           OPC_MoveParent,
/*21098*/           OPC_MoveParent,
/*21099*/           OPC_CheckType, MVT::i1,
/*21101*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21104*/           OPC_EmitInteger, MVT::i32, 0, 
/*21107*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21119*/         /*Scope*/ 24, /*->21144*/
/*21120*/           OPC_CheckCondCode, ISD::SETUGE,
/*21122*/           OPC_MoveParent,
/*21123*/           OPC_MoveParent,
/*21124*/           OPC_CheckType, MVT::i1,
/*21126*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21129*/           OPC_EmitInteger, MVT::i32, 0, 
/*21132*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21144*/         /*Scope*/ 24, /*->21169*/
/*21145*/           OPC_CheckCondCode, ISD::SETLT,
/*21147*/           OPC_MoveParent,
/*21148*/           OPC_MoveParent,
/*21149*/           OPC_CheckType, MVT::i1,
/*21151*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21154*/           OPC_EmitInteger, MVT::i32, 0, 
/*21157*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21169*/         /*Scope*/ 24, /*->21194*/
/*21170*/           OPC_CheckCondCode, ISD::SETLE,
/*21172*/           OPC_MoveParent,
/*21173*/           OPC_MoveParent,
/*21174*/           OPC_CheckType, MVT::i1,
/*21176*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21179*/           OPC_EmitInteger, MVT::i32, 0, 
/*21182*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21194*/         /*Scope*/ 24, /*->21219*/
/*21195*/           OPC_CheckCondCode, ISD::SETGT,
/*21197*/           OPC_MoveParent,
/*21198*/           OPC_MoveParent,
/*21199*/           OPC_CheckType, MVT::i1,
/*21201*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21204*/           OPC_EmitInteger, MVT::i32, 0, 
/*21207*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21219*/         /*Scope*/ 24, /*->21244*/
/*21220*/           OPC_CheckCondCode, ISD::SETGE,
/*21222*/           OPC_MoveParent,
/*21223*/           OPC_MoveParent,
/*21224*/           OPC_CheckType, MVT::i1,
/*21226*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21229*/           OPC_EmitInteger, MVT::i32, 0, 
/*21232*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs32rr_or_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*21244*/         0, /*End of Scope*/
/*21245*/       /*Scope*/ 1|128,2/*257*/, /*->21504*/
/*21247*/         OPC_CheckChild0Type, MVT::i64,
/*21249*/         OPC_RecordChild1, // #2 = $b
/*21250*/         OPC_MoveChild, 2,
/*21252*/         OPC_Scope, 24, /*->21278*/ // 10 children in Scope
/*21254*/           OPC_CheckCondCode, ISD::SETEQ,
/*21256*/           OPC_MoveParent,
/*21257*/           OPC_MoveParent,
/*21258*/           OPC_CheckType, MVT::i1,
/*21260*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21263*/           OPC_EmitInteger, MVT::i32, 0, 
/*21266*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21278*/         /*Scope*/ 24, /*->21303*/
/*21279*/           OPC_CheckCondCode, ISD::SETNE,
/*21281*/           OPC_MoveParent,
/*21282*/           OPC_MoveParent,
/*21283*/           OPC_CheckType, MVT::i1,
/*21285*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21288*/           OPC_EmitInteger, MVT::i32, 0, 
/*21291*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21303*/         /*Scope*/ 24, /*->21328*/
/*21304*/           OPC_CheckCondCode, ISD::SETULT,
/*21306*/           OPC_MoveParent,
/*21307*/           OPC_MoveParent,
/*21308*/           OPC_CheckType, MVT::i1,
/*21310*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21313*/           OPC_EmitInteger, MVT::i32, 0, 
/*21316*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21328*/         /*Scope*/ 24, /*->21353*/
/*21329*/           OPC_CheckCondCode, ISD::SETULE,
/*21331*/           OPC_MoveParent,
/*21332*/           OPC_MoveParent,
/*21333*/           OPC_CheckType, MVT::i1,
/*21335*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21338*/           OPC_EmitInteger, MVT::i32, 0, 
/*21341*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21353*/         /*Scope*/ 24, /*->21378*/
/*21354*/           OPC_CheckCondCode, ISD::SETUGT,
/*21356*/           OPC_MoveParent,
/*21357*/           OPC_MoveParent,
/*21358*/           OPC_CheckType, MVT::i1,
/*21360*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21363*/           OPC_EmitInteger, MVT::i32, 0, 
/*21366*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21378*/         /*Scope*/ 24, /*->21403*/
/*21379*/           OPC_CheckCondCode, ISD::SETUGE,
/*21381*/           OPC_MoveParent,
/*21382*/           OPC_MoveParent,
/*21383*/           OPC_CheckType, MVT::i1,
/*21385*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21388*/           OPC_EmitInteger, MVT::i32, 0, 
/*21391*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21403*/         /*Scope*/ 24, /*->21428*/
/*21404*/           OPC_CheckCondCode, ISD::SETLT,
/*21406*/           OPC_MoveParent,
/*21407*/           OPC_MoveParent,
/*21408*/           OPC_CheckType, MVT::i1,
/*21410*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21413*/           OPC_EmitInteger, MVT::i32, 0, 
/*21416*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21428*/         /*Scope*/ 24, /*->21453*/
/*21429*/           OPC_CheckCondCode, ISD::SETLE,
/*21431*/           OPC_MoveParent,
/*21432*/           OPC_MoveParent,
/*21433*/           OPC_CheckType, MVT::i1,
/*21435*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21438*/           OPC_EmitInteger, MVT::i32, 0, 
/*21441*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21453*/         /*Scope*/ 24, /*->21478*/
/*21454*/           OPC_CheckCondCode, ISD::SETGT,
/*21456*/           OPC_MoveParent,
/*21457*/           OPC_MoveParent,
/*21458*/           OPC_CheckType, MVT::i1,
/*21460*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21463*/           OPC_EmitInteger, MVT::i32, 0, 
/*21466*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21478*/         /*Scope*/ 24, /*->21503*/
/*21479*/           OPC_CheckCondCode, ISD::SETGE,
/*21481*/           OPC_MoveParent,
/*21482*/           OPC_MoveParent,
/*21483*/           OPC_CheckType, MVT::i1,
/*21485*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21488*/           OPC_EmitInteger, MVT::i32, 0, 
/*21491*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_or_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs64rr_or_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*21503*/         0, /*End of Scope*/
/*21504*/       /*Scope*/ 51|128,2/*307*/, /*->21813*/
/*21506*/         OPC_CheckChild0Type, MVT::f32,
/*21508*/         OPC_RecordChild1, // #2 = $b
/*21509*/         OPC_MoveChild, 2,
/*21511*/         OPC_Scope, 24, /*->21537*/ // 12 children in Scope
/*21513*/           OPC_CheckCondCode, ISD::SETUEQ,
/*21515*/           OPC_MoveParent,
/*21516*/           OPC_MoveParent,
/*21517*/           OPC_CheckType, MVT::i1,
/*21519*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21522*/           OPC_EmitInteger, MVT::i32, 0, 
/*21525*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21537*/         /*Scope*/ 24, /*->21562*/
/*21538*/           OPC_CheckCondCode, ISD::SETOEQ,
/*21540*/           OPC_MoveParent,
/*21541*/           OPC_MoveParent,
/*21542*/           OPC_CheckType, MVT::i1,
/*21544*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21547*/           OPC_EmitInteger, MVT::i32, 0, 
/*21550*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21562*/         /*Scope*/ 24, /*->21587*/
/*21563*/           OPC_CheckCondCode, ISD::SETUNE,
/*21565*/           OPC_MoveParent,
/*21566*/           OPC_MoveParent,
/*21567*/           OPC_CheckType, MVT::i1,
/*21569*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21572*/           OPC_EmitInteger, MVT::i32, 0, 
/*21575*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21587*/         /*Scope*/ 24, /*->21612*/
/*21588*/           OPC_CheckCondCode, ISD::SETONE,
/*21590*/           OPC_MoveParent,
/*21591*/           OPC_MoveParent,
/*21592*/           OPC_CheckType, MVT::i1,
/*21594*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21597*/           OPC_EmitInteger, MVT::i32, 0, 
/*21600*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21612*/         /*Scope*/ 24, /*->21637*/
/*21613*/           OPC_CheckCondCode, ISD::SETULT,
/*21615*/           OPC_MoveParent,
/*21616*/           OPC_MoveParent,
/*21617*/           OPC_CheckType, MVT::i1,
/*21619*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21622*/           OPC_EmitInteger, MVT::i32, 0, 
/*21625*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21637*/         /*Scope*/ 24, /*->21662*/
/*21638*/           OPC_CheckCondCode, ISD::SETOLT,
/*21640*/           OPC_MoveParent,
/*21641*/           OPC_MoveParent,
/*21642*/           OPC_CheckType, MVT::i1,
/*21644*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21647*/           OPC_EmitInteger, MVT::i32, 0, 
/*21650*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21662*/         /*Scope*/ 24, /*->21687*/
/*21663*/           OPC_CheckCondCode, ISD::SETULE,
/*21665*/           OPC_MoveParent,
/*21666*/           OPC_MoveParent,
/*21667*/           OPC_CheckType, MVT::i1,
/*21669*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21672*/           OPC_EmitInteger, MVT::i32, 0, 
/*21675*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21687*/         /*Scope*/ 24, /*->21712*/
/*21688*/           OPC_CheckCondCode, ISD::SETOLE,
/*21690*/           OPC_MoveParent,
/*21691*/           OPC_MoveParent,
/*21692*/           OPC_CheckType, MVT::i1,
/*21694*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21697*/           OPC_EmitInteger, MVT::i32, 0, 
/*21700*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21712*/         /*Scope*/ 24, /*->21737*/
/*21713*/           OPC_CheckCondCode, ISD::SETUGT,
/*21715*/           OPC_MoveParent,
/*21716*/           OPC_MoveParent,
/*21717*/           OPC_CheckType, MVT::i1,
/*21719*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21722*/           OPC_EmitInteger, MVT::i32, 0, 
/*21725*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21737*/         /*Scope*/ 24, /*->21762*/
/*21738*/           OPC_CheckCondCode, ISD::SETOGT,
/*21740*/           OPC_MoveParent,
/*21741*/           OPC_MoveParent,
/*21742*/           OPC_CheckType, MVT::i1,
/*21744*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21747*/           OPC_EmitInteger, MVT::i32, 0, 
/*21750*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21762*/         /*Scope*/ 24, /*->21787*/
/*21763*/           OPC_CheckCondCode, ISD::SETUGE,
/*21765*/           OPC_MoveParent,
/*21766*/           OPC_MoveParent,
/*21767*/           OPC_CheckType, MVT::i1,
/*21769*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21772*/           OPC_EmitInteger, MVT::i32, 0, 
/*21775*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_or_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21787*/         /*Scope*/ 24, /*->21812*/
/*21788*/           OPC_CheckCondCode, ISD::SETOGE,
/*21790*/           OPC_MoveParent,
/*21791*/           OPC_MoveParent,
/*21792*/           OPC_CheckType, MVT::i1,
/*21794*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21797*/           OPC_EmitInteger, MVT::i32, 0, 
/*21800*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_or_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*21812*/         0, /*End of Scope*/
/*21813*/       /*Scope*/ 51|128,2/*307*/, /*->22122*/
/*21815*/         OPC_CheckChild0Type, MVT::f64,
/*21817*/         OPC_RecordChild1, // #2 = $b
/*21818*/         OPC_MoveChild, 2,
/*21820*/         OPC_Scope, 24, /*->21846*/ // 12 children in Scope
/*21822*/           OPC_CheckCondCode, ISD::SETUEQ,
/*21824*/           OPC_MoveParent,
/*21825*/           OPC_MoveParent,
/*21826*/           OPC_CheckType, MVT::i1,
/*21828*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21831*/           OPC_EmitInteger, MVT::i32, 0, 
/*21834*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21846*/         /*Scope*/ 24, /*->21871*/
/*21847*/           OPC_CheckCondCode, ISD::SETOEQ,
/*21849*/           OPC_MoveParent,
/*21850*/           OPC_MoveParent,
/*21851*/           OPC_CheckType, MVT::i1,
/*21853*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21856*/           OPC_EmitInteger, MVT::i32, 0, 
/*21859*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21871*/         /*Scope*/ 24, /*->21896*/
/*21872*/           OPC_CheckCondCode, ISD::SETUNE,
/*21874*/           OPC_MoveParent,
/*21875*/           OPC_MoveParent,
/*21876*/           OPC_CheckType, MVT::i1,
/*21878*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21881*/           OPC_EmitInteger, MVT::i32, 0, 
/*21884*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21896*/         /*Scope*/ 24, /*->21921*/
/*21897*/           OPC_CheckCondCode, ISD::SETONE,
/*21899*/           OPC_MoveParent,
/*21900*/           OPC_MoveParent,
/*21901*/           OPC_CheckType, MVT::i1,
/*21903*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21906*/           OPC_EmitInteger, MVT::i32, 0, 
/*21909*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21921*/         /*Scope*/ 24, /*->21946*/
/*21922*/           OPC_CheckCondCode, ISD::SETULT,
/*21924*/           OPC_MoveParent,
/*21925*/           OPC_MoveParent,
/*21926*/           OPC_CheckType, MVT::i1,
/*21928*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21931*/           OPC_EmitInteger, MVT::i32, 0, 
/*21934*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21946*/         /*Scope*/ 24, /*->21971*/
/*21947*/           OPC_CheckCondCode, ISD::SETOLT,
/*21949*/           OPC_MoveParent,
/*21950*/           OPC_MoveParent,
/*21951*/           OPC_CheckType, MVT::i1,
/*21953*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21956*/           OPC_EmitInteger, MVT::i32, 0, 
/*21959*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21971*/         /*Scope*/ 24, /*->21996*/
/*21972*/           OPC_CheckCondCode, ISD::SETULE,
/*21974*/           OPC_MoveParent,
/*21975*/           OPC_MoveParent,
/*21976*/           OPC_CheckType, MVT::i1,
/*21978*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*21981*/           OPC_EmitInteger, MVT::i32, 0, 
/*21984*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*21996*/         /*Scope*/ 24, /*->22021*/
/*21997*/           OPC_CheckCondCode, ISD::SETOLE,
/*21999*/           OPC_MoveParent,
/*22000*/           OPC_MoveParent,
/*22001*/           OPC_CheckType, MVT::i1,
/*22003*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22006*/           OPC_EmitInteger, MVT::i32, 0, 
/*22009*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*22021*/         /*Scope*/ 24, /*->22046*/
/*22022*/           OPC_CheckCondCode, ISD::SETUGT,
/*22024*/           OPC_MoveParent,
/*22025*/           OPC_MoveParent,
/*22026*/           OPC_CheckType, MVT::i1,
/*22028*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22031*/           OPC_EmitInteger, MVT::i32, 0, 
/*22034*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*22046*/         /*Scope*/ 24, /*->22071*/
/*22047*/           OPC_CheckCondCode, ISD::SETOGT,
/*22049*/           OPC_MoveParent,
/*22050*/           OPC_MoveParent,
/*22051*/           OPC_CheckType, MVT::i1,
/*22053*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22056*/           OPC_EmitInteger, MVT::i32, 0, 
/*22059*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*22071*/         /*Scope*/ 24, /*->22096*/
/*22072*/           OPC_CheckCondCode, ISD::SETUGE,
/*22074*/           OPC_MoveParent,
/*22075*/           OPC_MoveParent,
/*22076*/           OPC_CheckType, MVT::i1,
/*22078*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22081*/           OPC_EmitInteger, MVT::i32, 0, 
/*22084*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_or_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*22096*/         /*Scope*/ 24, /*->22121*/
/*22097*/           OPC_CheckCondCode, ISD::SETOGE,
/*22099*/           OPC_MoveParent,
/*22100*/           OPC_MoveParent,
/*22101*/           OPC_CheckType, MVT::i1,
/*22103*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22106*/           OPC_EmitInteger, MVT::i32, 0, 
/*22109*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_or_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (or:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_or_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*22121*/         0, /*End of Scope*/
/*22122*/       0, /*End of Scope*/
/*22123*/     /*Scope*/ 79, /*->22203*/
/*22124*/       OPC_RecordChild1, // #1 = $b
/*22125*/       OPC_SwitchType /*4 cases */, 17,  MVT::i1,// ->22145
/*22128*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22131*/         OPC_EmitInteger, MVT::i32, 0, 
/*22134*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORrrpreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i1 RegPred:i1:$a, RegPred:i1:$b) - Complexity = 3
                  // Dst: (ORrrpreds:i1 RegPred:i1:$a, RegPred:i1:$b)
                /*SwitchType*/ 17,  MVT::i16,// ->22164
/*22147*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22150*/         OPC_EmitInteger, MVT::i32, 0, 
/*22153*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORrr16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                  // Dst: (ORrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
                /*SwitchType*/ 17,  MVT::i32,// ->22183
/*22166*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22169*/         OPC_EmitInteger, MVT::i32, 0, 
/*22172*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORrr32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                  // Dst: (ORrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
                /*SwitchType*/ 17,  MVT::i64,// ->22202
/*22185*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22188*/         OPC_EmitInteger, MVT::i32, 0, 
/*22191*/         OPC_MorphNodeTo, TARGET_VAL(PTX::ORrr64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                  // Dst: (ORrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
                0, // EndSwitchType
/*22203*/     0, /*End of Scope*/
/*22204*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 32|128,94|128,1/*28448*/,  TARGET_VAL(ISD::XOR),// ->50658
/*22210*/   OPC_Scope, 18|128,13/*1682*/, /*->23895*/ // 172 children in Scope
/*22213*/     OPC_MoveChild, 0,
/*22215*/     OPC_SwitchOpcode /*2 cases */, 80|128,11/*1488*/,  TARGET_VAL(ISD::SETCC),// ->23708
/*22220*/       OPC_RecordChild0, // #0 = $a
/*22221*/       OPC_Scope, 109|128,3/*493*/, /*->22717*/ // 3 children in Scope
/*22224*/         OPC_CheckChild0Type, MVT::i16,
/*22226*/         OPC_RecordChild1, // #1 = $b
/*22227*/         OPC_MoveChild, 1,
/*22229*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22232*/         OPC_MoveParent,
/*22233*/         OPC_MoveChild, 2,
/*22235*/         OPC_Scope, 47, /*->22284*/ // 10 children in Scope
/*22237*/           OPC_CheckCondCode, ISD::SETEQ,
/*22239*/           OPC_MoveParent,
/*22240*/           OPC_MoveParent,
/*22241*/           OPC_MoveChild, 1,
/*22243*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22246*/           OPC_RecordChild0, // #2 = $c
/*22247*/           OPC_MoveChild, 1,
/*22249*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22260*/           OPC_MoveParent,
/*22261*/           OPC_MoveParent,
/*22262*/           OPC_CheckType, MVT::i1,
/*22264*/           OPC_EmitConvertToTarget, 1,
/*22266*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22269*/           OPC_EmitInteger, MVT::i32, 0, 
/*22272*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPEQu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22284*/         /*Scope*/ 47, /*->22332*/
/*22285*/           OPC_CheckCondCode, ISD::SETNE,
/*22287*/           OPC_MoveParent,
/*22288*/           OPC_MoveParent,
/*22289*/           OPC_MoveChild, 1,
/*22291*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22294*/           OPC_RecordChild0, // #2 = $c
/*22295*/           OPC_MoveChild, 1,
/*22297*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22308*/           OPC_MoveParent,
/*22309*/           OPC_MoveParent,
/*22310*/           OPC_CheckType, MVT::i1,
/*22312*/           OPC_EmitConvertToTarget, 1,
/*22314*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22317*/           OPC_EmitInteger, MVT::i32, 0, 
/*22320*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPNEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22332*/         /*Scope*/ 47, /*->22380*/
/*22333*/           OPC_CheckCondCode, ISD::SETULT,
/*22335*/           OPC_MoveParent,
/*22336*/           OPC_MoveParent,
/*22337*/           OPC_MoveChild, 1,
/*22339*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22342*/           OPC_RecordChild0, // #2 = $c
/*22343*/           OPC_MoveChild, 1,
/*22345*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22356*/           OPC_MoveParent,
/*22357*/           OPC_MoveParent,
/*22358*/           OPC_CheckType, MVT::i1,
/*22360*/           OPC_EmitConvertToTarget, 1,
/*22362*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22365*/           OPC_EmitInteger, MVT::i32, 0, 
/*22368*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22380*/         /*Scope*/ 47, /*->22428*/
/*22381*/           OPC_CheckCondCode, ISD::SETULE,
/*22383*/           OPC_MoveParent,
/*22384*/           OPC_MoveParent,
/*22385*/           OPC_MoveChild, 1,
/*22387*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22390*/           OPC_RecordChild0, // #2 = $c
/*22391*/           OPC_MoveChild, 1,
/*22393*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22404*/           OPC_MoveParent,
/*22405*/           OPC_MoveParent,
/*22406*/           OPC_CheckType, MVT::i1,
/*22408*/           OPC_EmitConvertToTarget, 1,
/*22410*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22413*/           OPC_EmitInteger, MVT::i32, 0, 
/*22416*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22428*/         /*Scope*/ 47, /*->22476*/
/*22429*/           OPC_CheckCondCode, ISD::SETUGT,
/*22431*/           OPC_MoveParent,
/*22432*/           OPC_MoveParent,
/*22433*/           OPC_MoveChild, 1,
/*22435*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22438*/           OPC_RecordChild0, // #2 = $c
/*22439*/           OPC_MoveChild, 1,
/*22441*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22452*/           OPC_MoveParent,
/*22453*/           OPC_MoveParent,
/*22454*/           OPC_CheckType, MVT::i1,
/*22456*/           OPC_EmitConvertToTarget, 1,
/*22458*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22461*/           OPC_EmitInteger, MVT::i32, 0, 
/*22464*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22476*/         /*Scope*/ 47, /*->22524*/
/*22477*/           OPC_CheckCondCode, ISD::SETUGE,
/*22479*/           OPC_MoveParent,
/*22480*/           OPC_MoveParent,
/*22481*/           OPC_MoveChild, 1,
/*22483*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22486*/           OPC_RecordChild0, // #2 = $c
/*22487*/           OPC_MoveChild, 1,
/*22489*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22500*/           OPC_MoveParent,
/*22501*/           OPC_MoveParent,
/*22502*/           OPC_CheckType, MVT::i1,
/*22504*/           OPC_EmitConvertToTarget, 1,
/*22506*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22509*/           OPC_EmitInteger, MVT::i32, 0, 
/*22512*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22524*/         /*Scope*/ 47, /*->22572*/
/*22525*/           OPC_CheckCondCode, ISD::SETLT,
/*22527*/           OPC_MoveParent,
/*22528*/           OPC_MoveParent,
/*22529*/           OPC_MoveChild, 1,
/*22531*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22534*/           OPC_RecordChild0, // #2 = $c
/*22535*/           OPC_MoveChild, 1,
/*22537*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22548*/           OPC_MoveParent,
/*22549*/           OPC_MoveParent,
/*22550*/           OPC_CheckType, MVT::i1,
/*22552*/           OPC_EmitConvertToTarget, 1,
/*22554*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22557*/           OPC_EmitInteger, MVT::i32, 0, 
/*22560*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22572*/         /*Scope*/ 47, /*->22620*/
/*22573*/           OPC_CheckCondCode, ISD::SETLE,
/*22575*/           OPC_MoveParent,
/*22576*/           OPC_MoveParent,
/*22577*/           OPC_MoveChild, 1,
/*22579*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22582*/           OPC_RecordChild0, // #2 = $c
/*22583*/           OPC_MoveChild, 1,
/*22585*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22596*/           OPC_MoveParent,
/*22597*/           OPC_MoveParent,
/*22598*/           OPC_CheckType, MVT::i1,
/*22600*/           OPC_EmitConvertToTarget, 1,
/*22602*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22605*/           OPC_EmitInteger, MVT::i32, 0, 
/*22608*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22620*/         /*Scope*/ 47, /*->22668*/
/*22621*/           OPC_CheckCondCode, ISD::SETGT,
/*22623*/           OPC_MoveParent,
/*22624*/           OPC_MoveParent,
/*22625*/           OPC_MoveChild, 1,
/*22627*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22630*/           OPC_RecordChild0, // #2 = $c
/*22631*/           OPC_MoveChild, 1,
/*22633*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22644*/           OPC_MoveParent,
/*22645*/           OPC_MoveParent,
/*22646*/           OPC_CheckType, MVT::i1,
/*22648*/           OPC_EmitConvertToTarget, 1,
/*22650*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22653*/           OPC_EmitInteger, MVT::i32, 0, 
/*22656*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22668*/         /*Scope*/ 47, /*->22716*/
/*22669*/           OPC_CheckCondCode, ISD::SETGE,
/*22671*/           OPC_MoveParent,
/*22672*/           OPC_MoveParent,
/*22673*/           OPC_MoveChild, 1,
/*22675*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22678*/           OPC_RecordChild0, // #2 = $c
/*22679*/           OPC_MoveChild, 1,
/*22681*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22692*/           OPC_MoveParent,
/*22693*/           OPC_MoveParent,
/*22694*/           OPC_CheckType, MVT::i1,
/*22696*/           OPC_EmitConvertToTarget, 1,
/*22698*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22701*/           OPC_EmitInteger, MVT::i32, 0, 
/*22704*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*22716*/         0, /*End of Scope*/
/*22717*/       /*Scope*/ 109|128,3/*493*/, /*->23212*/
/*22719*/         OPC_CheckChild0Type, MVT::i32,
/*22721*/         OPC_RecordChild1, // #1 = $b
/*22722*/         OPC_MoveChild, 1,
/*22724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22727*/         OPC_MoveParent,
/*22728*/         OPC_MoveChild, 2,
/*22730*/         OPC_Scope, 47, /*->22779*/ // 10 children in Scope
/*22732*/           OPC_CheckCondCode, ISD::SETEQ,
/*22734*/           OPC_MoveParent,
/*22735*/           OPC_MoveParent,
/*22736*/           OPC_MoveChild, 1,
/*22738*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22741*/           OPC_RecordChild0, // #2 = $c
/*22742*/           OPC_MoveChild, 1,
/*22744*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22755*/           OPC_MoveParent,
/*22756*/           OPC_MoveParent,
/*22757*/           OPC_CheckType, MVT::i1,
/*22759*/           OPC_EmitConvertToTarget, 1,
/*22761*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22764*/           OPC_EmitInteger, MVT::i32, 0, 
/*22767*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPEQu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*22779*/         /*Scope*/ 47, /*->22827*/
/*22780*/           OPC_CheckCondCode, ISD::SETNE,
/*22782*/           OPC_MoveParent,
/*22783*/           OPC_MoveParent,
/*22784*/           OPC_MoveChild, 1,
/*22786*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22789*/           OPC_RecordChild0, // #2 = $c
/*22790*/           OPC_MoveChild, 1,
/*22792*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22803*/           OPC_MoveParent,
/*22804*/           OPC_MoveParent,
/*22805*/           OPC_CheckType, MVT::i1,
/*22807*/           OPC_EmitConvertToTarget, 1,
/*22809*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22812*/           OPC_EmitInteger, MVT::i32, 0, 
/*22815*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPNEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*22827*/         /*Scope*/ 47, /*->22875*/
/*22828*/           OPC_CheckCondCode, ISD::SETULT,
/*22830*/           OPC_MoveParent,
/*22831*/           OPC_MoveParent,
/*22832*/           OPC_MoveChild, 1,
/*22834*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22837*/           OPC_RecordChild0, // #2 = $c
/*22838*/           OPC_MoveChild, 1,
/*22840*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22851*/           OPC_MoveParent,
/*22852*/           OPC_MoveParent,
/*22853*/           OPC_CheckType, MVT::i1,
/*22855*/           OPC_EmitConvertToTarget, 1,
/*22857*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22860*/           OPC_EmitInteger, MVT::i32, 0, 
/*22863*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*22875*/         /*Scope*/ 47, /*->22923*/
/*22876*/           OPC_CheckCondCode, ISD::SETULE,
/*22878*/           OPC_MoveParent,
/*22879*/           OPC_MoveParent,
/*22880*/           OPC_MoveChild, 1,
/*22882*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22885*/           OPC_RecordChild0, // #2 = $c
/*22886*/           OPC_MoveChild, 1,
/*22888*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22899*/           OPC_MoveParent,
/*22900*/           OPC_MoveParent,
/*22901*/           OPC_CheckType, MVT::i1,
/*22903*/           OPC_EmitConvertToTarget, 1,
/*22905*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22908*/           OPC_EmitInteger, MVT::i32, 0, 
/*22911*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*22923*/         /*Scope*/ 47, /*->22971*/
/*22924*/           OPC_CheckCondCode, ISD::SETUGT,
/*22926*/           OPC_MoveParent,
/*22927*/           OPC_MoveParent,
/*22928*/           OPC_MoveChild, 1,
/*22930*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22933*/           OPC_RecordChild0, // #2 = $c
/*22934*/           OPC_MoveChild, 1,
/*22936*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22947*/           OPC_MoveParent,
/*22948*/           OPC_MoveParent,
/*22949*/           OPC_CheckType, MVT::i1,
/*22951*/           OPC_EmitConvertToTarget, 1,
/*22953*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*22956*/           OPC_EmitInteger, MVT::i32, 0, 
/*22959*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*22971*/         /*Scope*/ 47, /*->23019*/
/*22972*/           OPC_CheckCondCode, ISD::SETUGE,
/*22974*/           OPC_MoveParent,
/*22975*/           OPC_MoveParent,
/*22976*/           OPC_MoveChild, 1,
/*22978*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*22981*/           OPC_RecordChild0, // #2 = $c
/*22982*/           OPC_MoveChild, 1,
/*22984*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22995*/           OPC_MoveParent,
/*22996*/           OPC_MoveParent,
/*22997*/           OPC_CheckType, MVT::i1,
/*22999*/           OPC_EmitConvertToTarget, 1,
/*23001*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23004*/           OPC_EmitInteger, MVT::i32, 0, 
/*23007*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*23019*/         /*Scope*/ 47, /*->23067*/
/*23020*/           OPC_CheckCondCode, ISD::SETLT,
/*23022*/           OPC_MoveParent,
/*23023*/           OPC_MoveParent,
/*23024*/           OPC_MoveChild, 1,
/*23026*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23029*/           OPC_RecordChild0, // #2 = $c
/*23030*/           OPC_MoveChild, 1,
/*23032*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23043*/           OPC_MoveParent,
/*23044*/           OPC_MoveParent,
/*23045*/           OPC_CheckType, MVT::i1,
/*23047*/           OPC_EmitConvertToTarget, 1,
/*23049*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23052*/           OPC_EmitInteger, MVT::i32, 0, 
/*23055*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*23067*/         /*Scope*/ 47, /*->23115*/
/*23068*/           OPC_CheckCondCode, ISD::SETLE,
/*23070*/           OPC_MoveParent,
/*23071*/           OPC_MoveParent,
/*23072*/           OPC_MoveChild, 1,
/*23074*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23077*/           OPC_RecordChild0, // #2 = $c
/*23078*/           OPC_MoveChild, 1,
/*23080*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23091*/           OPC_MoveParent,
/*23092*/           OPC_MoveParent,
/*23093*/           OPC_CheckType, MVT::i1,
/*23095*/           OPC_EmitConvertToTarget, 1,
/*23097*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23100*/           OPC_EmitInteger, MVT::i32, 0, 
/*23103*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*23115*/         /*Scope*/ 47, /*->23163*/
/*23116*/           OPC_CheckCondCode, ISD::SETGT,
/*23118*/           OPC_MoveParent,
/*23119*/           OPC_MoveParent,
/*23120*/           OPC_MoveChild, 1,
/*23122*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23125*/           OPC_RecordChild0, // #2 = $c
/*23126*/           OPC_MoveChild, 1,
/*23128*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23139*/           OPC_MoveParent,
/*23140*/           OPC_MoveParent,
/*23141*/           OPC_CheckType, MVT::i1,
/*23143*/           OPC_EmitConvertToTarget, 1,
/*23145*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23148*/           OPC_EmitInteger, MVT::i32, 0, 
/*23151*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*23163*/         /*Scope*/ 47, /*->23211*/
/*23164*/           OPC_CheckCondCode, ISD::SETGE,
/*23166*/           OPC_MoveParent,
/*23167*/           OPC_MoveParent,
/*23168*/           OPC_MoveChild, 1,
/*23170*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23173*/           OPC_RecordChild0, // #2 = $c
/*23174*/           OPC_MoveChild, 1,
/*23176*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23187*/           OPC_MoveParent,
/*23188*/           OPC_MoveParent,
/*23189*/           OPC_CheckType, MVT::i1,
/*23191*/           OPC_EmitConvertToTarget, 1,
/*23193*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23196*/           OPC_EmitInteger, MVT::i32, 0, 
/*23199*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*23211*/         0, /*End of Scope*/
/*23212*/       /*Scope*/ 109|128,3/*493*/, /*->23707*/
/*23214*/         OPC_CheckChild0Type, MVT::i64,
/*23216*/         OPC_RecordChild1, // #1 = $b
/*23217*/         OPC_MoveChild, 1,
/*23219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23222*/         OPC_MoveParent,
/*23223*/         OPC_MoveChild, 2,
/*23225*/         OPC_Scope, 47, /*->23274*/ // 10 children in Scope
/*23227*/           OPC_CheckCondCode, ISD::SETEQ,
/*23229*/           OPC_MoveParent,
/*23230*/           OPC_MoveParent,
/*23231*/           OPC_MoveChild, 1,
/*23233*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23236*/           OPC_RecordChild0, // #2 = $c
/*23237*/           OPC_MoveChild, 1,
/*23239*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23250*/           OPC_MoveParent,
/*23251*/           OPC_MoveParent,
/*23252*/           OPC_CheckType, MVT::i1,
/*23254*/           OPC_EmitConvertToTarget, 1,
/*23256*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23259*/           OPC_EmitInteger, MVT::i32, 0, 
/*23262*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPEQu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23274*/         /*Scope*/ 47, /*->23322*/
/*23275*/           OPC_CheckCondCode, ISD::SETNE,
/*23277*/           OPC_MoveParent,
/*23278*/           OPC_MoveParent,
/*23279*/           OPC_MoveChild, 1,
/*23281*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23284*/           OPC_RecordChild0, // #2 = $c
/*23285*/           OPC_MoveChild, 1,
/*23287*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23298*/           OPC_MoveParent,
/*23299*/           OPC_MoveParent,
/*23300*/           OPC_CheckType, MVT::i1,
/*23302*/           OPC_EmitConvertToTarget, 1,
/*23304*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23307*/           OPC_EmitInteger, MVT::i32, 0, 
/*23310*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPNEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23322*/         /*Scope*/ 47, /*->23370*/
/*23323*/           OPC_CheckCondCode, ISD::SETULT,
/*23325*/           OPC_MoveParent,
/*23326*/           OPC_MoveParent,
/*23327*/           OPC_MoveChild, 1,
/*23329*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23332*/           OPC_RecordChild0, // #2 = $c
/*23333*/           OPC_MoveChild, 1,
/*23335*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23346*/           OPC_MoveParent,
/*23347*/           OPC_MoveParent,
/*23348*/           OPC_CheckType, MVT::i1,
/*23350*/           OPC_EmitConvertToTarget, 1,
/*23352*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23355*/           OPC_EmitInteger, MVT::i32, 0, 
/*23358*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23370*/         /*Scope*/ 47, /*->23418*/
/*23371*/           OPC_CheckCondCode, ISD::SETULE,
/*23373*/           OPC_MoveParent,
/*23374*/           OPC_MoveParent,
/*23375*/           OPC_MoveChild, 1,
/*23377*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23380*/           OPC_RecordChild0, // #2 = $c
/*23381*/           OPC_MoveChild, 1,
/*23383*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23394*/           OPC_MoveParent,
/*23395*/           OPC_MoveParent,
/*23396*/           OPC_CheckType, MVT::i1,
/*23398*/           OPC_EmitConvertToTarget, 1,
/*23400*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23403*/           OPC_EmitInteger, MVT::i32, 0, 
/*23406*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23418*/         /*Scope*/ 47, /*->23466*/
/*23419*/           OPC_CheckCondCode, ISD::SETUGT,
/*23421*/           OPC_MoveParent,
/*23422*/           OPC_MoveParent,
/*23423*/           OPC_MoveChild, 1,
/*23425*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23428*/           OPC_RecordChild0, // #2 = $c
/*23429*/           OPC_MoveChild, 1,
/*23431*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23442*/           OPC_MoveParent,
/*23443*/           OPC_MoveParent,
/*23444*/           OPC_CheckType, MVT::i1,
/*23446*/           OPC_EmitConvertToTarget, 1,
/*23448*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23451*/           OPC_EmitInteger, MVT::i32, 0, 
/*23454*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23466*/         /*Scope*/ 47, /*->23514*/
/*23467*/           OPC_CheckCondCode, ISD::SETUGE,
/*23469*/           OPC_MoveParent,
/*23470*/           OPC_MoveParent,
/*23471*/           OPC_MoveChild, 1,
/*23473*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23476*/           OPC_RecordChild0, // #2 = $c
/*23477*/           OPC_MoveChild, 1,
/*23479*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23490*/           OPC_MoveParent,
/*23491*/           OPC_MoveParent,
/*23492*/           OPC_CheckType, MVT::i1,
/*23494*/           OPC_EmitConvertToTarget, 1,
/*23496*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23499*/           OPC_EmitInteger, MVT::i32, 0, 
/*23502*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23514*/         /*Scope*/ 47, /*->23562*/
/*23515*/           OPC_CheckCondCode, ISD::SETLT,
/*23517*/           OPC_MoveParent,
/*23518*/           OPC_MoveParent,
/*23519*/           OPC_MoveChild, 1,
/*23521*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23524*/           OPC_RecordChild0, // #2 = $c
/*23525*/           OPC_MoveChild, 1,
/*23527*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23538*/           OPC_MoveParent,
/*23539*/           OPC_MoveParent,
/*23540*/           OPC_CheckType, MVT::i1,
/*23542*/           OPC_EmitConvertToTarget, 1,
/*23544*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23547*/           OPC_EmitInteger, MVT::i32, 0, 
/*23550*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23562*/         /*Scope*/ 47, /*->23610*/
/*23563*/           OPC_CheckCondCode, ISD::SETLE,
/*23565*/           OPC_MoveParent,
/*23566*/           OPC_MoveParent,
/*23567*/           OPC_MoveChild, 1,
/*23569*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23572*/           OPC_RecordChild0, // #2 = $c
/*23573*/           OPC_MoveChild, 1,
/*23575*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23586*/           OPC_MoveParent,
/*23587*/           OPC_MoveParent,
/*23588*/           OPC_CheckType, MVT::i1,
/*23590*/           OPC_EmitConvertToTarget, 1,
/*23592*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23595*/           OPC_EmitInteger, MVT::i32, 0, 
/*23598*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPLEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23610*/         /*Scope*/ 47, /*->23658*/
/*23611*/           OPC_CheckCondCode, ISD::SETGT,
/*23613*/           OPC_MoveParent,
/*23614*/           OPC_MoveParent,
/*23615*/           OPC_MoveChild, 1,
/*23617*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23620*/           OPC_RecordChild0, // #2 = $c
/*23621*/           OPC_MoveChild, 1,
/*23623*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23634*/           OPC_MoveParent,
/*23635*/           OPC_MoveParent,
/*23636*/           OPC_CheckType, MVT::i1,
/*23638*/           OPC_EmitConvertToTarget, 1,
/*23640*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23643*/           OPC_EmitInteger, MVT::i32, 0, 
/*23646*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23658*/         /*Scope*/ 47, /*->23706*/
/*23659*/           OPC_CheckCondCode, ISD::SETGE,
/*23661*/           OPC_MoveParent,
/*23662*/           OPC_MoveParent,
/*23663*/           OPC_MoveChild, 1,
/*23665*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23668*/           OPC_RecordChild0, // #2 = $c
/*23669*/           OPC_MoveChild, 1,
/*23671*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23682*/           OPC_MoveParent,
/*23683*/           OPC_MoveParent,
/*23684*/           OPC_CheckType, MVT::i1,
/*23686*/           OPC_EmitConvertToTarget, 1,
/*23688*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23691*/           OPC_EmitInteger, MVT::i32, 0, 
/*23694*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 17
                    // Dst: (SETPGEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*23706*/         0, /*End of Scope*/
/*23707*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 54|128,1/*182*/,  TARGET_VAL(ISD::XOR),// ->23894
/*23712*/       OPC_Scope, 59, /*->23773*/ // 3 children in Scope
/*23714*/         OPC_RecordChild0, // #0 = $c
/*23715*/         OPC_MoveChild, 1,
/*23717*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*23720*/         OPC_RecordChild0, // #1 = $a
/*23721*/         OPC_CheckChild0Type, MVT::i16,
/*23723*/         OPC_RecordChild1, // #2 = $b
/*23724*/         OPC_MoveChild, 1,
/*23726*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23729*/         OPC_MoveParent,
/*23730*/         OPC_MoveChild, 2,
/*23732*/         OPC_CheckCondCode, ISD::SETEQ,
/*23734*/         OPC_MoveParent,
/*23735*/         OPC_MoveParent,
/*23736*/         OPC_MoveParent,
/*23737*/         OPC_MoveChild, 1,
/*23739*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23750*/         OPC_MoveParent,
/*23751*/         OPC_CheckType, MVT::i1,
/*23753*/         OPC_EmitConvertToTarget, 2,
/*23755*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23758*/         OPC_EmitInteger, MVT::i32, 0, 
/*23761*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)), -1:i1) - Complexity = 17
                  // Dst: (SETPEQu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*23773*/       /*Scope*/ 59, /*->23833*/
/*23774*/         OPC_MoveChild, 0,
/*23776*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*23779*/         OPC_RecordChild0, // #0 = $a
/*23780*/         OPC_CheckChild0Type, MVT::i16,
/*23782*/         OPC_RecordChild1, // #1 = $b
/*23783*/         OPC_MoveChild, 1,
/*23785*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23788*/         OPC_MoveParent,
/*23789*/         OPC_MoveChild, 2,
/*23791*/         OPC_CheckCondCode, ISD::SETEQ,
/*23793*/         OPC_MoveParent,
/*23794*/         OPC_MoveParent,
/*23795*/         OPC_MoveChild, 1,
/*23797*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23808*/         OPC_MoveParent,
/*23809*/         OPC_MoveParent,
/*23810*/         OPC_RecordChild1, // #2 = $c
/*23811*/         OPC_CheckType, MVT::i1,
/*23813*/         OPC_EmitConvertToTarget, 1,
/*23815*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23818*/         OPC_EmitInteger, MVT::i32, 0, 
/*23821*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                  // Dst: (SETPEQu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*23833*/       /*Scope*/ 59, /*->23893*/
/*23834*/         OPC_RecordChild0, // #0 = $c
/*23835*/         OPC_MoveChild, 1,
/*23837*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23848*/         OPC_MoveParent,
/*23849*/         OPC_MoveParent,
/*23850*/         OPC_MoveChild, 1,
/*23852*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*23855*/         OPC_RecordChild0, // #1 = $a
/*23856*/         OPC_CheckChild0Type, MVT::i16,
/*23858*/         OPC_RecordChild1, // #2 = $b
/*23859*/         OPC_MoveChild, 1,
/*23861*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23864*/         OPC_MoveParent,
/*23865*/         OPC_MoveChild, 2,
/*23867*/         OPC_CheckCondCode, ISD::SETEQ,
/*23869*/         OPC_MoveParent,
/*23870*/         OPC_MoveParent,
/*23871*/         OPC_CheckType, MVT::i1,
/*23873*/         OPC_EmitConvertToTarget, 2,
/*23875*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23878*/         OPC_EmitInteger, MVT::i32, 0, 
/*23881*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 17
                  // Dst: (SETPEQu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*23893*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23895*/   /*Scope*/ 64, /*->23960*/
/*23896*/     OPC_RecordChild0, // #0 = $c
/*23897*/     OPC_MoveChild, 1,
/*23899*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23902*/     OPC_MoveChild, 0,
/*23904*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*23907*/     OPC_RecordChild0, // #1 = $a
/*23908*/     OPC_CheckChild0Type, MVT::i16,
/*23910*/     OPC_RecordChild1, // #2 = $b
/*23911*/     OPC_MoveChild, 1,
/*23913*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23916*/     OPC_MoveParent,
/*23917*/     OPC_MoveChild, 2,
/*23919*/     OPC_CheckCondCode, ISD::SETEQ,
/*23921*/     OPC_MoveParent,
/*23922*/     OPC_MoveParent,
/*23923*/     OPC_MoveChild, 1,
/*23925*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23936*/     OPC_MoveParent,
/*23937*/     OPC_MoveParent,
/*23938*/     OPC_CheckType, MVT::i1,
/*23940*/     OPC_EmitConvertToTarget, 2,
/*23942*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*23945*/     OPC_EmitInteger, MVT::i32, 0, 
/*23948*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPEQu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*23960*/   /*Scope*/ 59|128,1/*187*/, /*->24149*/
/*23962*/     OPC_MoveChild, 0,
/*23964*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*23967*/     OPC_Scope, 59, /*->24028*/ // 3 children in Scope
/*23969*/       OPC_RecordChild0, // #0 = $c
/*23970*/       OPC_MoveChild, 1,
/*23972*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*23975*/       OPC_RecordChild0, // #1 = $a
/*23976*/       OPC_CheckChild0Type, MVT::i16,
/*23978*/       OPC_RecordChild1, // #2 = $b
/*23979*/       OPC_MoveChild, 1,
/*23981*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23984*/       OPC_MoveParent,
/*23985*/       OPC_MoveChild, 2,
/*23987*/       OPC_CheckCondCode, ISD::SETNE,
/*23989*/       OPC_MoveParent,
/*23990*/       OPC_MoveParent,
/*23991*/       OPC_MoveParent,
/*23992*/       OPC_MoveChild, 1,
/*23994*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24005*/       OPC_MoveParent,
/*24006*/       OPC_CheckType, MVT::i1,
/*24008*/       OPC_EmitConvertToTarget, 2,
/*24010*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24013*/       OPC_EmitInteger, MVT::i32, 0, 
/*24016*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPNEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24028*/     /*Scope*/ 59, /*->24088*/
/*24029*/       OPC_MoveChild, 0,
/*24031*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24034*/       OPC_RecordChild0, // #0 = $a
/*24035*/       OPC_CheckChild0Type, MVT::i16,
/*24037*/       OPC_RecordChild1, // #1 = $b
/*24038*/       OPC_MoveChild, 1,
/*24040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24043*/       OPC_MoveParent,
/*24044*/       OPC_MoveChild, 2,
/*24046*/       OPC_CheckCondCode, ISD::SETNE,
/*24048*/       OPC_MoveParent,
/*24049*/       OPC_MoveParent,
/*24050*/       OPC_MoveChild, 1,
/*24052*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24063*/       OPC_MoveParent,
/*24064*/       OPC_MoveParent,
/*24065*/       OPC_RecordChild1, // #2 = $c
/*24066*/       OPC_CheckType, MVT::i1,
/*24068*/       OPC_EmitConvertToTarget, 1,
/*24070*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24073*/       OPC_EmitInteger, MVT::i32, 0, 
/*24076*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPNEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24088*/     /*Scope*/ 59, /*->24148*/
/*24089*/       OPC_RecordChild0, // #0 = $c
/*24090*/       OPC_MoveChild, 1,
/*24092*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24103*/       OPC_MoveParent,
/*24104*/       OPC_MoveParent,
/*24105*/       OPC_MoveChild, 1,
/*24107*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24110*/       OPC_RecordChild0, // #1 = $a
/*24111*/       OPC_CheckChild0Type, MVT::i16,
/*24113*/       OPC_RecordChild1, // #2 = $b
/*24114*/       OPC_MoveChild, 1,
/*24116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24119*/       OPC_MoveParent,
/*24120*/       OPC_MoveChild, 2,
/*24122*/       OPC_CheckCondCode, ISD::SETNE,
/*24124*/       OPC_MoveParent,
/*24125*/       OPC_MoveParent,
/*24126*/       OPC_CheckType, MVT::i1,
/*24128*/       OPC_EmitConvertToTarget, 2,
/*24130*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24133*/       OPC_EmitInteger, MVT::i32, 0, 
/*24136*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 17
                // Dst: (SETPNEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24148*/     0, /*End of Scope*/
/*24149*/   /*Scope*/ 64, /*->24214*/
/*24150*/     OPC_RecordChild0, // #0 = $c
/*24151*/     OPC_MoveChild, 1,
/*24153*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24156*/     OPC_MoveChild, 0,
/*24158*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24161*/     OPC_RecordChild0, // #1 = $a
/*24162*/     OPC_CheckChild0Type, MVT::i16,
/*24164*/     OPC_RecordChild1, // #2 = $b
/*24165*/     OPC_MoveChild, 1,
/*24167*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24170*/     OPC_MoveParent,
/*24171*/     OPC_MoveChild, 2,
/*24173*/     OPC_CheckCondCode, ISD::SETNE,
/*24175*/     OPC_MoveParent,
/*24176*/     OPC_MoveParent,
/*24177*/     OPC_MoveChild, 1,
/*24179*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24190*/     OPC_MoveParent,
/*24191*/     OPC_MoveParent,
/*24192*/     OPC_CheckType, MVT::i1,
/*24194*/     OPC_EmitConvertToTarget, 2,
/*24196*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24199*/     OPC_EmitInteger, MVT::i32, 0, 
/*24202*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPNEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24214*/   /*Scope*/ 59|128,1/*187*/, /*->24403*/
/*24216*/     OPC_MoveChild, 0,
/*24218*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24221*/     OPC_Scope, 59, /*->24282*/ // 3 children in Scope
/*24223*/       OPC_RecordChild0, // #0 = $c
/*24224*/       OPC_MoveChild, 1,
/*24226*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24229*/       OPC_RecordChild0, // #1 = $a
/*24230*/       OPC_CheckChild0Type, MVT::i16,
/*24232*/       OPC_RecordChild1, // #2 = $b
/*24233*/       OPC_MoveChild, 1,
/*24235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24238*/       OPC_MoveParent,
/*24239*/       OPC_MoveChild, 2,
/*24241*/       OPC_CheckCondCode, ISD::SETULT,
/*24243*/       OPC_MoveParent,
/*24244*/       OPC_MoveParent,
/*24245*/       OPC_MoveParent,
/*24246*/       OPC_MoveChild, 1,
/*24248*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24259*/       OPC_MoveParent,
/*24260*/       OPC_CheckType, MVT::i1,
/*24262*/       OPC_EmitConvertToTarget, 2,
/*24264*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24267*/       OPC_EmitInteger, MVT::i32, 0, 
/*24270*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24282*/     /*Scope*/ 59, /*->24342*/
/*24283*/       OPC_MoveChild, 0,
/*24285*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24288*/       OPC_RecordChild0, // #0 = $a
/*24289*/       OPC_CheckChild0Type, MVT::i16,
/*24291*/       OPC_RecordChild1, // #1 = $b
/*24292*/       OPC_MoveChild, 1,
/*24294*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24297*/       OPC_MoveParent,
/*24298*/       OPC_MoveChild, 2,
/*24300*/       OPC_CheckCondCode, ISD::SETULT,
/*24302*/       OPC_MoveParent,
/*24303*/       OPC_MoveParent,
/*24304*/       OPC_MoveChild, 1,
/*24306*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24317*/       OPC_MoveParent,
/*24318*/       OPC_MoveParent,
/*24319*/       OPC_RecordChild1, // #2 = $c
/*24320*/       OPC_CheckType, MVT::i1,
/*24322*/       OPC_EmitConvertToTarget, 1,
/*24324*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24327*/       OPC_EmitInteger, MVT::i32, 0, 
/*24330*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24342*/     /*Scope*/ 59, /*->24402*/
/*24343*/       OPC_RecordChild0, // #0 = $c
/*24344*/       OPC_MoveChild, 1,
/*24346*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24357*/       OPC_MoveParent,
/*24358*/       OPC_MoveParent,
/*24359*/       OPC_MoveChild, 1,
/*24361*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24364*/       OPC_RecordChild0, // #1 = $a
/*24365*/       OPC_CheckChild0Type, MVT::i16,
/*24367*/       OPC_RecordChild1, // #2 = $b
/*24368*/       OPC_MoveChild, 1,
/*24370*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24373*/       OPC_MoveParent,
/*24374*/       OPC_MoveChild, 2,
/*24376*/       OPC_CheckCondCode, ISD::SETULT,
/*24378*/       OPC_MoveParent,
/*24379*/       OPC_MoveParent,
/*24380*/       OPC_CheckType, MVT::i1,
/*24382*/       OPC_EmitConvertToTarget, 2,
/*24384*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24387*/       OPC_EmitInteger, MVT::i32, 0, 
/*24390*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 17
                // Dst: (SETPLTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24402*/     0, /*End of Scope*/
/*24403*/   /*Scope*/ 64, /*->24468*/
/*24404*/     OPC_RecordChild0, // #0 = $c
/*24405*/     OPC_MoveChild, 1,
/*24407*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24410*/     OPC_MoveChild, 0,
/*24412*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24415*/     OPC_RecordChild0, // #1 = $a
/*24416*/     OPC_CheckChild0Type, MVT::i16,
/*24418*/     OPC_RecordChild1, // #2 = $b
/*24419*/     OPC_MoveChild, 1,
/*24421*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24424*/     OPC_MoveParent,
/*24425*/     OPC_MoveChild, 2,
/*24427*/     OPC_CheckCondCode, ISD::SETULT,
/*24429*/     OPC_MoveParent,
/*24430*/     OPC_MoveParent,
/*24431*/     OPC_MoveChild, 1,
/*24433*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24444*/     OPC_MoveParent,
/*24445*/     OPC_MoveParent,
/*24446*/     OPC_CheckType, MVT::i1,
/*24448*/     OPC_EmitConvertToTarget, 2,
/*24450*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24453*/     OPC_EmitInteger, MVT::i32, 0, 
/*24456*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24468*/   /*Scope*/ 59|128,1/*187*/, /*->24657*/
/*24470*/     OPC_MoveChild, 0,
/*24472*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24475*/     OPC_Scope, 59, /*->24536*/ // 3 children in Scope
/*24477*/       OPC_RecordChild0, // #0 = $c
/*24478*/       OPC_MoveChild, 1,
/*24480*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24483*/       OPC_RecordChild0, // #1 = $a
/*24484*/       OPC_CheckChild0Type, MVT::i16,
/*24486*/       OPC_RecordChild1, // #2 = $b
/*24487*/       OPC_MoveChild, 1,
/*24489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24492*/       OPC_MoveParent,
/*24493*/       OPC_MoveChild, 2,
/*24495*/       OPC_CheckCondCode, ISD::SETULE,
/*24497*/       OPC_MoveParent,
/*24498*/       OPC_MoveParent,
/*24499*/       OPC_MoveParent,
/*24500*/       OPC_MoveChild, 1,
/*24502*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24513*/       OPC_MoveParent,
/*24514*/       OPC_CheckType, MVT::i1,
/*24516*/       OPC_EmitConvertToTarget, 2,
/*24518*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24521*/       OPC_EmitInteger, MVT::i32, 0, 
/*24524*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24536*/     /*Scope*/ 59, /*->24596*/
/*24537*/       OPC_MoveChild, 0,
/*24539*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24542*/       OPC_RecordChild0, // #0 = $a
/*24543*/       OPC_CheckChild0Type, MVT::i16,
/*24545*/       OPC_RecordChild1, // #1 = $b
/*24546*/       OPC_MoveChild, 1,
/*24548*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24551*/       OPC_MoveParent,
/*24552*/       OPC_MoveChild, 2,
/*24554*/       OPC_CheckCondCode, ISD::SETULE,
/*24556*/       OPC_MoveParent,
/*24557*/       OPC_MoveParent,
/*24558*/       OPC_MoveChild, 1,
/*24560*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24571*/       OPC_MoveParent,
/*24572*/       OPC_MoveParent,
/*24573*/       OPC_RecordChild1, // #2 = $c
/*24574*/       OPC_CheckType, MVT::i1,
/*24576*/       OPC_EmitConvertToTarget, 1,
/*24578*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24581*/       OPC_EmitInteger, MVT::i32, 0, 
/*24584*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24596*/     /*Scope*/ 59, /*->24656*/
/*24597*/       OPC_RecordChild0, // #0 = $c
/*24598*/       OPC_MoveChild, 1,
/*24600*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24611*/       OPC_MoveParent,
/*24612*/       OPC_MoveParent,
/*24613*/       OPC_MoveChild, 1,
/*24615*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24618*/       OPC_RecordChild0, // #1 = $a
/*24619*/       OPC_CheckChild0Type, MVT::i16,
/*24621*/       OPC_RecordChild1, // #2 = $b
/*24622*/       OPC_MoveChild, 1,
/*24624*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24627*/       OPC_MoveParent,
/*24628*/       OPC_MoveChild, 2,
/*24630*/       OPC_CheckCondCode, ISD::SETULE,
/*24632*/       OPC_MoveParent,
/*24633*/       OPC_MoveParent,
/*24634*/       OPC_CheckType, MVT::i1,
/*24636*/       OPC_EmitConvertToTarget, 2,
/*24638*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24641*/       OPC_EmitInteger, MVT::i32, 0, 
/*24644*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 17
                // Dst: (SETPLEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24656*/     0, /*End of Scope*/
/*24657*/   /*Scope*/ 64, /*->24722*/
/*24658*/     OPC_RecordChild0, // #0 = $c
/*24659*/     OPC_MoveChild, 1,
/*24661*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24664*/     OPC_MoveChild, 0,
/*24666*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24669*/     OPC_RecordChild0, // #1 = $a
/*24670*/     OPC_CheckChild0Type, MVT::i16,
/*24672*/     OPC_RecordChild1, // #2 = $b
/*24673*/     OPC_MoveChild, 1,
/*24675*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24678*/     OPC_MoveParent,
/*24679*/     OPC_MoveChild, 2,
/*24681*/     OPC_CheckCondCode, ISD::SETULE,
/*24683*/     OPC_MoveParent,
/*24684*/     OPC_MoveParent,
/*24685*/     OPC_MoveChild, 1,
/*24687*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24698*/     OPC_MoveParent,
/*24699*/     OPC_MoveParent,
/*24700*/     OPC_CheckType, MVT::i1,
/*24702*/     OPC_EmitConvertToTarget, 2,
/*24704*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24707*/     OPC_EmitInteger, MVT::i32, 0, 
/*24710*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24722*/   /*Scope*/ 59|128,1/*187*/, /*->24911*/
/*24724*/     OPC_MoveChild, 0,
/*24726*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24729*/     OPC_Scope, 59, /*->24790*/ // 3 children in Scope
/*24731*/       OPC_RecordChild0, // #0 = $c
/*24732*/       OPC_MoveChild, 1,
/*24734*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24737*/       OPC_RecordChild0, // #1 = $a
/*24738*/       OPC_CheckChild0Type, MVT::i16,
/*24740*/       OPC_RecordChild1, // #2 = $b
/*24741*/       OPC_MoveChild, 1,
/*24743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24746*/       OPC_MoveParent,
/*24747*/       OPC_MoveChild, 2,
/*24749*/       OPC_CheckCondCode, ISD::SETUGT,
/*24751*/       OPC_MoveParent,
/*24752*/       OPC_MoveParent,
/*24753*/       OPC_MoveParent,
/*24754*/       OPC_MoveChild, 1,
/*24756*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24767*/       OPC_MoveParent,
/*24768*/       OPC_CheckType, MVT::i1,
/*24770*/       OPC_EmitConvertToTarget, 2,
/*24772*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24775*/       OPC_EmitInteger, MVT::i32, 0, 
/*24778*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24790*/     /*Scope*/ 59, /*->24850*/
/*24791*/       OPC_MoveChild, 0,
/*24793*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24796*/       OPC_RecordChild0, // #0 = $a
/*24797*/       OPC_CheckChild0Type, MVT::i16,
/*24799*/       OPC_RecordChild1, // #1 = $b
/*24800*/       OPC_MoveChild, 1,
/*24802*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24805*/       OPC_MoveParent,
/*24806*/       OPC_MoveChild, 2,
/*24808*/       OPC_CheckCondCode, ISD::SETUGT,
/*24810*/       OPC_MoveParent,
/*24811*/       OPC_MoveParent,
/*24812*/       OPC_MoveChild, 1,
/*24814*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24825*/       OPC_MoveParent,
/*24826*/       OPC_MoveParent,
/*24827*/       OPC_RecordChild1, // #2 = $c
/*24828*/       OPC_CheckType, MVT::i1,
/*24830*/       OPC_EmitConvertToTarget, 1,
/*24832*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24835*/       OPC_EmitInteger, MVT::i32, 0, 
/*24838*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24850*/     /*Scope*/ 59, /*->24910*/
/*24851*/       OPC_RecordChild0, // #0 = $c
/*24852*/       OPC_MoveChild, 1,
/*24854*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24865*/       OPC_MoveParent,
/*24866*/       OPC_MoveParent,
/*24867*/       OPC_MoveChild, 1,
/*24869*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24872*/       OPC_RecordChild0, // #1 = $a
/*24873*/       OPC_CheckChild0Type, MVT::i16,
/*24875*/       OPC_RecordChild1, // #2 = $b
/*24876*/       OPC_MoveChild, 1,
/*24878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24881*/       OPC_MoveParent,
/*24882*/       OPC_MoveChild, 2,
/*24884*/       OPC_CheckCondCode, ISD::SETUGT,
/*24886*/       OPC_MoveParent,
/*24887*/       OPC_MoveParent,
/*24888*/       OPC_CheckType, MVT::i1,
/*24890*/       OPC_EmitConvertToTarget, 2,
/*24892*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24895*/       OPC_EmitInteger, MVT::i32, 0, 
/*24898*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 17
                // Dst: (SETPGTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24910*/     0, /*End of Scope*/
/*24911*/   /*Scope*/ 64, /*->24976*/
/*24912*/     OPC_RecordChild0, // #0 = $c
/*24913*/     OPC_MoveChild, 1,
/*24915*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24918*/     OPC_MoveChild, 0,
/*24920*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24923*/     OPC_RecordChild0, // #1 = $a
/*24924*/     OPC_CheckChild0Type, MVT::i16,
/*24926*/     OPC_RecordChild1, // #2 = $b
/*24927*/     OPC_MoveChild, 1,
/*24929*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24932*/     OPC_MoveParent,
/*24933*/     OPC_MoveChild, 2,
/*24935*/     OPC_CheckCondCode, ISD::SETUGT,
/*24937*/     OPC_MoveParent,
/*24938*/     OPC_MoveParent,
/*24939*/     OPC_MoveChild, 1,
/*24941*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*24952*/     OPC_MoveParent,
/*24953*/     OPC_MoveParent,
/*24954*/     OPC_CheckType, MVT::i1,
/*24956*/     OPC_EmitConvertToTarget, 2,
/*24958*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*24961*/     OPC_EmitInteger, MVT::i32, 0, 
/*24964*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*24976*/   /*Scope*/ 59|128,1/*187*/, /*->25165*/
/*24978*/     OPC_MoveChild, 0,
/*24980*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*24983*/     OPC_Scope, 59, /*->25044*/ // 3 children in Scope
/*24985*/       OPC_RecordChild0, // #0 = $c
/*24986*/       OPC_MoveChild, 1,
/*24988*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*24991*/       OPC_RecordChild0, // #1 = $a
/*24992*/       OPC_CheckChild0Type, MVT::i16,
/*24994*/       OPC_RecordChild1, // #2 = $b
/*24995*/       OPC_MoveChild, 1,
/*24997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25000*/       OPC_MoveParent,
/*25001*/       OPC_MoveChild, 2,
/*25003*/       OPC_CheckCondCode, ISD::SETUGE,
/*25005*/       OPC_MoveParent,
/*25006*/       OPC_MoveParent,
/*25007*/       OPC_MoveParent,
/*25008*/       OPC_MoveChild, 1,
/*25010*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25021*/       OPC_MoveParent,
/*25022*/       OPC_CheckType, MVT::i1,
/*25024*/       OPC_EmitConvertToTarget, 2,
/*25026*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25029*/       OPC_EmitInteger, MVT::i32, 0, 
/*25032*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25044*/     /*Scope*/ 59, /*->25104*/
/*25045*/       OPC_MoveChild, 0,
/*25047*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25050*/       OPC_RecordChild0, // #0 = $a
/*25051*/       OPC_CheckChild0Type, MVT::i16,
/*25053*/       OPC_RecordChild1, // #1 = $b
/*25054*/       OPC_MoveChild, 1,
/*25056*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25059*/       OPC_MoveParent,
/*25060*/       OPC_MoveChild, 2,
/*25062*/       OPC_CheckCondCode, ISD::SETUGE,
/*25064*/       OPC_MoveParent,
/*25065*/       OPC_MoveParent,
/*25066*/       OPC_MoveChild, 1,
/*25068*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25079*/       OPC_MoveParent,
/*25080*/       OPC_MoveParent,
/*25081*/       OPC_RecordChild1, // #2 = $c
/*25082*/       OPC_CheckType, MVT::i1,
/*25084*/       OPC_EmitConvertToTarget, 1,
/*25086*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25089*/       OPC_EmitInteger, MVT::i32, 0, 
/*25092*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25104*/     /*Scope*/ 59, /*->25164*/
/*25105*/       OPC_RecordChild0, // #0 = $c
/*25106*/       OPC_MoveChild, 1,
/*25108*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25119*/       OPC_MoveParent,
/*25120*/       OPC_MoveParent,
/*25121*/       OPC_MoveChild, 1,
/*25123*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25126*/       OPC_RecordChild0, // #1 = $a
/*25127*/       OPC_CheckChild0Type, MVT::i16,
/*25129*/       OPC_RecordChild1, // #2 = $b
/*25130*/       OPC_MoveChild, 1,
/*25132*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25135*/       OPC_MoveParent,
/*25136*/       OPC_MoveChild, 2,
/*25138*/       OPC_CheckCondCode, ISD::SETUGE,
/*25140*/       OPC_MoveParent,
/*25141*/       OPC_MoveParent,
/*25142*/       OPC_CheckType, MVT::i1,
/*25144*/       OPC_EmitConvertToTarget, 2,
/*25146*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25149*/       OPC_EmitInteger, MVT::i32, 0, 
/*25152*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 17
                // Dst: (SETPGEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25164*/     0, /*End of Scope*/
/*25165*/   /*Scope*/ 64, /*->25230*/
/*25166*/     OPC_RecordChild0, // #0 = $c
/*25167*/     OPC_MoveChild, 1,
/*25169*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25172*/     OPC_MoveChild, 0,
/*25174*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25177*/     OPC_RecordChild0, // #1 = $a
/*25178*/     OPC_CheckChild0Type, MVT::i16,
/*25180*/     OPC_RecordChild1, // #2 = $b
/*25181*/     OPC_MoveChild, 1,
/*25183*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25186*/     OPC_MoveParent,
/*25187*/     OPC_MoveChild, 2,
/*25189*/     OPC_CheckCondCode, ISD::SETUGE,
/*25191*/     OPC_MoveParent,
/*25192*/     OPC_MoveParent,
/*25193*/     OPC_MoveChild, 1,
/*25195*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25206*/     OPC_MoveParent,
/*25207*/     OPC_MoveParent,
/*25208*/     OPC_CheckType, MVT::i1,
/*25210*/     OPC_EmitConvertToTarget, 2,
/*25212*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25215*/     OPC_EmitInteger, MVT::i32, 0, 
/*25218*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEu16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25230*/   /*Scope*/ 59|128,1/*187*/, /*->25419*/
/*25232*/     OPC_MoveChild, 0,
/*25234*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25237*/     OPC_Scope, 59, /*->25298*/ // 3 children in Scope
/*25239*/       OPC_RecordChild0, // #0 = $c
/*25240*/       OPC_MoveChild, 1,
/*25242*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25245*/       OPC_RecordChild0, // #1 = $a
/*25246*/       OPC_CheckChild0Type, MVT::i16,
/*25248*/       OPC_RecordChild1, // #2 = $b
/*25249*/       OPC_MoveChild, 1,
/*25251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25254*/       OPC_MoveParent,
/*25255*/       OPC_MoveChild, 2,
/*25257*/       OPC_CheckCondCode, ISD::SETLT,
/*25259*/       OPC_MoveParent,
/*25260*/       OPC_MoveParent,
/*25261*/       OPC_MoveParent,
/*25262*/       OPC_MoveChild, 1,
/*25264*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25275*/       OPC_MoveParent,
/*25276*/       OPC_CheckType, MVT::i1,
/*25278*/       OPC_EmitConvertToTarget, 2,
/*25280*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25283*/       OPC_EmitInteger, MVT::i32, 0, 
/*25286*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25298*/     /*Scope*/ 59, /*->25358*/
/*25299*/       OPC_MoveChild, 0,
/*25301*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25304*/       OPC_RecordChild0, // #0 = $a
/*25305*/       OPC_CheckChild0Type, MVT::i16,
/*25307*/       OPC_RecordChild1, // #1 = $b
/*25308*/       OPC_MoveChild, 1,
/*25310*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25313*/       OPC_MoveParent,
/*25314*/       OPC_MoveChild, 2,
/*25316*/       OPC_CheckCondCode, ISD::SETLT,
/*25318*/       OPC_MoveParent,
/*25319*/       OPC_MoveParent,
/*25320*/       OPC_MoveChild, 1,
/*25322*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25333*/       OPC_MoveParent,
/*25334*/       OPC_MoveParent,
/*25335*/       OPC_RecordChild1, // #2 = $c
/*25336*/       OPC_CheckType, MVT::i1,
/*25338*/       OPC_EmitConvertToTarget, 1,
/*25340*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25343*/       OPC_EmitInteger, MVT::i32, 0, 
/*25346*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25358*/     /*Scope*/ 59, /*->25418*/
/*25359*/       OPC_RecordChild0, // #0 = $c
/*25360*/       OPC_MoveChild, 1,
/*25362*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25373*/       OPC_MoveParent,
/*25374*/       OPC_MoveParent,
/*25375*/       OPC_MoveChild, 1,
/*25377*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25380*/       OPC_RecordChild0, // #1 = $a
/*25381*/       OPC_CheckChild0Type, MVT::i16,
/*25383*/       OPC_RecordChild1, // #2 = $b
/*25384*/       OPC_MoveChild, 1,
/*25386*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25389*/       OPC_MoveParent,
/*25390*/       OPC_MoveChild, 2,
/*25392*/       OPC_CheckCondCode, ISD::SETLT,
/*25394*/       OPC_MoveParent,
/*25395*/       OPC_MoveParent,
/*25396*/       OPC_CheckType, MVT::i1,
/*25398*/       OPC_EmitConvertToTarget, 2,
/*25400*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25403*/       OPC_EmitInteger, MVT::i32, 0, 
/*25406*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 17
                // Dst: (SETPLTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25418*/     0, /*End of Scope*/
/*25419*/   /*Scope*/ 64, /*->25484*/
/*25420*/     OPC_RecordChild0, // #0 = $c
/*25421*/     OPC_MoveChild, 1,
/*25423*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25426*/     OPC_MoveChild, 0,
/*25428*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25431*/     OPC_RecordChild0, // #1 = $a
/*25432*/     OPC_CheckChild0Type, MVT::i16,
/*25434*/     OPC_RecordChild1, // #2 = $b
/*25435*/     OPC_MoveChild, 1,
/*25437*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25440*/     OPC_MoveParent,
/*25441*/     OPC_MoveChild, 2,
/*25443*/     OPC_CheckCondCode, ISD::SETLT,
/*25445*/     OPC_MoveParent,
/*25446*/     OPC_MoveParent,
/*25447*/     OPC_MoveChild, 1,
/*25449*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25460*/     OPC_MoveParent,
/*25461*/     OPC_MoveParent,
/*25462*/     OPC_CheckType, MVT::i1,
/*25464*/     OPC_EmitConvertToTarget, 2,
/*25466*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25469*/     OPC_EmitInteger, MVT::i32, 0, 
/*25472*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25484*/   /*Scope*/ 59|128,1/*187*/, /*->25673*/
/*25486*/     OPC_MoveChild, 0,
/*25488*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25491*/     OPC_Scope, 59, /*->25552*/ // 3 children in Scope
/*25493*/       OPC_RecordChild0, // #0 = $c
/*25494*/       OPC_MoveChild, 1,
/*25496*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25499*/       OPC_RecordChild0, // #1 = $a
/*25500*/       OPC_CheckChild0Type, MVT::i16,
/*25502*/       OPC_RecordChild1, // #2 = $b
/*25503*/       OPC_MoveChild, 1,
/*25505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25508*/       OPC_MoveParent,
/*25509*/       OPC_MoveChild, 2,
/*25511*/       OPC_CheckCondCode, ISD::SETLE,
/*25513*/       OPC_MoveParent,
/*25514*/       OPC_MoveParent,
/*25515*/       OPC_MoveParent,
/*25516*/       OPC_MoveChild, 1,
/*25518*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25529*/       OPC_MoveParent,
/*25530*/       OPC_CheckType, MVT::i1,
/*25532*/       OPC_EmitConvertToTarget, 2,
/*25534*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25537*/       OPC_EmitInteger, MVT::i32, 0, 
/*25540*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25552*/     /*Scope*/ 59, /*->25612*/
/*25553*/       OPC_MoveChild, 0,
/*25555*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25558*/       OPC_RecordChild0, // #0 = $a
/*25559*/       OPC_CheckChild0Type, MVT::i16,
/*25561*/       OPC_RecordChild1, // #1 = $b
/*25562*/       OPC_MoveChild, 1,
/*25564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25567*/       OPC_MoveParent,
/*25568*/       OPC_MoveChild, 2,
/*25570*/       OPC_CheckCondCode, ISD::SETLE,
/*25572*/       OPC_MoveParent,
/*25573*/       OPC_MoveParent,
/*25574*/       OPC_MoveChild, 1,
/*25576*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25587*/       OPC_MoveParent,
/*25588*/       OPC_MoveParent,
/*25589*/       OPC_RecordChild1, // #2 = $c
/*25590*/       OPC_CheckType, MVT::i1,
/*25592*/       OPC_EmitConvertToTarget, 1,
/*25594*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25597*/       OPC_EmitInteger, MVT::i32, 0, 
/*25600*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25612*/     /*Scope*/ 59, /*->25672*/
/*25613*/       OPC_RecordChild0, // #0 = $c
/*25614*/       OPC_MoveChild, 1,
/*25616*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25627*/       OPC_MoveParent,
/*25628*/       OPC_MoveParent,
/*25629*/       OPC_MoveChild, 1,
/*25631*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25634*/       OPC_RecordChild0, // #1 = $a
/*25635*/       OPC_CheckChild0Type, MVT::i16,
/*25637*/       OPC_RecordChild1, // #2 = $b
/*25638*/       OPC_MoveChild, 1,
/*25640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25643*/       OPC_MoveParent,
/*25644*/       OPC_MoveChild, 2,
/*25646*/       OPC_CheckCondCode, ISD::SETLE,
/*25648*/       OPC_MoveParent,
/*25649*/       OPC_MoveParent,
/*25650*/       OPC_CheckType, MVT::i1,
/*25652*/       OPC_EmitConvertToTarget, 2,
/*25654*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25657*/       OPC_EmitInteger, MVT::i32, 0, 
/*25660*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 17
                // Dst: (SETPLEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25672*/     0, /*End of Scope*/
/*25673*/   /*Scope*/ 64, /*->25738*/
/*25674*/     OPC_RecordChild0, // #0 = $c
/*25675*/     OPC_MoveChild, 1,
/*25677*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25680*/     OPC_MoveChild, 0,
/*25682*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25685*/     OPC_RecordChild0, // #1 = $a
/*25686*/     OPC_CheckChild0Type, MVT::i16,
/*25688*/     OPC_RecordChild1, // #2 = $b
/*25689*/     OPC_MoveChild, 1,
/*25691*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25694*/     OPC_MoveParent,
/*25695*/     OPC_MoveChild, 2,
/*25697*/     OPC_CheckCondCode, ISD::SETLE,
/*25699*/     OPC_MoveParent,
/*25700*/     OPC_MoveParent,
/*25701*/     OPC_MoveChild, 1,
/*25703*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25714*/     OPC_MoveParent,
/*25715*/     OPC_MoveParent,
/*25716*/     OPC_CheckType, MVT::i1,
/*25718*/     OPC_EmitConvertToTarget, 2,
/*25720*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25723*/     OPC_EmitInteger, MVT::i32, 0, 
/*25726*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25738*/   /*Scope*/ 59|128,1/*187*/, /*->25927*/
/*25740*/     OPC_MoveChild, 0,
/*25742*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25745*/     OPC_Scope, 59, /*->25806*/ // 3 children in Scope
/*25747*/       OPC_RecordChild0, // #0 = $c
/*25748*/       OPC_MoveChild, 1,
/*25750*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25753*/       OPC_RecordChild0, // #1 = $a
/*25754*/       OPC_CheckChild0Type, MVT::i16,
/*25756*/       OPC_RecordChild1, // #2 = $b
/*25757*/       OPC_MoveChild, 1,
/*25759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25762*/       OPC_MoveParent,
/*25763*/       OPC_MoveChild, 2,
/*25765*/       OPC_CheckCondCode, ISD::SETGT,
/*25767*/       OPC_MoveParent,
/*25768*/       OPC_MoveParent,
/*25769*/       OPC_MoveParent,
/*25770*/       OPC_MoveChild, 1,
/*25772*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25783*/       OPC_MoveParent,
/*25784*/       OPC_CheckType, MVT::i1,
/*25786*/       OPC_EmitConvertToTarget, 2,
/*25788*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25791*/       OPC_EmitInteger, MVT::i32, 0, 
/*25794*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25806*/     /*Scope*/ 59, /*->25866*/
/*25807*/       OPC_MoveChild, 0,
/*25809*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25812*/       OPC_RecordChild0, // #0 = $a
/*25813*/       OPC_CheckChild0Type, MVT::i16,
/*25815*/       OPC_RecordChild1, // #1 = $b
/*25816*/       OPC_MoveChild, 1,
/*25818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25821*/       OPC_MoveParent,
/*25822*/       OPC_MoveChild, 2,
/*25824*/       OPC_CheckCondCode, ISD::SETGT,
/*25826*/       OPC_MoveParent,
/*25827*/       OPC_MoveParent,
/*25828*/       OPC_MoveChild, 1,
/*25830*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25841*/       OPC_MoveParent,
/*25842*/       OPC_MoveParent,
/*25843*/       OPC_RecordChild1, // #2 = $c
/*25844*/       OPC_CheckType, MVT::i1,
/*25846*/       OPC_EmitConvertToTarget, 1,
/*25848*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25851*/       OPC_EmitInteger, MVT::i32, 0, 
/*25854*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25866*/     /*Scope*/ 59, /*->25926*/
/*25867*/       OPC_RecordChild0, // #0 = $c
/*25868*/       OPC_MoveChild, 1,
/*25870*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25881*/       OPC_MoveParent,
/*25882*/       OPC_MoveParent,
/*25883*/       OPC_MoveChild, 1,
/*25885*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25888*/       OPC_RecordChild0, // #1 = $a
/*25889*/       OPC_CheckChild0Type, MVT::i16,
/*25891*/       OPC_RecordChild1, // #2 = $b
/*25892*/       OPC_MoveChild, 1,
/*25894*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25897*/       OPC_MoveParent,
/*25898*/       OPC_MoveChild, 2,
/*25900*/       OPC_CheckCondCode, ISD::SETGT,
/*25902*/       OPC_MoveParent,
/*25903*/       OPC_MoveParent,
/*25904*/       OPC_CheckType, MVT::i1,
/*25906*/       OPC_EmitConvertToTarget, 2,
/*25908*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25911*/       OPC_EmitInteger, MVT::i32, 0, 
/*25914*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 17
                // Dst: (SETPGTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25926*/     0, /*End of Scope*/
/*25927*/   /*Scope*/ 64, /*->25992*/
/*25928*/     OPC_RecordChild0, // #0 = $c
/*25929*/     OPC_MoveChild, 1,
/*25931*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25934*/     OPC_MoveChild, 0,
/*25936*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*25939*/     OPC_RecordChild0, // #1 = $a
/*25940*/     OPC_CheckChild0Type, MVT::i16,
/*25942*/     OPC_RecordChild1, // #2 = $b
/*25943*/     OPC_MoveChild, 1,
/*25945*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25948*/     OPC_MoveParent,
/*25949*/     OPC_MoveChild, 2,
/*25951*/     OPC_CheckCondCode, ISD::SETGT,
/*25953*/     OPC_MoveParent,
/*25954*/     OPC_MoveParent,
/*25955*/     OPC_MoveChild, 1,
/*25957*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25968*/     OPC_MoveParent,
/*25969*/     OPC_MoveParent,
/*25970*/     OPC_CheckType, MVT::i1,
/*25972*/     OPC_EmitConvertToTarget, 2,
/*25974*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*25977*/     OPC_EmitInteger, MVT::i32, 0, 
/*25980*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*25992*/   /*Scope*/ 59|128,1/*187*/, /*->26181*/
/*25994*/     OPC_MoveChild, 0,
/*25996*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25999*/     OPC_Scope, 59, /*->26060*/ // 3 children in Scope
/*26001*/       OPC_RecordChild0, // #0 = $c
/*26002*/       OPC_MoveChild, 1,
/*26004*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26007*/       OPC_RecordChild0, // #1 = $a
/*26008*/       OPC_CheckChild0Type, MVT::i16,
/*26010*/       OPC_RecordChild1, // #2 = $b
/*26011*/       OPC_MoveChild, 1,
/*26013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26016*/       OPC_MoveParent,
/*26017*/       OPC_MoveChild, 2,
/*26019*/       OPC_CheckCondCode, ISD::SETGE,
/*26021*/       OPC_MoveParent,
/*26022*/       OPC_MoveParent,
/*26023*/       OPC_MoveParent,
/*26024*/       OPC_MoveChild, 1,
/*26026*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26037*/       OPC_MoveParent,
/*26038*/       OPC_CheckType, MVT::i1,
/*26040*/       OPC_EmitConvertToTarget, 2,
/*26042*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26045*/       OPC_EmitInteger, MVT::i32, 0, 
/*26048*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*26060*/     /*Scope*/ 59, /*->26120*/
/*26061*/       OPC_MoveChild, 0,
/*26063*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26066*/       OPC_RecordChild0, // #0 = $a
/*26067*/       OPC_CheckChild0Type, MVT::i16,
/*26069*/       OPC_RecordChild1, // #1 = $b
/*26070*/       OPC_MoveChild, 1,
/*26072*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26075*/       OPC_MoveParent,
/*26076*/       OPC_MoveChild, 2,
/*26078*/       OPC_CheckCondCode, ISD::SETGE,
/*26080*/       OPC_MoveParent,
/*26081*/       OPC_MoveParent,
/*26082*/       OPC_MoveChild, 1,
/*26084*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26095*/       OPC_MoveParent,
/*26096*/       OPC_MoveParent,
/*26097*/       OPC_RecordChild1, // #2 = $c
/*26098*/       OPC_CheckType, MVT::i1,
/*26100*/       OPC_EmitConvertToTarget, 1,
/*26102*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26105*/       OPC_EmitInteger, MVT::i32, 0, 
/*26108*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*26120*/     /*Scope*/ 59, /*->26180*/
/*26121*/       OPC_RecordChild0, // #0 = $c
/*26122*/       OPC_MoveChild, 1,
/*26124*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26135*/       OPC_MoveParent,
/*26136*/       OPC_MoveParent,
/*26137*/       OPC_MoveChild, 1,
/*26139*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26142*/       OPC_RecordChild0, // #1 = $a
/*26143*/       OPC_CheckChild0Type, MVT::i16,
/*26145*/       OPC_RecordChild1, // #2 = $b
/*26146*/       OPC_MoveChild, 1,
/*26148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26151*/       OPC_MoveParent,
/*26152*/       OPC_MoveChild, 2,
/*26154*/       OPC_CheckCondCode, ISD::SETGE,
/*26156*/       OPC_MoveParent,
/*26157*/       OPC_MoveParent,
/*26158*/       OPC_CheckType, MVT::i1,
/*26160*/       OPC_EmitConvertToTarget, 2,
/*26162*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26165*/       OPC_EmitInteger, MVT::i32, 0, 
/*26168*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 17
                // Dst: (SETPGEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*26180*/     0, /*End of Scope*/
/*26181*/   /*Scope*/ 64, /*->26246*/
/*26182*/     OPC_RecordChild0, // #0 = $c
/*26183*/     OPC_MoveChild, 1,
/*26185*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26188*/     OPC_MoveChild, 0,
/*26190*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26193*/     OPC_RecordChild0, // #1 = $a
/*26194*/     OPC_CheckChild0Type, MVT::i16,
/*26196*/     OPC_RecordChild1, // #2 = $b
/*26197*/     OPC_MoveChild, 1,
/*26199*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26202*/     OPC_MoveParent,
/*26203*/     OPC_MoveChild, 2,
/*26205*/     OPC_CheckCondCode, ISD::SETGE,
/*26207*/     OPC_MoveParent,
/*26208*/     OPC_MoveParent,
/*26209*/     OPC_MoveChild, 1,
/*26211*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26222*/     OPC_MoveParent,
/*26223*/     OPC_MoveParent,
/*26224*/     OPC_CheckType, MVT::i1,
/*26226*/     OPC_EmitConvertToTarget, 2,
/*26228*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26231*/     OPC_EmitInteger, MVT::i32, 0, 
/*26234*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEs16ri_xor_not_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*26246*/   /*Scope*/ 59|128,1/*187*/, /*->26435*/
/*26248*/     OPC_MoveChild, 0,
/*26250*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26253*/     OPC_Scope, 59, /*->26314*/ // 3 children in Scope
/*26255*/       OPC_RecordChild0, // #0 = $c
/*26256*/       OPC_MoveChild, 1,
/*26258*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26261*/       OPC_RecordChild0, // #1 = $a
/*26262*/       OPC_CheckChild0Type, MVT::i32,
/*26264*/       OPC_RecordChild1, // #2 = $b
/*26265*/       OPC_MoveChild, 1,
/*26267*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26270*/       OPC_MoveParent,
/*26271*/       OPC_MoveChild, 2,
/*26273*/       OPC_CheckCondCode, ISD::SETEQ,
/*26275*/       OPC_MoveParent,
/*26276*/       OPC_MoveParent,
/*26277*/       OPC_MoveParent,
/*26278*/       OPC_MoveChild, 1,
/*26280*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26291*/       OPC_MoveParent,
/*26292*/       OPC_CheckType, MVT::i1,
/*26294*/       OPC_EmitConvertToTarget, 2,
/*26296*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26299*/       OPC_EmitInteger, MVT::i32, 0, 
/*26302*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPEQu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26314*/     /*Scope*/ 59, /*->26374*/
/*26315*/       OPC_MoveChild, 0,
/*26317*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26320*/       OPC_RecordChild0, // #0 = $a
/*26321*/       OPC_CheckChild0Type, MVT::i32,
/*26323*/       OPC_RecordChild1, // #1 = $b
/*26324*/       OPC_MoveChild, 1,
/*26326*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26329*/       OPC_MoveParent,
/*26330*/       OPC_MoveChild, 2,
/*26332*/       OPC_CheckCondCode, ISD::SETEQ,
/*26334*/       OPC_MoveParent,
/*26335*/       OPC_MoveParent,
/*26336*/       OPC_MoveChild, 1,
/*26338*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26349*/       OPC_MoveParent,
/*26350*/       OPC_MoveParent,
/*26351*/       OPC_RecordChild1, // #2 = $c
/*26352*/       OPC_CheckType, MVT::i1,
/*26354*/       OPC_EmitConvertToTarget, 1,
/*26356*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26359*/       OPC_EmitInteger, MVT::i32, 0, 
/*26362*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPEQu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26374*/     /*Scope*/ 59, /*->26434*/
/*26375*/       OPC_RecordChild0, // #0 = $c
/*26376*/       OPC_MoveChild, 1,
/*26378*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26389*/       OPC_MoveParent,
/*26390*/       OPC_MoveParent,
/*26391*/       OPC_MoveChild, 1,
/*26393*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26396*/       OPC_RecordChild0, // #1 = $a
/*26397*/       OPC_CheckChild0Type, MVT::i32,
/*26399*/       OPC_RecordChild1, // #2 = $b
/*26400*/       OPC_MoveChild, 1,
/*26402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26405*/       OPC_MoveParent,
/*26406*/       OPC_MoveChild, 2,
/*26408*/       OPC_CheckCondCode, ISD::SETEQ,
/*26410*/       OPC_MoveParent,
/*26411*/       OPC_MoveParent,
/*26412*/       OPC_CheckType, MVT::i1,
/*26414*/       OPC_EmitConvertToTarget, 2,
/*26416*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26419*/       OPC_EmitInteger, MVT::i32, 0, 
/*26422*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 17
                // Dst: (SETPEQu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26434*/     0, /*End of Scope*/
/*26435*/   /*Scope*/ 64, /*->26500*/
/*26436*/     OPC_RecordChild0, // #0 = $c
/*26437*/     OPC_MoveChild, 1,
/*26439*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26442*/     OPC_MoveChild, 0,
/*26444*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26447*/     OPC_RecordChild0, // #1 = $a
/*26448*/     OPC_CheckChild0Type, MVT::i32,
/*26450*/     OPC_RecordChild1, // #2 = $b
/*26451*/     OPC_MoveChild, 1,
/*26453*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26456*/     OPC_MoveParent,
/*26457*/     OPC_MoveChild, 2,
/*26459*/     OPC_CheckCondCode, ISD::SETEQ,
/*26461*/     OPC_MoveParent,
/*26462*/     OPC_MoveParent,
/*26463*/     OPC_MoveChild, 1,
/*26465*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26476*/     OPC_MoveParent,
/*26477*/     OPC_MoveParent,
/*26478*/     OPC_CheckType, MVT::i1,
/*26480*/     OPC_EmitConvertToTarget, 2,
/*26482*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26485*/     OPC_EmitInteger, MVT::i32, 0, 
/*26488*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPEQu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26500*/   /*Scope*/ 59|128,1/*187*/, /*->26689*/
/*26502*/     OPC_MoveChild, 0,
/*26504*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26507*/     OPC_Scope, 59, /*->26568*/ // 3 children in Scope
/*26509*/       OPC_RecordChild0, // #0 = $c
/*26510*/       OPC_MoveChild, 1,
/*26512*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26515*/       OPC_RecordChild0, // #1 = $a
/*26516*/       OPC_CheckChild0Type, MVT::i32,
/*26518*/       OPC_RecordChild1, // #2 = $b
/*26519*/       OPC_MoveChild, 1,
/*26521*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26524*/       OPC_MoveParent,
/*26525*/       OPC_MoveChild, 2,
/*26527*/       OPC_CheckCondCode, ISD::SETNE,
/*26529*/       OPC_MoveParent,
/*26530*/       OPC_MoveParent,
/*26531*/       OPC_MoveParent,
/*26532*/       OPC_MoveChild, 1,
/*26534*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26545*/       OPC_MoveParent,
/*26546*/       OPC_CheckType, MVT::i1,
/*26548*/       OPC_EmitConvertToTarget, 2,
/*26550*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26553*/       OPC_EmitInteger, MVT::i32, 0, 
/*26556*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPNEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26568*/     /*Scope*/ 59, /*->26628*/
/*26569*/       OPC_MoveChild, 0,
/*26571*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26574*/       OPC_RecordChild0, // #0 = $a
/*26575*/       OPC_CheckChild0Type, MVT::i32,
/*26577*/       OPC_RecordChild1, // #1 = $b
/*26578*/       OPC_MoveChild, 1,
/*26580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26583*/       OPC_MoveParent,
/*26584*/       OPC_MoveChild, 2,
/*26586*/       OPC_CheckCondCode, ISD::SETNE,
/*26588*/       OPC_MoveParent,
/*26589*/       OPC_MoveParent,
/*26590*/       OPC_MoveChild, 1,
/*26592*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26603*/       OPC_MoveParent,
/*26604*/       OPC_MoveParent,
/*26605*/       OPC_RecordChild1, // #2 = $c
/*26606*/       OPC_CheckType, MVT::i1,
/*26608*/       OPC_EmitConvertToTarget, 1,
/*26610*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26613*/       OPC_EmitInteger, MVT::i32, 0, 
/*26616*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPNEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26628*/     /*Scope*/ 59, /*->26688*/
/*26629*/       OPC_RecordChild0, // #0 = $c
/*26630*/       OPC_MoveChild, 1,
/*26632*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26643*/       OPC_MoveParent,
/*26644*/       OPC_MoveParent,
/*26645*/       OPC_MoveChild, 1,
/*26647*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26650*/       OPC_RecordChild0, // #1 = $a
/*26651*/       OPC_CheckChild0Type, MVT::i32,
/*26653*/       OPC_RecordChild1, // #2 = $b
/*26654*/       OPC_MoveChild, 1,
/*26656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26659*/       OPC_MoveParent,
/*26660*/       OPC_MoveChild, 2,
/*26662*/       OPC_CheckCondCode, ISD::SETNE,
/*26664*/       OPC_MoveParent,
/*26665*/       OPC_MoveParent,
/*26666*/       OPC_CheckType, MVT::i1,
/*26668*/       OPC_EmitConvertToTarget, 2,
/*26670*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26673*/       OPC_EmitInteger, MVT::i32, 0, 
/*26676*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 17
                // Dst: (SETPNEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26688*/     0, /*End of Scope*/
/*26689*/   /*Scope*/ 64, /*->26754*/
/*26690*/     OPC_RecordChild0, // #0 = $c
/*26691*/     OPC_MoveChild, 1,
/*26693*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26696*/     OPC_MoveChild, 0,
/*26698*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26701*/     OPC_RecordChild0, // #1 = $a
/*26702*/     OPC_CheckChild0Type, MVT::i32,
/*26704*/     OPC_RecordChild1, // #2 = $b
/*26705*/     OPC_MoveChild, 1,
/*26707*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26710*/     OPC_MoveParent,
/*26711*/     OPC_MoveChild, 2,
/*26713*/     OPC_CheckCondCode, ISD::SETNE,
/*26715*/     OPC_MoveParent,
/*26716*/     OPC_MoveParent,
/*26717*/     OPC_MoveChild, 1,
/*26719*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26730*/     OPC_MoveParent,
/*26731*/     OPC_MoveParent,
/*26732*/     OPC_CheckType, MVT::i1,
/*26734*/     OPC_EmitConvertToTarget, 2,
/*26736*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26739*/     OPC_EmitInteger, MVT::i32, 0, 
/*26742*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPNEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26754*/   /*Scope*/ 59|128,1/*187*/, /*->26943*/
/*26756*/     OPC_MoveChild, 0,
/*26758*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26761*/     OPC_Scope, 59, /*->26822*/ // 3 children in Scope
/*26763*/       OPC_RecordChild0, // #0 = $c
/*26764*/       OPC_MoveChild, 1,
/*26766*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26769*/       OPC_RecordChild0, // #1 = $a
/*26770*/       OPC_CheckChild0Type, MVT::i32,
/*26772*/       OPC_RecordChild1, // #2 = $b
/*26773*/       OPC_MoveChild, 1,
/*26775*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26778*/       OPC_MoveParent,
/*26779*/       OPC_MoveChild, 2,
/*26781*/       OPC_CheckCondCode, ISD::SETULT,
/*26783*/       OPC_MoveParent,
/*26784*/       OPC_MoveParent,
/*26785*/       OPC_MoveParent,
/*26786*/       OPC_MoveChild, 1,
/*26788*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26799*/       OPC_MoveParent,
/*26800*/       OPC_CheckType, MVT::i1,
/*26802*/       OPC_EmitConvertToTarget, 2,
/*26804*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26807*/       OPC_EmitInteger, MVT::i32, 0, 
/*26810*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26822*/     /*Scope*/ 59, /*->26882*/
/*26823*/       OPC_MoveChild, 0,
/*26825*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26828*/       OPC_RecordChild0, // #0 = $a
/*26829*/       OPC_CheckChild0Type, MVT::i32,
/*26831*/       OPC_RecordChild1, // #1 = $b
/*26832*/       OPC_MoveChild, 1,
/*26834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26837*/       OPC_MoveParent,
/*26838*/       OPC_MoveChild, 2,
/*26840*/       OPC_CheckCondCode, ISD::SETULT,
/*26842*/       OPC_MoveParent,
/*26843*/       OPC_MoveParent,
/*26844*/       OPC_MoveChild, 1,
/*26846*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26857*/       OPC_MoveParent,
/*26858*/       OPC_MoveParent,
/*26859*/       OPC_RecordChild1, // #2 = $c
/*26860*/       OPC_CheckType, MVT::i1,
/*26862*/       OPC_EmitConvertToTarget, 1,
/*26864*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26867*/       OPC_EmitInteger, MVT::i32, 0, 
/*26870*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26882*/     /*Scope*/ 59, /*->26942*/
/*26883*/       OPC_RecordChild0, // #0 = $c
/*26884*/       OPC_MoveChild, 1,
/*26886*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26897*/       OPC_MoveParent,
/*26898*/       OPC_MoveParent,
/*26899*/       OPC_MoveChild, 1,
/*26901*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26904*/       OPC_RecordChild0, // #1 = $a
/*26905*/       OPC_CheckChild0Type, MVT::i32,
/*26907*/       OPC_RecordChild1, // #2 = $b
/*26908*/       OPC_MoveChild, 1,
/*26910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26913*/       OPC_MoveParent,
/*26914*/       OPC_MoveChild, 2,
/*26916*/       OPC_CheckCondCode, ISD::SETULT,
/*26918*/       OPC_MoveParent,
/*26919*/       OPC_MoveParent,
/*26920*/       OPC_CheckType, MVT::i1,
/*26922*/       OPC_EmitConvertToTarget, 2,
/*26924*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26927*/       OPC_EmitInteger, MVT::i32, 0, 
/*26930*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 17
                // Dst: (SETPLTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*26942*/     0, /*End of Scope*/
/*26943*/   /*Scope*/ 64, /*->27008*/
/*26944*/     OPC_RecordChild0, // #0 = $c
/*26945*/     OPC_MoveChild, 1,
/*26947*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26950*/     OPC_MoveChild, 0,
/*26952*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*26955*/     OPC_RecordChild0, // #1 = $a
/*26956*/     OPC_CheckChild0Type, MVT::i32,
/*26958*/     OPC_RecordChild1, // #2 = $b
/*26959*/     OPC_MoveChild, 1,
/*26961*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26964*/     OPC_MoveParent,
/*26965*/     OPC_MoveChild, 2,
/*26967*/     OPC_CheckCondCode, ISD::SETULT,
/*26969*/     OPC_MoveParent,
/*26970*/     OPC_MoveParent,
/*26971*/     OPC_MoveChild, 1,
/*26973*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26984*/     OPC_MoveParent,
/*26985*/     OPC_MoveParent,
/*26986*/     OPC_CheckType, MVT::i1,
/*26988*/     OPC_EmitConvertToTarget, 2,
/*26990*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*26993*/     OPC_EmitInteger, MVT::i32, 0, 
/*26996*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27008*/   /*Scope*/ 59|128,1/*187*/, /*->27197*/
/*27010*/     OPC_MoveChild, 0,
/*27012*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27015*/     OPC_Scope, 59, /*->27076*/ // 3 children in Scope
/*27017*/       OPC_RecordChild0, // #0 = $c
/*27018*/       OPC_MoveChild, 1,
/*27020*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27023*/       OPC_RecordChild0, // #1 = $a
/*27024*/       OPC_CheckChild0Type, MVT::i32,
/*27026*/       OPC_RecordChild1, // #2 = $b
/*27027*/       OPC_MoveChild, 1,
/*27029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27032*/       OPC_MoveParent,
/*27033*/       OPC_MoveChild, 2,
/*27035*/       OPC_CheckCondCode, ISD::SETULE,
/*27037*/       OPC_MoveParent,
/*27038*/       OPC_MoveParent,
/*27039*/       OPC_MoveParent,
/*27040*/       OPC_MoveChild, 1,
/*27042*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27053*/       OPC_MoveParent,
/*27054*/       OPC_CheckType, MVT::i1,
/*27056*/       OPC_EmitConvertToTarget, 2,
/*27058*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27061*/       OPC_EmitInteger, MVT::i32, 0, 
/*27064*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27076*/     /*Scope*/ 59, /*->27136*/
/*27077*/       OPC_MoveChild, 0,
/*27079*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27082*/       OPC_RecordChild0, // #0 = $a
/*27083*/       OPC_CheckChild0Type, MVT::i32,
/*27085*/       OPC_RecordChild1, // #1 = $b
/*27086*/       OPC_MoveChild, 1,
/*27088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27091*/       OPC_MoveParent,
/*27092*/       OPC_MoveChild, 2,
/*27094*/       OPC_CheckCondCode, ISD::SETULE,
/*27096*/       OPC_MoveParent,
/*27097*/       OPC_MoveParent,
/*27098*/       OPC_MoveChild, 1,
/*27100*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27111*/       OPC_MoveParent,
/*27112*/       OPC_MoveParent,
/*27113*/       OPC_RecordChild1, // #2 = $c
/*27114*/       OPC_CheckType, MVT::i1,
/*27116*/       OPC_EmitConvertToTarget, 1,
/*27118*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27121*/       OPC_EmitInteger, MVT::i32, 0, 
/*27124*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27136*/     /*Scope*/ 59, /*->27196*/
/*27137*/       OPC_RecordChild0, // #0 = $c
/*27138*/       OPC_MoveChild, 1,
/*27140*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27151*/       OPC_MoveParent,
/*27152*/       OPC_MoveParent,
/*27153*/       OPC_MoveChild, 1,
/*27155*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27158*/       OPC_RecordChild0, // #1 = $a
/*27159*/       OPC_CheckChild0Type, MVT::i32,
/*27161*/       OPC_RecordChild1, // #2 = $b
/*27162*/       OPC_MoveChild, 1,
/*27164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27167*/       OPC_MoveParent,
/*27168*/       OPC_MoveChild, 2,
/*27170*/       OPC_CheckCondCode, ISD::SETULE,
/*27172*/       OPC_MoveParent,
/*27173*/       OPC_MoveParent,
/*27174*/       OPC_CheckType, MVT::i1,
/*27176*/       OPC_EmitConvertToTarget, 2,
/*27178*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27181*/       OPC_EmitInteger, MVT::i32, 0, 
/*27184*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 17
                // Dst: (SETPLEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27196*/     0, /*End of Scope*/
/*27197*/   /*Scope*/ 64, /*->27262*/
/*27198*/     OPC_RecordChild0, // #0 = $c
/*27199*/     OPC_MoveChild, 1,
/*27201*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27204*/     OPC_MoveChild, 0,
/*27206*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27209*/     OPC_RecordChild0, // #1 = $a
/*27210*/     OPC_CheckChild0Type, MVT::i32,
/*27212*/     OPC_RecordChild1, // #2 = $b
/*27213*/     OPC_MoveChild, 1,
/*27215*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27218*/     OPC_MoveParent,
/*27219*/     OPC_MoveChild, 2,
/*27221*/     OPC_CheckCondCode, ISD::SETULE,
/*27223*/     OPC_MoveParent,
/*27224*/     OPC_MoveParent,
/*27225*/     OPC_MoveChild, 1,
/*27227*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27238*/     OPC_MoveParent,
/*27239*/     OPC_MoveParent,
/*27240*/     OPC_CheckType, MVT::i1,
/*27242*/     OPC_EmitConvertToTarget, 2,
/*27244*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27247*/     OPC_EmitInteger, MVT::i32, 0, 
/*27250*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27262*/   /*Scope*/ 59|128,1/*187*/, /*->27451*/
/*27264*/     OPC_MoveChild, 0,
/*27266*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27269*/     OPC_Scope, 59, /*->27330*/ // 3 children in Scope
/*27271*/       OPC_RecordChild0, // #0 = $c
/*27272*/       OPC_MoveChild, 1,
/*27274*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27277*/       OPC_RecordChild0, // #1 = $a
/*27278*/       OPC_CheckChild0Type, MVT::i32,
/*27280*/       OPC_RecordChild1, // #2 = $b
/*27281*/       OPC_MoveChild, 1,
/*27283*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27286*/       OPC_MoveParent,
/*27287*/       OPC_MoveChild, 2,
/*27289*/       OPC_CheckCondCode, ISD::SETUGT,
/*27291*/       OPC_MoveParent,
/*27292*/       OPC_MoveParent,
/*27293*/       OPC_MoveParent,
/*27294*/       OPC_MoveChild, 1,
/*27296*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27307*/       OPC_MoveParent,
/*27308*/       OPC_CheckType, MVT::i1,
/*27310*/       OPC_EmitConvertToTarget, 2,
/*27312*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27315*/       OPC_EmitInteger, MVT::i32, 0, 
/*27318*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27330*/     /*Scope*/ 59, /*->27390*/
/*27331*/       OPC_MoveChild, 0,
/*27333*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27336*/       OPC_RecordChild0, // #0 = $a
/*27337*/       OPC_CheckChild0Type, MVT::i32,
/*27339*/       OPC_RecordChild1, // #1 = $b
/*27340*/       OPC_MoveChild, 1,
/*27342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27345*/       OPC_MoveParent,
/*27346*/       OPC_MoveChild, 2,
/*27348*/       OPC_CheckCondCode, ISD::SETUGT,
/*27350*/       OPC_MoveParent,
/*27351*/       OPC_MoveParent,
/*27352*/       OPC_MoveChild, 1,
/*27354*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27365*/       OPC_MoveParent,
/*27366*/       OPC_MoveParent,
/*27367*/       OPC_RecordChild1, // #2 = $c
/*27368*/       OPC_CheckType, MVT::i1,
/*27370*/       OPC_EmitConvertToTarget, 1,
/*27372*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27375*/       OPC_EmitInteger, MVT::i32, 0, 
/*27378*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27390*/     /*Scope*/ 59, /*->27450*/
/*27391*/       OPC_RecordChild0, // #0 = $c
/*27392*/       OPC_MoveChild, 1,
/*27394*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27405*/       OPC_MoveParent,
/*27406*/       OPC_MoveParent,
/*27407*/       OPC_MoveChild, 1,
/*27409*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27412*/       OPC_RecordChild0, // #1 = $a
/*27413*/       OPC_CheckChild0Type, MVT::i32,
/*27415*/       OPC_RecordChild1, // #2 = $b
/*27416*/       OPC_MoveChild, 1,
/*27418*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27421*/       OPC_MoveParent,
/*27422*/       OPC_MoveChild, 2,
/*27424*/       OPC_CheckCondCode, ISD::SETUGT,
/*27426*/       OPC_MoveParent,
/*27427*/       OPC_MoveParent,
/*27428*/       OPC_CheckType, MVT::i1,
/*27430*/       OPC_EmitConvertToTarget, 2,
/*27432*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27435*/       OPC_EmitInteger, MVT::i32, 0, 
/*27438*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 17
                // Dst: (SETPGTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27450*/     0, /*End of Scope*/
/*27451*/   /*Scope*/ 64, /*->27516*/
/*27452*/     OPC_RecordChild0, // #0 = $c
/*27453*/     OPC_MoveChild, 1,
/*27455*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27458*/     OPC_MoveChild, 0,
/*27460*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27463*/     OPC_RecordChild0, // #1 = $a
/*27464*/     OPC_CheckChild0Type, MVT::i32,
/*27466*/     OPC_RecordChild1, // #2 = $b
/*27467*/     OPC_MoveChild, 1,
/*27469*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27472*/     OPC_MoveParent,
/*27473*/     OPC_MoveChild, 2,
/*27475*/     OPC_CheckCondCode, ISD::SETUGT,
/*27477*/     OPC_MoveParent,
/*27478*/     OPC_MoveParent,
/*27479*/     OPC_MoveChild, 1,
/*27481*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27492*/     OPC_MoveParent,
/*27493*/     OPC_MoveParent,
/*27494*/     OPC_CheckType, MVT::i1,
/*27496*/     OPC_EmitConvertToTarget, 2,
/*27498*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27501*/     OPC_EmitInteger, MVT::i32, 0, 
/*27504*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27516*/   /*Scope*/ 59|128,1/*187*/, /*->27705*/
/*27518*/     OPC_MoveChild, 0,
/*27520*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27523*/     OPC_Scope, 59, /*->27584*/ // 3 children in Scope
/*27525*/       OPC_RecordChild0, // #0 = $c
/*27526*/       OPC_MoveChild, 1,
/*27528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27531*/       OPC_RecordChild0, // #1 = $a
/*27532*/       OPC_CheckChild0Type, MVT::i32,
/*27534*/       OPC_RecordChild1, // #2 = $b
/*27535*/       OPC_MoveChild, 1,
/*27537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27540*/       OPC_MoveParent,
/*27541*/       OPC_MoveChild, 2,
/*27543*/       OPC_CheckCondCode, ISD::SETUGE,
/*27545*/       OPC_MoveParent,
/*27546*/       OPC_MoveParent,
/*27547*/       OPC_MoveParent,
/*27548*/       OPC_MoveChild, 1,
/*27550*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27561*/       OPC_MoveParent,
/*27562*/       OPC_CheckType, MVT::i1,
/*27564*/       OPC_EmitConvertToTarget, 2,
/*27566*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27569*/       OPC_EmitInteger, MVT::i32, 0, 
/*27572*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27584*/     /*Scope*/ 59, /*->27644*/
/*27585*/       OPC_MoveChild, 0,
/*27587*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27590*/       OPC_RecordChild0, // #0 = $a
/*27591*/       OPC_CheckChild0Type, MVT::i32,
/*27593*/       OPC_RecordChild1, // #1 = $b
/*27594*/       OPC_MoveChild, 1,
/*27596*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27599*/       OPC_MoveParent,
/*27600*/       OPC_MoveChild, 2,
/*27602*/       OPC_CheckCondCode, ISD::SETUGE,
/*27604*/       OPC_MoveParent,
/*27605*/       OPC_MoveParent,
/*27606*/       OPC_MoveChild, 1,
/*27608*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27619*/       OPC_MoveParent,
/*27620*/       OPC_MoveParent,
/*27621*/       OPC_RecordChild1, // #2 = $c
/*27622*/       OPC_CheckType, MVT::i1,
/*27624*/       OPC_EmitConvertToTarget, 1,
/*27626*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27629*/       OPC_EmitInteger, MVT::i32, 0, 
/*27632*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27644*/     /*Scope*/ 59, /*->27704*/
/*27645*/       OPC_RecordChild0, // #0 = $c
/*27646*/       OPC_MoveChild, 1,
/*27648*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27659*/       OPC_MoveParent,
/*27660*/       OPC_MoveParent,
/*27661*/       OPC_MoveChild, 1,
/*27663*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27666*/       OPC_RecordChild0, // #1 = $a
/*27667*/       OPC_CheckChild0Type, MVT::i32,
/*27669*/       OPC_RecordChild1, // #2 = $b
/*27670*/       OPC_MoveChild, 1,
/*27672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27675*/       OPC_MoveParent,
/*27676*/       OPC_MoveChild, 2,
/*27678*/       OPC_CheckCondCode, ISD::SETUGE,
/*27680*/       OPC_MoveParent,
/*27681*/       OPC_MoveParent,
/*27682*/       OPC_CheckType, MVT::i1,
/*27684*/       OPC_EmitConvertToTarget, 2,
/*27686*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27689*/       OPC_EmitInteger, MVT::i32, 0, 
/*27692*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 17
                // Dst: (SETPGEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27704*/     0, /*End of Scope*/
/*27705*/   /*Scope*/ 64, /*->27770*/
/*27706*/     OPC_RecordChild0, // #0 = $c
/*27707*/     OPC_MoveChild, 1,
/*27709*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27712*/     OPC_MoveChild, 0,
/*27714*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27717*/     OPC_RecordChild0, // #1 = $a
/*27718*/     OPC_CheckChild0Type, MVT::i32,
/*27720*/     OPC_RecordChild1, // #2 = $b
/*27721*/     OPC_MoveChild, 1,
/*27723*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27726*/     OPC_MoveParent,
/*27727*/     OPC_MoveChild, 2,
/*27729*/     OPC_CheckCondCode, ISD::SETUGE,
/*27731*/     OPC_MoveParent,
/*27732*/     OPC_MoveParent,
/*27733*/     OPC_MoveChild, 1,
/*27735*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27746*/     OPC_MoveParent,
/*27747*/     OPC_MoveParent,
/*27748*/     OPC_CheckType, MVT::i1,
/*27750*/     OPC_EmitConvertToTarget, 2,
/*27752*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27755*/     OPC_EmitInteger, MVT::i32, 0, 
/*27758*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEu32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27770*/   /*Scope*/ 59|128,1/*187*/, /*->27959*/
/*27772*/     OPC_MoveChild, 0,
/*27774*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27777*/     OPC_Scope, 59, /*->27838*/ // 3 children in Scope
/*27779*/       OPC_RecordChild0, // #0 = $c
/*27780*/       OPC_MoveChild, 1,
/*27782*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27785*/       OPC_RecordChild0, // #1 = $a
/*27786*/       OPC_CheckChild0Type, MVT::i32,
/*27788*/       OPC_RecordChild1, // #2 = $b
/*27789*/       OPC_MoveChild, 1,
/*27791*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27794*/       OPC_MoveParent,
/*27795*/       OPC_MoveChild, 2,
/*27797*/       OPC_CheckCondCode, ISD::SETLT,
/*27799*/       OPC_MoveParent,
/*27800*/       OPC_MoveParent,
/*27801*/       OPC_MoveParent,
/*27802*/       OPC_MoveChild, 1,
/*27804*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27815*/       OPC_MoveParent,
/*27816*/       OPC_CheckType, MVT::i1,
/*27818*/       OPC_EmitConvertToTarget, 2,
/*27820*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27823*/       OPC_EmitInteger, MVT::i32, 0, 
/*27826*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27838*/     /*Scope*/ 59, /*->27898*/
/*27839*/       OPC_MoveChild, 0,
/*27841*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27844*/       OPC_RecordChild0, // #0 = $a
/*27845*/       OPC_CheckChild0Type, MVT::i32,
/*27847*/       OPC_RecordChild1, // #1 = $b
/*27848*/       OPC_MoveChild, 1,
/*27850*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27853*/       OPC_MoveParent,
/*27854*/       OPC_MoveChild, 2,
/*27856*/       OPC_CheckCondCode, ISD::SETLT,
/*27858*/       OPC_MoveParent,
/*27859*/       OPC_MoveParent,
/*27860*/       OPC_MoveChild, 1,
/*27862*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27873*/       OPC_MoveParent,
/*27874*/       OPC_MoveParent,
/*27875*/       OPC_RecordChild1, // #2 = $c
/*27876*/       OPC_CheckType, MVT::i1,
/*27878*/       OPC_EmitConvertToTarget, 1,
/*27880*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27883*/       OPC_EmitInteger, MVT::i32, 0, 
/*27886*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27898*/     /*Scope*/ 59, /*->27958*/
/*27899*/       OPC_RecordChild0, // #0 = $c
/*27900*/       OPC_MoveChild, 1,
/*27902*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*27913*/       OPC_MoveParent,
/*27914*/       OPC_MoveParent,
/*27915*/       OPC_MoveChild, 1,
/*27917*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27920*/       OPC_RecordChild0, // #1 = $a
/*27921*/       OPC_CheckChild0Type, MVT::i32,
/*27923*/       OPC_RecordChild1, // #2 = $b
/*27924*/       OPC_MoveChild, 1,
/*27926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27929*/       OPC_MoveParent,
/*27930*/       OPC_MoveChild, 2,
/*27932*/       OPC_CheckCondCode, ISD::SETLT,
/*27934*/       OPC_MoveParent,
/*27935*/       OPC_MoveParent,
/*27936*/       OPC_CheckType, MVT::i1,
/*27938*/       OPC_EmitConvertToTarget, 2,
/*27940*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*27943*/       OPC_EmitInteger, MVT::i32, 0, 
/*27946*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 17
                // Dst: (SETPLTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*27958*/     0, /*End of Scope*/
/*27959*/   /*Scope*/ 64, /*->28024*/
/*27960*/     OPC_RecordChild0, // #0 = $c
/*27961*/     OPC_MoveChild, 1,
/*27963*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*27966*/     OPC_MoveChild, 0,
/*27968*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*27971*/     OPC_RecordChild0, // #1 = $a
/*27972*/     OPC_CheckChild0Type, MVT::i32,
/*27974*/     OPC_RecordChild1, // #2 = $b
/*27975*/     OPC_MoveChild, 1,
/*27977*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27980*/     OPC_MoveParent,
/*27981*/     OPC_MoveChild, 2,
/*27983*/     OPC_CheckCondCode, ISD::SETLT,
/*27985*/     OPC_MoveParent,
/*27986*/     OPC_MoveParent,
/*27987*/     OPC_MoveChild, 1,
/*27989*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28000*/     OPC_MoveParent,
/*28001*/     OPC_MoveParent,
/*28002*/     OPC_CheckType, MVT::i1,
/*28004*/     OPC_EmitConvertToTarget, 2,
/*28006*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28009*/     OPC_EmitInteger, MVT::i32, 0, 
/*28012*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28024*/   /*Scope*/ 59|128,1/*187*/, /*->28213*/
/*28026*/     OPC_MoveChild, 0,
/*28028*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28031*/     OPC_Scope, 59, /*->28092*/ // 3 children in Scope
/*28033*/       OPC_RecordChild0, // #0 = $c
/*28034*/       OPC_MoveChild, 1,
/*28036*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28039*/       OPC_RecordChild0, // #1 = $a
/*28040*/       OPC_CheckChild0Type, MVT::i32,
/*28042*/       OPC_RecordChild1, // #2 = $b
/*28043*/       OPC_MoveChild, 1,
/*28045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28048*/       OPC_MoveParent,
/*28049*/       OPC_MoveChild, 2,
/*28051*/       OPC_CheckCondCode, ISD::SETLE,
/*28053*/       OPC_MoveParent,
/*28054*/       OPC_MoveParent,
/*28055*/       OPC_MoveParent,
/*28056*/       OPC_MoveChild, 1,
/*28058*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28069*/       OPC_MoveParent,
/*28070*/       OPC_CheckType, MVT::i1,
/*28072*/       OPC_EmitConvertToTarget, 2,
/*28074*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28077*/       OPC_EmitInteger, MVT::i32, 0, 
/*28080*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28092*/     /*Scope*/ 59, /*->28152*/
/*28093*/       OPC_MoveChild, 0,
/*28095*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28098*/       OPC_RecordChild0, // #0 = $a
/*28099*/       OPC_CheckChild0Type, MVT::i32,
/*28101*/       OPC_RecordChild1, // #1 = $b
/*28102*/       OPC_MoveChild, 1,
/*28104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28107*/       OPC_MoveParent,
/*28108*/       OPC_MoveChild, 2,
/*28110*/       OPC_CheckCondCode, ISD::SETLE,
/*28112*/       OPC_MoveParent,
/*28113*/       OPC_MoveParent,
/*28114*/       OPC_MoveChild, 1,
/*28116*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28127*/       OPC_MoveParent,
/*28128*/       OPC_MoveParent,
/*28129*/       OPC_RecordChild1, // #2 = $c
/*28130*/       OPC_CheckType, MVT::i1,
/*28132*/       OPC_EmitConvertToTarget, 1,
/*28134*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28137*/       OPC_EmitInteger, MVT::i32, 0, 
/*28140*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28152*/     /*Scope*/ 59, /*->28212*/
/*28153*/       OPC_RecordChild0, // #0 = $c
/*28154*/       OPC_MoveChild, 1,
/*28156*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28167*/       OPC_MoveParent,
/*28168*/       OPC_MoveParent,
/*28169*/       OPC_MoveChild, 1,
/*28171*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28174*/       OPC_RecordChild0, // #1 = $a
/*28175*/       OPC_CheckChild0Type, MVT::i32,
/*28177*/       OPC_RecordChild1, // #2 = $b
/*28178*/       OPC_MoveChild, 1,
/*28180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28183*/       OPC_MoveParent,
/*28184*/       OPC_MoveChild, 2,
/*28186*/       OPC_CheckCondCode, ISD::SETLE,
/*28188*/       OPC_MoveParent,
/*28189*/       OPC_MoveParent,
/*28190*/       OPC_CheckType, MVT::i1,
/*28192*/       OPC_EmitConvertToTarget, 2,
/*28194*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28197*/       OPC_EmitInteger, MVT::i32, 0, 
/*28200*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 17
                // Dst: (SETPLEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28212*/     0, /*End of Scope*/
/*28213*/   /*Scope*/ 64, /*->28278*/
/*28214*/     OPC_RecordChild0, // #0 = $c
/*28215*/     OPC_MoveChild, 1,
/*28217*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28220*/     OPC_MoveChild, 0,
/*28222*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28225*/     OPC_RecordChild0, // #1 = $a
/*28226*/     OPC_CheckChild0Type, MVT::i32,
/*28228*/     OPC_RecordChild1, // #2 = $b
/*28229*/     OPC_MoveChild, 1,
/*28231*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28234*/     OPC_MoveParent,
/*28235*/     OPC_MoveChild, 2,
/*28237*/     OPC_CheckCondCode, ISD::SETLE,
/*28239*/     OPC_MoveParent,
/*28240*/     OPC_MoveParent,
/*28241*/     OPC_MoveChild, 1,
/*28243*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28254*/     OPC_MoveParent,
/*28255*/     OPC_MoveParent,
/*28256*/     OPC_CheckType, MVT::i1,
/*28258*/     OPC_EmitConvertToTarget, 2,
/*28260*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28263*/     OPC_EmitInteger, MVT::i32, 0, 
/*28266*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28278*/   /*Scope*/ 59|128,1/*187*/, /*->28467*/
/*28280*/     OPC_MoveChild, 0,
/*28282*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28285*/     OPC_Scope, 59, /*->28346*/ // 3 children in Scope
/*28287*/       OPC_RecordChild0, // #0 = $c
/*28288*/       OPC_MoveChild, 1,
/*28290*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28293*/       OPC_RecordChild0, // #1 = $a
/*28294*/       OPC_CheckChild0Type, MVT::i32,
/*28296*/       OPC_RecordChild1, // #2 = $b
/*28297*/       OPC_MoveChild, 1,
/*28299*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28302*/       OPC_MoveParent,
/*28303*/       OPC_MoveChild, 2,
/*28305*/       OPC_CheckCondCode, ISD::SETGT,
/*28307*/       OPC_MoveParent,
/*28308*/       OPC_MoveParent,
/*28309*/       OPC_MoveParent,
/*28310*/       OPC_MoveChild, 1,
/*28312*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28323*/       OPC_MoveParent,
/*28324*/       OPC_CheckType, MVT::i1,
/*28326*/       OPC_EmitConvertToTarget, 2,
/*28328*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28331*/       OPC_EmitInteger, MVT::i32, 0, 
/*28334*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28346*/     /*Scope*/ 59, /*->28406*/
/*28347*/       OPC_MoveChild, 0,
/*28349*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28352*/       OPC_RecordChild0, // #0 = $a
/*28353*/       OPC_CheckChild0Type, MVT::i32,
/*28355*/       OPC_RecordChild1, // #1 = $b
/*28356*/       OPC_MoveChild, 1,
/*28358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28361*/       OPC_MoveParent,
/*28362*/       OPC_MoveChild, 2,
/*28364*/       OPC_CheckCondCode, ISD::SETGT,
/*28366*/       OPC_MoveParent,
/*28367*/       OPC_MoveParent,
/*28368*/       OPC_MoveChild, 1,
/*28370*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28381*/       OPC_MoveParent,
/*28382*/       OPC_MoveParent,
/*28383*/       OPC_RecordChild1, // #2 = $c
/*28384*/       OPC_CheckType, MVT::i1,
/*28386*/       OPC_EmitConvertToTarget, 1,
/*28388*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28391*/       OPC_EmitInteger, MVT::i32, 0, 
/*28394*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28406*/     /*Scope*/ 59, /*->28466*/
/*28407*/       OPC_RecordChild0, // #0 = $c
/*28408*/       OPC_MoveChild, 1,
/*28410*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28421*/       OPC_MoveParent,
/*28422*/       OPC_MoveParent,
/*28423*/       OPC_MoveChild, 1,
/*28425*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28428*/       OPC_RecordChild0, // #1 = $a
/*28429*/       OPC_CheckChild0Type, MVT::i32,
/*28431*/       OPC_RecordChild1, // #2 = $b
/*28432*/       OPC_MoveChild, 1,
/*28434*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28437*/       OPC_MoveParent,
/*28438*/       OPC_MoveChild, 2,
/*28440*/       OPC_CheckCondCode, ISD::SETGT,
/*28442*/       OPC_MoveParent,
/*28443*/       OPC_MoveParent,
/*28444*/       OPC_CheckType, MVT::i1,
/*28446*/       OPC_EmitConvertToTarget, 2,
/*28448*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28451*/       OPC_EmitInteger, MVT::i32, 0, 
/*28454*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 17
                // Dst: (SETPGTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28466*/     0, /*End of Scope*/
/*28467*/   /*Scope*/ 64, /*->28532*/
/*28468*/     OPC_RecordChild0, // #0 = $c
/*28469*/     OPC_MoveChild, 1,
/*28471*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28474*/     OPC_MoveChild, 0,
/*28476*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28479*/     OPC_RecordChild0, // #1 = $a
/*28480*/     OPC_CheckChild0Type, MVT::i32,
/*28482*/     OPC_RecordChild1, // #2 = $b
/*28483*/     OPC_MoveChild, 1,
/*28485*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28488*/     OPC_MoveParent,
/*28489*/     OPC_MoveChild, 2,
/*28491*/     OPC_CheckCondCode, ISD::SETGT,
/*28493*/     OPC_MoveParent,
/*28494*/     OPC_MoveParent,
/*28495*/     OPC_MoveChild, 1,
/*28497*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28508*/     OPC_MoveParent,
/*28509*/     OPC_MoveParent,
/*28510*/     OPC_CheckType, MVT::i1,
/*28512*/     OPC_EmitConvertToTarget, 2,
/*28514*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28517*/     OPC_EmitInteger, MVT::i32, 0, 
/*28520*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28532*/   /*Scope*/ 59|128,1/*187*/, /*->28721*/
/*28534*/     OPC_MoveChild, 0,
/*28536*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28539*/     OPC_Scope, 59, /*->28600*/ // 3 children in Scope
/*28541*/       OPC_RecordChild0, // #0 = $c
/*28542*/       OPC_MoveChild, 1,
/*28544*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28547*/       OPC_RecordChild0, // #1 = $a
/*28548*/       OPC_CheckChild0Type, MVT::i32,
/*28550*/       OPC_RecordChild1, // #2 = $b
/*28551*/       OPC_MoveChild, 1,
/*28553*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28556*/       OPC_MoveParent,
/*28557*/       OPC_MoveChild, 2,
/*28559*/       OPC_CheckCondCode, ISD::SETGE,
/*28561*/       OPC_MoveParent,
/*28562*/       OPC_MoveParent,
/*28563*/       OPC_MoveParent,
/*28564*/       OPC_MoveChild, 1,
/*28566*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28577*/       OPC_MoveParent,
/*28578*/       OPC_CheckType, MVT::i1,
/*28580*/       OPC_EmitConvertToTarget, 2,
/*28582*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28585*/       OPC_EmitInteger, MVT::i32, 0, 
/*28588*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28600*/     /*Scope*/ 59, /*->28660*/
/*28601*/       OPC_MoveChild, 0,
/*28603*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28606*/       OPC_RecordChild0, // #0 = $a
/*28607*/       OPC_CheckChild0Type, MVT::i32,
/*28609*/       OPC_RecordChild1, // #1 = $b
/*28610*/       OPC_MoveChild, 1,
/*28612*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28615*/       OPC_MoveParent,
/*28616*/       OPC_MoveChild, 2,
/*28618*/       OPC_CheckCondCode, ISD::SETGE,
/*28620*/       OPC_MoveParent,
/*28621*/       OPC_MoveParent,
/*28622*/       OPC_MoveChild, 1,
/*28624*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28635*/       OPC_MoveParent,
/*28636*/       OPC_MoveParent,
/*28637*/       OPC_RecordChild1, // #2 = $c
/*28638*/       OPC_CheckType, MVT::i1,
/*28640*/       OPC_EmitConvertToTarget, 1,
/*28642*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28645*/       OPC_EmitInteger, MVT::i32, 0, 
/*28648*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28660*/     /*Scope*/ 59, /*->28720*/
/*28661*/       OPC_RecordChild0, // #0 = $c
/*28662*/       OPC_MoveChild, 1,
/*28664*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28675*/       OPC_MoveParent,
/*28676*/       OPC_MoveParent,
/*28677*/       OPC_MoveChild, 1,
/*28679*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28682*/       OPC_RecordChild0, // #1 = $a
/*28683*/       OPC_CheckChild0Type, MVT::i32,
/*28685*/       OPC_RecordChild1, // #2 = $b
/*28686*/       OPC_MoveChild, 1,
/*28688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28691*/       OPC_MoveParent,
/*28692*/       OPC_MoveChild, 2,
/*28694*/       OPC_CheckCondCode, ISD::SETGE,
/*28696*/       OPC_MoveParent,
/*28697*/       OPC_MoveParent,
/*28698*/       OPC_CheckType, MVT::i1,
/*28700*/       OPC_EmitConvertToTarget, 2,
/*28702*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28705*/       OPC_EmitInteger, MVT::i32, 0, 
/*28708*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 17
                // Dst: (SETPGEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28720*/     0, /*End of Scope*/
/*28721*/   /*Scope*/ 64, /*->28786*/
/*28722*/     OPC_RecordChild0, // #0 = $c
/*28723*/     OPC_MoveChild, 1,
/*28725*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28728*/     OPC_MoveChild, 0,
/*28730*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28733*/     OPC_RecordChild0, // #1 = $a
/*28734*/     OPC_CheckChild0Type, MVT::i32,
/*28736*/     OPC_RecordChild1, // #2 = $b
/*28737*/     OPC_MoveChild, 1,
/*28739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28742*/     OPC_MoveParent,
/*28743*/     OPC_MoveChild, 2,
/*28745*/     OPC_CheckCondCode, ISD::SETGE,
/*28747*/     OPC_MoveParent,
/*28748*/     OPC_MoveParent,
/*28749*/     OPC_MoveChild, 1,
/*28751*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28762*/     OPC_MoveParent,
/*28763*/     OPC_MoveParent,
/*28764*/     OPC_CheckType, MVT::i1,
/*28766*/     OPC_EmitConvertToTarget, 2,
/*28768*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28771*/     OPC_EmitInteger, MVT::i32, 0, 
/*28774*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEs32ri_xor_not_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*28786*/   /*Scope*/ 59|128,1/*187*/, /*->28975*/
/*28788*/     OPC_MoveChild, 0,
/*28790*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28793*/     OPC_Scope, 59, /*->28854*/ // 3 children in Scope
/*28795*/       OPC_RecordChild0, // #0 = $c
/*28796*/       OPC_MoveChild, 1,
/*28798*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28801*/       OPC_RecordChild0, // #1 = $a
/*28802*/       OPC_CheckChild0Type, MVT::i64,
/*28804*/       OPC_RecordChild1, // #2 = $b
/*28805*/       OPC_MoveChild, 1,
/*28807*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28810*/       OPC_MoveParent,
/*28811*/       OPC_MoveChild, 2,
/*28813*/       OPC_CheckCondCode, ISD::SETEQ,
/*28815*/       OPC_MoveParent,
/*28816*/       OPC_MoveParent,
/*28817*/       OPC_MoveParent,
/*28818*/       OPC_MoveChild, 1,
/*28820*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28831*/       OPC_MoveParent,
/*28832*/       OPC_CheckType, MVT::i1,
/*28834*/       OPC_EmitConvertToTarget, 2,
/*28836*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28839*/       OPC_EmitInteger, MVT::i32, 0, 
/*28842*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPEQu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*28854*/     /*Scope*/ 59, /*->28914*/
/*28855*/       OPC_MoveChild, 0,
/*28857*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28860*/       OPC_RecordChild0, // #0 = $a
/*28861*/       OPC_CheckChild0Type, MVT::i64,
/*28863*/       OPC_RecordChild1, // #1 = $b
/*28864*/       OPC_MoveChild, 1,
/*28866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28869*/       OPC_MoveParent,
/*28870*/       OPC_MoveChild, 2,
/*28872*/       OPC_CheckCondCode, ISD::SETEQ,
/*28874*/       OPC_MoveParent,
/*28875*/       OPC_MoveParent,
/*28876*/       OPC_MoveChild, 1,
/*28878*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28889*/       OPC_MoveParent,
/*28890*/       OPC_MoveParent,
/*28891*/       OPC_RecordChild1, // #2 = $c
/*28892*/       OPC_CheckType, MVT::i1,
/*28894*/       OPC_EmitConvertToTarget, 1,
/*28896*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28899*/       OPC_EmitInteger, MVT::i32, 0, 
/*28902*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPEQu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*28914*/     /*Scope*/ 59, /*->28974*/
/*28915*/       OPC_RecordChild0, // #0 = $c
/*28916*/       OPC_MoveChild, 1,
/*28918*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*28929*/       OPC_MoveParent,
/*28930*/       OPC_MoveParent,
/*28931*/       OPC_MoveChild, 1,
/*28933*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28936*/       OPC_RecordChild0, // #1 = $a
/*28937*/       OPC_CheckChild0Type, MVT::i64,
/*28939*/       OPC_RecordChild1, // #2 = $b
/*28940*/       OPC_MoveChild, 1,
/*28942*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28945*/       OPC_MoveParent,
/*28946*/       OPC_MoveChild, 2,
/*28948*/       OPC_CheckCondCode, ISD::SETEQ,
/*28950*/       OPC_MoveParent,
/*28951*/       OPC_MoveParent,
/*28952*/       OPC_CheckType, MVT::i1,
/*28954*/       OPC_EmitConvertToTarget, 2,
/*28956*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*28959*/       OPC_EmitInteger, MVT::i32, 0, 
/*28962*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 17
                // Dst: (SETPEQu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*28974*/     0, /*End of Scope*/
/*28975*/   /*Scope*/ 64, /*->29040*/
/*28976*/     OPC_RecordChild0, // #0 = $c
/*28977*/     OPC_MoveChild, 1,
/*28979*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*28982*/     OPC_MoveChild, 0,
/*28984*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*28987*/     OPC_RecordChild0, // #1 = $a
/*28988*/     OPC_CheckChild0Type, MVT::i64,
/*28990*/     OPC_RecordChild1, // #2 = $b
/*28991*/     OPC_MoveChild, 1,
/*28993*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28996*/     OPC_MoveParent,
/*28997*/     OPC_MoveChild, 2,
/*28999*/     OPC_CheckCondCode, ISD::SETEQ,
/*29001*/     OPC_MoveParent,
/*29002*/     OPC_MoveParent,
/*29003*/     OPC_MoveChild, 1,
/*29005*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29016*/     OPC_MoveParent,
/*29017*/     OPC_MoveParent,
/*29018*/     OPC_CheckType, MVT::i1,
/*29020*/     OPC_EmitConvertToTarget, 2,
/*29022*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29025*/     OPC_EmitInteger, MVT::i32, 0, 
/*29028*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPEQu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29040*/   /*Scope*/ 59|128,1/*187*/, /*->29229*/
/*29042*/     OPC_MoveChild, 0,
/*29044*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29047*/     OPC_Scope, 59, /*->29108*/ // 3 children in Scope
/*29049*/       OPC_RecordChild0, // #0 = $c
/*29050*/       OPC_MoveChild, 1,
/*29052*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29055*/       OPC_RecordChild0, // #1 = $a
/*29056*/       OPC_CheckChild0Type, MVT::i64,
/*29058*/       OPC_RecordChild1, // #2 = $b
/*29059*/       OPC_MoveChild, 1,
/*29061*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29064*/       OPC_MoveParent,
/*29065*/       OPC_MoveChild, 2,
/*29067*/       OPC_CheckCondCode, ISD::SETNE,
/*29069*/       OPC_MoveParent,
/*29070*/       OPC_MoveParent,
/*29071*/       OPC_MoveParent,
/*29072*/       OPC_MoveChild, 1,
/*29074*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29085*/       OPC_MoveParent,
/*29086*/       OPC_CheckType, MVT::i1,
/*29088*/       OPC_EmitConvertToTarget, 2,
/*29090*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29093*/       OPC_EmitInteger, MVT::i32, 0, 
/*29096*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPNEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29108*/     /*Scope*/ 59, /*->29168*/
/*29109*/       OPC_MoveChild, 0,
/*29111*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29114*/       OPC_RecordChild0, // #0 = $a
/*29115*/       OPC_CheckChild0Type, MVT::i64,
/*29117*/       OPC_RecordChild1, // #1 = $b
/*29118*/       OPC_MoveChild, 1,
/*29120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29123*/       OPC_MoveParent,
/*29124*/       OPC_MoveChild, 2,
/*29126*/       OPC_CheckCondCode, ISD::SETNE,
/*29128*/       OPC_MoveParent,
/*29129*/       OPC_MoveParent,
/*29130*/       OPC_MoveChild, 1,
/*29132*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29143*/       OPC_MoveParent,
/*29144*/       OPC_MoveParent,
/*29145*/       OPC_RecordChild1, // #2 = $c
/*29146*/       OPC_CheckType, MVT::i1,
/*29148*/       OPC_EmitConvertToTarget, 1,
/*29150*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29153*/       OPC_EmitInteger, MVT::i32, 0, 
/*29156*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPNEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29168*/     /*Scope*/ 59, /*->29228*/
/*29169*/       OPC_RecordChild0, // #0 = $c
/*29170*/       OPC_MoveChild, 1,
/*29172*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29183*/       OPC_MoveParent,
/*29184*/       OPC_MoveParent,
/*29185*/       OPC_MoveChild, 1,
/*29187*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29190*/       OPC_RecordChild0, // #1 = $a
/*29191*/       OPC_CheckChild0Type, MVT::i64,
/*29193*/       OPC_RecordChild1, // #2 = $b
/*29194*/       OPC_MoveChild, 1,
/*29196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29199*/       OPC_MoveParent,
/*29200*/       OPC_MoveChild, 2,
/*29202*/       OPC_CheckCondCode, ISD::SETNE,
/*29204*/       OPC_MoveParent,
/*29205*/       OPC_MoveParent,
/*29206*/       OPC_CheckType, MVT::i1,
/*29208*/       OPC_EmitConvertToTarget, 2,
/*29210*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29213*/       OPC_EmitInteger, MVT::i32, 0, 
/*29216*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 17
                // Dst: (SETPNEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29228*/     0, /*End of Scope*/
/*29229*/   /*Scope*/ 64, /*->29294*/
/*29230*/     OPC_RecordChild0, // #0 = $c
/*29231*/     OPC_MoveChild, 1,
/*29233*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29236*/     OPC_MoveChild, 0,
/*29238*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29241*/     OPC_RecordChild0, // #1 = $a
/*29242*/     OPC_CheckChild0Type, MVT::i64,
/*29244*/     OPC_RecordChild1, // #2 = $b
/*29245*/     OPC_MoveChild, 1,
/*29247*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29250*/     OPC_MoveParent,
/*29251*/     OPC_MoveChild, 2,
/*29253*/     OPC_CheckCondCode, ISD::SETNE,
/*29255*/     OPC_MoveParent,
/*29256*/     OPC_MoveParent,
/*29257*/     OPC_MoveChild, 1,
/*29259*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29270*/     OPC_MoveParent,
/*29271*/     OPC_MoveParent,
/*29272*/     OPC_CheckType, MVT::i1,
/*29274*/     OPC_EmitConvertToTarget, 2,
/*29276*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29279*/     OPC_EmitInteger, MVT::i32, 0, 
/*29282*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPNEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29294*/   /*Scope*/ 59|128,1/*187*/, /*->29483*/
/*29296*/     OPC_MoveChild, 0,
/*29298*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29301*/     OPC_Scope, 59, /*->29362*/ // 3 children in Scope
/*29303*/       OPC_RecordChild0, // #0 = $c
/*29304*/       OPC_MoveChild, 1,
/*29306*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29309*/       OPC_RecordChild0, // #1 = $a
/*29310*/       OPC_CheckChild0Type, MVT::i64,
/*29312*/       OPC_RecordChild1, // #2 = $b
/*29313*/       OPC_MoveChild, 1,
/*29315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29318*/       OPC_MoveParent,
/*29319*/       OPC_MoveChild, 2,
/*29321*/       OPC_CheckCondCode, ISD::SETULT,
/*29323*/       OPC_MoveParent,
/*29324*/       OPC_MoveParent,
/*29325*/       OPC_MoveParent,
/*29326*/       OPC_MoveChild, 1,
/*29328*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29339*/       OPC_MoveParent,
/*29340*/       OPC_CheckType, MVT::i1,
/*29342*/       OPC_EmitConvertToTarget, 2,
/*29344*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29347*/       OPC_EmitInteger, MVT::i32, 0, 
/*29350*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29362*/     /*Scope*/ 59, /*->29422*/
/*29363*/       OPC_MoveChild, 0,
/*29365*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29368*/       OPC_RecordChild0, // #0 = $a
/*29369*/       OPC_CheckChild0Type, MVT::i64,
/*29371*/       OPC_RecordChild1, // #1 = $b
/*29372*/       OPC_MoveChild, 1,
/*29374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29377*/       OPC_MoveParent,
/*29378*/       OPC_MoveChild, 2,
/*29380*/       OPC_CheckCondCode, ISD::SETULT,
/*29382*/       OPC_MoveParent,
/*29383*/       OPC_MoveParent,
/*29384*/       OPC_MoveChild, 1,
/*29386*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29397*/       OPC_MoveParent,
/*29398*/       OPC_MoveParent,
/*29399*/       OPC_RecordChild1, // #2 = $c
/*29400*/       OPC_CheckType, MVT::i1,
/*29402*/       OPC_EmitConvertToTarget, 1,
/*29404*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29407*/       OPC_EmitInteger, MVT::i32, 0, 
/*29410*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29422*/     /*Scope*/ 59, /*->29482*/
/*29423*/       OPC_RecordChild0, // #0 = $c
/*29424*/       OPC_MoveChild, 1,
/*29426*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29437*/       OPC_MoveParent,
/*29438*/       OPC_MoveParent,
/*29439*/       OPC_MoveChild, 1,
/*29441*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29444*/       OPC_RecordChild0, // #1 = $a
/*29445*/       OPC_CheckChild0Type, MVT::i64,
/*29447*/       OPC_RecordChild1, // #2 = $b
/*29448*/       OPC_MoveChild, 1,
/*29450*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29453*/       OPC_MoveParent,
/*29454*/       OPC_MoveChild, 2,
/*29456*/       OPC_CheckCondCode, ISD::SETULT,
/*29458*/       OPC_MoveParent,
/*29459*/       OPC_MoveParent,
/*29460*/       OPC_CheckType, MVT::i1,
/*29462*/       OPC_EmitConvertToTarget, 2,
/*29464*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29467*/       OPC_EmitInteger, MVT::i32, 0, 
/*29470*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 17
                // Dst: (SETPLTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29482*/     0, /*End of Scope*/
/*29483*/   /*Scope*/ 64, /*->29548*/
/*29484*/     OPC_RecordChild0, // #0 = $c
/*29485*/     OPC_MoveChild, 1,
/*29487*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29490*/     OPC_MoveChild, 0,
/*29492*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29495*/     OPC_RecordChild0, // #1 = $a
/*29496*/     OPC_CheckChild0Type, MVT::i64,
/*29498*/     OPC_RecordChild1, // #2 = $b
/*29499*/     OPC_MoveChild, 1,
/*29501*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29504*/     OPC_MoveParent,
/*29505*/     OPC_MoveChild, 2,
/*29507*/     OPC_CheckCondCode, ISD::SETULT,
/*29509*/     OPC_MoveParent,
/*29510*/     OPC_MoveParent,
/*29511*/     OPC_MoveChild, 1,
/*29513*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29524*/     OPC_MoveParent,
/*29525*/     OPC_MoveParent,
/*29526*/     OPC_CheckType, MVT::i1,
/*29528*/     OPC_EmitConvertToTarget, 2,
/*29530*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29533*/     OPC_EmitInteger, MVT::i32, 0, 
/*29536*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29548*/   /*Scope*/ 59|128,1/*187*/, /*->29737*/
/*29550*/     OPC_MoveChild, 0,
/*29552*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29555*/     OPC_Scope, 59, /*->29616*/ // 3 children in Scope
/*29557*/       OPC_RecordChild0, // #0 = $c
/*29558*/       OPC_MoveChild, 1,
/*29560*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29563*/       OPC_RecordChild0, // #1 = $a
/*29564*/       OPC_CheckChild0Type, MVT::i64,
/*29566*/       OPC_RecordChild1, // #2 = $b
/*29567*/       OPC_MoveChild, 1,
/*29569*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29572*/       OPC_MoveParent,
/*29573*/       OPC_MoveChild, 2,
/*29575*/       OPC_CheckCondCode, ISD::SETULE,
/*29577*/       OPC_MoveParent,
/*29578*/       OPC_MoveParent,
/*29579*/       OPC_MoveParent,
/*29580*/       OPC_MoveChild, 1,
/*29582*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29593*/       OPC_MoveParent,
/*29594*/       OPC_CheckType, MVT::i1,
/*29596*/       OPC_EmitConvertToTarget, 2,
/*29598*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29601*/       OPC_EmitInteger, MVT::i32, 0, 
/*29604*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29616*/     /*Scope*/ 59, /*->29676*/
/*29617*/       OPC_MoveChild, 0,
/*29619*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29622*/       OPC_RecordChild0, // #0 = $a
/*29623*/       OPC_CheckChild0Type, MVT::i64,
/*29625*/       OPC_RecordChild1, // #1 = $b
/*29626*/       OPC_MoveChild, 1,
/*29628*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29631*/       OPC_MoveParent,
/*29632*/       OPC_MoveChild, 2,
/*29634*/       OPC_CheckCondCode, ISD::SETULE,
/*29636*/       OPC_MoveParent,
/*29637*/       OPC_MoveParent,
/*29638*/       OPC_MoveChild, 1,
/*29640*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29651*/       OPC_MoveParent,
/*29652*/       OPC_MoveParent,
/*29653*/       OPC_RecordChild1, // #2 = $c
/*29654*/       OPC_CheckType, MVT::i1,
/*29656*/       OPC_EmitConvertToTarget, 1,
/*29658*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29661*/       OPC_EmitInteger, MVT::i32, 0, 
/*29664*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29676*/     /*Scope*/ 59, /*->29736*/
/*29677*/       OPC_RecordChild0, // #0 = $c
/*29678*/       OPC_MoveChild, 1,
/*29680*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29691*/       OPC_MoveParent,
/*29692*/       OPC_MoveParent,
/*29693*/       OPC_MoveChild, 1,
/*29695*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29698*/       OPC_RecordChild0, // #1 = $a
/*29699*/       OPC_CheckChild0Type, MVT::i64,
/*29701*/       OPC_RecordChild1, // #2 = $b
/*29702*/       OPC_MoveChild, 1,
/*29704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29707*/       OPC_MoveParent,
/*29708*/       OPC_MoveChild, 2,
/*29710*/       OPC_CheckCondCode, ISD::SETULE,
/*29712*/       OPC_MoveParent,
/*29713*/       OPC_MoveParent,
/*29714*/       OPC_CheckType, MVT::i1,
/*29716*/       OPC_EmitConvertToTarget, 2,
/*29718*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29721*/       OPC_EmitInteger, MVT::i32, 0, 
/*29724*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 17
                // Dst: (SETPLEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29736*/     0, /*End of Scope*/
/*29737*/   /*Scope*/ 64, /*->29802*/
/*29738*/     OPC_RecordChild0, // #0 = $c
/*29739*/     OPC_MoveChild, 1,
/*29741*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29744*/     OPC_MoveChild, 0,
/*29746*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29749*/     OPC_RecordChild0, // #1 = $a
/*29750*/     OPC_CheckChild0Type, MVT::i64,
/*29752*/     OPC_RecordChild1, // #2 = $b
/*29753*/     OPC_MoveChild, 1,
/*29755*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29758*/     OPC_MoveParent,
/*29759*/     OPC_MoveChild, 2,
/*29761*/     OPC_CheckCondCode, ISD::SETULE,
/*29763*/     OPC_MoveParent,
/*29764*/     OPC_MoveParent,
/*29765*/     OPC_MoveChild, 1,
/*29767*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29778*/     OPC_MoveParent,
/*29779*/     OPC_MoveParent,
/*29780*/     OPC_CheckType, MVT::i1,
/*29782*/     OPC_EmitConvertToTarget, 2,
/*29784*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29787*/     OPC_EmitInteger, MVT::i32, 0, 
/*29790*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29802*/   /*Scope*/ 59|128,1/*187*/, /*->29991*/
/*29804*/     OPC_MoveChild, 0,
/*29806*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29809*/     OPC_Scope, 59, /*->29870*/ // 3 children in Scope
/*29811*/       OPC_RecordChild0, // #0 = $c
/*29812*/       OPC_MoveChild, 1,
/*29814*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29817*/       OPC_RecordChild0, // #1 = $a
/*29818*/       OPC_CheckChild0Type, MVT::i64,
/*29820*/       OPC_RecordChild1, // #2 = $b
/*29821*/       OPC_MoveChild, 1,
/*29823*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29826*/       OPC_MoveParent,
/*29827*/       OPC_MoveChild, 2,
/*29829*/       OPC_CheckCondCode, ISD::SETUGT,
/*29831*/       OPC_MoveParent,
/*29832*/       OPC_MoveParent,
/*29833*/       OPC_MoveParent,
/*29834*/       OPC_MoveChild, 1,
/*29836*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29847*/       OPC_MoveParent,
/*29848*/       OPC_CheckType, MVT::i1,
/*29850*/       OPC_EmitConvertToTarget, 2,
/*29852*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29855*/       OPC_EmitInteger, MVT::i32, 0, 
/*29858*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29870*/     /*Scope*/ 59, /*->29930*/
/*29871*/       OPC_MoveChild, 0,
/*29873*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29876*/       OPC_RecordChild0, // #0 = $a
/*29877*/       OPC_CheckChild0Type, MVT::i64,
/*29879*/       OPC_RecordChild1, // #1 = $b
/*29880*/       OPC_MoveChild, 1,
/*29882*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29885*/       OPC_MoveParent,
/*29886*/       OPC_MoveChild, 2,
/*29888*/       OPC_CheckCondCode, ISD::SETUGT,
/*29890*/       OPC_MoveParent,
/*29891*/       OPC_MoveParent,
/*29892*/       OPC_MoveChild, 1,
/*29894*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29905*/       OPC_MoveParent,
/*29906*/       OPC_MoveParent,
/*29907*/       OPC_RecordChild1, // #2 = $c
/*29908*/       OPC_CheckType, MVT::i1,
/*29910*/       OPC_EmitConvertToTarget, 1,
/*29912*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29915*/       OPC_EmitInteger, MVT::i32, 0, 
/*29918*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29930*/     /*Scope*/ 59, /*->29990*/
/*29931*/       OPC_RecordChild0, // #0 = $c
/*29932*/       OPC_MoveChild, 1,
/*29934*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*29945*/       OPC_MoveParent,
/*29946*/       OPC_MoveParent,
/*29947*/       OPC_MoveChild, 1,
/*29949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*29952*/       OPC_RecordChild0, // #1 = $a
/*29953*/       OPC_CheckChild0Type, MVT::i64,
/*29955*/       OPC_RecordChild1, // #2 = $b
/*29956*/       OPC_MoveChild, 1,
/*29958*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29961*/       OPC_MoveParent,
/*29962*/       OPC_MoveChild, 2,
/*29964*/       OPC_CheckCondCode, ISD::SETUGT,
/*29966*/       OPC_MoveParent,
/*29967*/       OPC_MoveParent,
/*29968*/       OPC_CheckType, MVT::i1,
/*29970*/       OPC_EmitConvertToTarget, 2,
/*29972*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*29975*/       OPC_EmitInteger, MVT::i32, 0, 
/*29978*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 17
                // Dst: (SETPGTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*29990*/     0, /*End of Scope*/
/*29991*/   /*Scope*/ 64, /*->30056*/
/*29992*/     OPC_RecordChild0, // #0 = $c
/*29993*/     OPC_MoveChild, 1,
/*29995*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*29998*/     OPC_MoveChild, 0,
/*30000*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30003*/     OPC_RecordChild0, // #1 = $a
/*30004*/     OPC_CheckChild0Type, MVT::i64,
/*30006*/     OPC_RecordChild1, // #2 = $b
/*30007*/     OPC_MoveChild, 1,
/*30009*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30012*/     OPC_MoveParent,
/*30013*/     OPC_MoveChild, 2,
/*30015*/     OPC_CheckCondCode, ISD::SETUGT,
/*30017*/     OPC_MoveParent,
/*30018*/     OPC_MoveParent,
/*30019*/     OPC_MoveChild, 1,
/*30021*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30032*/     OPC_MoveParent,
/*30033*/     OPC_MoveParent,
/*30034*/     OPC_CheckType, MVT::i1,
/*30036*/     OPC_EmitConvertToTarget, 2,
/*30038*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30041*/     OPC_EmitInteger, MVT::i32, 0, 
/*30044*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30056*/   /*Scope*/ 59|128,1/*187*/, /*->30245*/
/*30058*/     OPC_MoveChild, 0,
/*30060*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30063*/     OPC_Scope, 59, /*->30124*/ // 3 children in Scope
/*30065*/       OPC_RecordChild0, // #0 = $c
/*30066*/       OPC_MoveChild, 1,
/*30068*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30071*/       OPC_RecordChild0, // #1 = $a
/*30072*/       OPC_CheckChild0Type, MVT::i64,
/*30074*/       OPC_RecordChild1, // #2 = $b
/*30075*/       OPC_MoveChild, 1,
/*30077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30080*/       OPC_MoveParent,
/*30081*/       OPC_MoveChild, 2,
/*30083*/       OPC_CheckCondCode, ISD::SETUGE,
/*30085*/       OPC_MoveParent,
/*30086*/       OPC_MoveParent,
/*30087*/       OPC_MoveParent,
/*30088*/       OPC_MoveChild, 1,
/*30090*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30101*/       OPC_MoveParent,
/*30102*/       OPC_CheckType, MVT::i1,
/*30104*/       OPC_EmitConvertToTarget, 2,
/*30106*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30109*/       OPC_EmitInteger, MVT::i32, 0, 
/*30112*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30124*/     /*Scope*/ 59, /*->30184*/
/*30125*/       OPC_MoveChild, 0,
/*30127*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30130*/       OPC_RecordChild0, // #0 = $a
/*30131*/       OPC_CheckChild0Type, MVT::i64,
/*30133*/       OPC_RecordChild1, // #1 = $b
/*30134*/       OPC_MoveChild, 1,
/*30136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30139*/       OPC_MoveParent,
/*30140*/       OPC_MoveChild, 2,
/*30142*/       OPC_CheckCondCode, ISD::SETUGE,
/*30144*/       OPC_MoveParent,
/*30145*/       OPC_MoveParent,
/*30146*/       OPC_MoveChild, 1,
/*30148*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30159*/       OPC_MoveParent,
/*30160*/       OPC_MoveParent,
/*30161*/       OPC_RecordChild1, // #2 = $c
/*30162*/       OPC_CheckType, MVT::i1,
/*30164*/       OPC_EmitConvertToTarget, 1,
/*30166*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30169*/       OPC_EmitInteger, MVT::i32, 0, 
/*30172*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30184*/     /*Scope*/ 59, /*->30244*/
/*30185*/       OPC_RecordChild0, // #0 = $c
/*30186*/       OPC_MoveChild, 1,
/*30188*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30199*/       OPC_MoveParent,
/*30200*/       OPC_MoveParent,
/*30201*/       OPC_MoveChild, 1,
/*30203*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30206*/       OPC_RecordChild0, // #1 = $a
/*30207*/       OPC_CheckChild0Type, MVT::i64,
/*30209*/       OPC_RecordChild1, // #2 = $b
/*30210*/       OPC_MoveChild, 1,
/*30212*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30215*/       OPC_MoveParent,
/*30216*/       OPC_MoveChild, 2,
/*30218*/       OPC_CheckCondCode, ISD::SETUGE,
/*30220*/       OPC_MoveParent,
/*30221*/       OPC_MoveParent,
/*30222*/       OPC_CheckType, MVT::i1,
/*30224*/       OPC_EmitConvertToTarget, 2,
/*30226*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30229*/       OPC_EmitInteger, MVT::i32, 0, 
/*30232*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 17
                // Dst: (SETPGEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30244*/     0, /*End of Scope*/
/*30245*/   /*Scope*/ 64, /*->30310*/
/*30246*/     OPC_RecordChild0, // #0 = $c
/*30247*/     OPC_MoveChild, 1,
/*30249*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30252*/     OPC_MoveChild, 0,
/*30254*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30257*/     OPC_RecordChild0, // #1 = $a
/*30258*/     OPC_CheckChild0Type, MVT::i64,
/*30260*/     OPC_RecordChild1, // #2 = $b
/*30261*/     OPC_MoveChild, 1,
/*30263*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30266*/     OPC_MoveParent,
/*30267*/     OPC_MoveChild, 2,
/*30269*/     OPC_CheckCondCode, ISD::SETUGE,
/*30271*/     OPC_MoveParent,
/*30272*/     OPC_MoveParent,
/*30273*/     OPC_MoveChild, 1,
/*30275*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30286*/     OPC_MoveParent,
/*30287*/     OPC_MoveParent,
/*30288*/     OPC_CheckType, MVT::i1,
/*30290*/     OPC_EmitConvertToTarget, 2,
/*30292*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30295*/     OPC_EmitInteger, MVT::i32, 0, 
/*30298*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEu64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30310*/   /*Scope*/ 59|128,1/*187*/, /*->30499*/
/*30312*/     OPC_MoveChild, 0,
/*30314*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30317*/     OPC_Scope, 59, /*->30378*/ // 3 children in Scope
/*30319*/       OPC_RecordChild0, // #0 = $c
/*30320*/       OPC_MoveChild, 1,
/*30322*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30325*/       OPC_RecordChild0, // #1 = $a
/*30326*/       OPC_CheckChild0Type, MVT::i64,
/*30328*/       OPC_RecordChild1, // #2 = $b
/*30329*/       OPC_MoveChild, 1,
/*30331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30334*/       OPC_MoveParent,
/*30335*/       OPC_MoveChild, 2,
/*30337*/       OPC_CheckCondCode, ISD::SETLT,
/*30339*/       OPC_MoveParent,
/*30340*/       OPC_MoveParent,
/*30341*/       OPC_MoveParent,
/*30342*/       OPC_MoveChild, 1,
/*30344*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30355*/       OPC_MoveParent,
/*30356*/       OPC_CheckType, MVT::i1,
/*30358*/       OPC_EmitConvertToTarget, 2,
/*30360*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30363*/       OPC_EmitInteger, MVT::i32, 0, 
/*30366*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30378*/     /*Scope*/ 59, /*->30438*/
/*30379*/       OPC_MoveChild, 0,
/*30381*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30384*/       OPC_RecordChild0, // #0 = $a
/*30385*/       OPC_CheckChild0Type, MVT::i64,
/*30387*/       OPC_RecordChild1, // #1 = $b
/*30388*/       OPC_MoveChild, 1,
/*30390*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30393*/       OPC_MoveParent,
/*30394*/       OPC_MoveChild, 2,
/*30396*/       OPC_CheckCondCode, ISD::SETLT,
/*30398*/       OPC_MoveParent,
/*30399*/       OPC_MoveParent,
/*30400*/       OPC_MoveChild, 1,
/*30402*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30413*/       OPC_MoveParent,
/*30414*/       OPC_MoveParent,
/*30415*/       OPC_RecordChild1, // #2 = $c
/*30416*/       OPC_CheckType, MVT::i1,
/*30418*/       OPC_EmitConvertToTarget, 1,
/*30420*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30423*/       OPC_EmitInteger, MVT::i32, 0, 
/*30426*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30438*/     /*Scope*/ 59, /*->30498*/
/*30439*/       OPC_RecordChild0, // #0 = $c
/*30440*/       OPC_MoveChild, 1,
/*30442*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30453*/       OPC_MoveParent,
/*30454*/       OPC_MoveParent,
/*30455*/       OPC_MoveChild, 1,
/*30457*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30460*/       OPC_RecordChild0, // #1 = $a
/*30461*/       OPC_CheckChild0Type, MVT::i64,
/*30463*/       OPC_RecordChild1, // #2 = $b
/*30464*/       OPC_MoveChild, 1,
/*30466*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30469*/       OPC_MoveParent,
/*30470*/       OPC_MoveChild, 2,
/*30472*/       OPC_CheckCondCode, ISD::SETLT,
/*30474*/       OPC_MoveParent,
/*30475*/       OPC_MoveParent,
/*30476*/       OPC_CheckType, MVT::i1,
/*30478*/       OPC_EmitConvertToTarget, 2,
/*30480*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30483*/       OPC_EmitInteger, MVT::i32, 0, 
/*30486*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 17
                // Dst: (SETPLTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30498*/     0, /*End of Scope*/
/*30499*/   /*Scope*/ 64, /*->30564*/
/*30500*/     OPC_RecordChild0, // #0 = $c
/*30501*/     OPC_MoveChild, 1,
/*30503*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30506*/     OPC_MoveChild, 0,
/*30508*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30511*/     OPC_RecordChild0, // #1 = $a
/*30512*/     OPC_CheckChild0Type, MVT::i64,
/*30514*/     OPC_RecordChild1, // #2 = $b
/*30515*/     OPC_MoveChild, 1,
/*30517*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30520*/     OPC_MoveParent,
/*30521*/     OPC_MoveChild, 2,
/*30523*/     OPC_CheckCondCode, ISD::SETLT,
/*30525*/     OPC_MoveParent,
/*30526*/     OPC_MoveParent,
/*30527*/     OPC_MoveChild, 1,
/*30529*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30540*/     OPC_MoveParent,
/*30541*/     OPC_MoveParent,
/*30542*/     OPC_CheckType, MVT::i1,
/*30544*/     OPC_EmitConvertToTarget, 2,
/*30546*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30549*/     OPC_EmitInteger, MVT::i32, 0, 
/*30552*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30564*/   /*Scope*/ 59|128,1/*187*/, /*->30753*/
/*30566*/     OPC_MoveChild, 0,
/*30568*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30571*/     OPC_Scope, 59, /*->30632*/ // 3 children in Scope
/*30573*/       OPC_RecordChild0, // #0 = $c
/*30574*/       OPC_MoveChild, 1,
/*30576*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30579*/       OPC_RecordChild0, // #1 = $a
/*30580*/       OPC_CheckChild0Type, MVT::i64,
/*30582*/       OPC_RecordChild1, // #2 = $b
/*30583*/       OPC_MoveChild, 1,
/*30585*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30588*/       OPC_MoveParent,
/*30589*/       OPC_MoveChild, 2,
/*30591*/       OPC_CheckCondCode, ISD::SETLE,
/*30593*/       OPC_MoveParent,
/*30594*/       OPC_MoveParent,
/*30595*/       OPC_MoveParent,
/*30596*/       OPC_MoveChild, 1,
/*30598*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30609*/       OPC_MoveParent,
/*30610*/       OPC_CheckType, MVT::i1,
/*30612*/       OPC_EmitConvertToTarget, 2,
/*30614*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30617*/       OPC_EmitInteger, MVT::i32, 0, 
/*30620*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPLEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30632*/     /*Scope*/ 59, /*->30692*/
/*30633*/       OPC_MoveChild, 0,
/*30635*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30638*/       OPC_RecordChild0, // #0 = $a
/*30639*/       OPC_CheckChild0Type, MVT::i64,
/*30641*/       OPC_RecordChild1, // #1 = $b
/*30642*/       OPC_MoveChild, 1,
/*30644*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30647*/       OPC_MoveParent,
/*30648*/       OPC_MoveChild, 2,
/*30650*/       OPC_CheckCondCode, ISD::SETLE,
/*30652*/       OPC_MoveParent,
/*30653*/       OPC_MoveParent,
/*30654*/       OPC_MoveChild, 1,
/*30656*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30667*/       OPC_MoveParent,
/*30668*/       OPC_MoveParent,
/*30669*/       OPC_RecordChild1, // #2 = $c
/*30670*/       OPC_CheckType, MVT::i1,
/*30672*/       OPC_EmitConvertToTarget, 1,
/*30674*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30677*/       OPC_EmitInteger, MVT::i32, 0, 
/*30680*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPLEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30692*/     /*Scope*/ 59, /*->30752*/
/*30693*/       OPC_RecordChild0, // #0 = $c
/*30694*/       OPC_MoveChild, 1,
/*30696*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30707*/       OPC_MoveParent,
/*30708*/       OPC_MoveParent,
/*30709*/       OPC_MoveChild, 1,
/*30711*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30714*/       OPC_RecordChild0, // #1 = $a
/*30715*/       OPC_CheckChild0Type, MVT::i64,
/*30717*/       OPC_RecordChild1, // #2 = $b
/*30718*/       OPC_MoveChild, 1,
/*30720*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30723*/       OPC_MoveParent,
/*30724*/       OPC_MoveChild, 2,
/*30726*/       OPC_CheckCondCode, ISD::SETLE,
/*30728*/       OPC_MoveParent,
/*30729*/       OPC_MoveParent,
/*30730*/       OPC_CheckType, MVT::i1,
/*30732*/       OPC_EmitConvertToTarget, 2,
/*30734*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30737*/       OPC_EmitInteger, MVT::i32, 0, 
/*30740*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 17
                // Dst: (SETPLEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30752*/     0, /*End of Scope*/
/*30753*/   /*Scope*/ 64, /*->30818*/
/*30754*/     OPC_RecordChild0, // #0 = $c
/*30755*/     OPC_MoveChild, 1,
/*30757*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30760*/     OPC_MoveChild, 0,
/*30762*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30765*/     OPC_RecordChild0, // #1 = $a
/*30766*/     OPC_CheckChild0Type, MVT::i64,
/*30768*/     OPC_RecordChild1, // #2 = $b
/*30769*/     OPC_MoveChild, 1,
/*30771*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30774*/     OPC_MoveParent,
/*30775*/     OPC_MoveChild, 2,
/*30777*/     OPC_CheckCondCode, ISD::SETLE,
/*30779*/     OPC_MoveParent,
/*30780*/     OPC_MoveParent,
/*30781*/     OPC_MoveChild, 1,
/*30783*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30794*/     OPC_MoveParent,
/*30795*/     OPC_MoveParent,
/*30796*/     OPC_CheckType, MVT::i1,
/*30798*/     OPC_EmitConvertToTarget, 2,
/*30800*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30803*/     OPC_EmitInteger, MVT::i32, 0, 
/*30806*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPLEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30818*/   /*Scope*/ 59|128,1/*187*/, /*->31007*/
/*30820*/     OPC_MoveChild, 0,
/*30822*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*30825*/     OPC_Scope, 59, /*->30886*/ // 3 children in Scope
/*30827*/       OPC_RecordChild0, // #0 = $c
/*30828*/       OPC_MoveChild, 1,
/*30830*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30833*/       OPC_RecordChild0, // #1 = $a
/*30834*/       OPC_CheckChild0Type, MVT::i64,
/*30836*/       OPC_RecordChild1, // #2 = $b
/*30837*/       OPC_MoveChild, 1,
/*30839*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30842*/       OPC_MoveParent,
/*30843*/       OPC_MoveChild, 2,
/*30845*/       OPC_CheckCondCode, ISD::SETGT,
/*30847*/       OPC_MoveParent,
/*30848*/       OPC_MoveParent,
/*30849*/       OPC_MoveParent,
/*30850*/       OPC_MoveChild, 1,
/*30852*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30863*/       OPC_MoveParent,
/*30864*/       OPC_CheckType, MVT::i1,
/*30866*/       OPC_EmitConvertToTarget, 2,
/*30868*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30871*/       OPC_EmitInteger, MVT::i32, 0, 
/*30874*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30886*/     /*Scope*/ 59, /*->30946*/
/*30887*/       OPC_MoveChild, 0,
/*30889*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30892*/       OPC_RecordChild0, // #0 = $a
/*30893*/       OPC_CheckChild0Type, MVT::i64,
/*30895*/       OPC_RecordChild1, // #1 = $b
/*30896*/       OPC_MoveChild, 1,
/*30898*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30901*/       OPC_MoveParent,
/*30902*/       OPC_MoveChild, 2,
/*30904*/       OPC_CheckCondCode, ISD::SETGT,
/*30906*/       OPC_MoveParent,
/*30907*/       OPC_MoveParent,
/*30908*/       OPC_MoveChild, 1,
/*30910*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30921*/       OPC_MoveParent,
/*30922*/       OPC_MoveParent,
/*30923*/       OPC_RecordChild1, // #2 = $c
/*30924*/       OPC_CheckType, MVT::i1,
/*30926*/       OPC_EmitConvertToTarget, 1,
/*30928*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30931*/       OPC_EmitInteger, MVT::i32, 0, 
/*30934*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*30946*/     /*Scope*/ 59, /*->31006*/
/*30947*/       OPC_RecordChild0, // #0 = $c
/*30948*/       OPC_MoveChild, 1,
/*30950*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*30961*/       OPC_MoveParent,
/*30962*/       OPC_MoveParent,
/*30963*/       OPC_MoveChild, 1,
/*30965*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*30968*/       OPC_RecordChild0, // #1 = $a
/*30969*/       OPC_CheckChild0Type, MVT::i64,
/*30971*/       OPC_RecordChild1, // #2 = $b
/*30972*/       OPC_MoveChild, 1,
/*30974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30977*/       OPC_MoveParent,
/*30978*/       OPC_MoveChild, 2,
/*30980*/       OPC_CheckCondCode, ISD::SETGT,
/*30982*/       OPC_MoveParent,
/*30983*/       OPC_MoveParent,
/*30984*/       OPC_CheckType, MVT::i1,
/*30986*/       OPC_EmitConvertToTarget, 2,
/*30988*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*30991*/       OPC_EmitInteger, MVT::i32, 0, 
/*30994*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 17
                // Dst: (SETPGTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31006*/     0, /*End of Scope*/
/*31007*/   /*Scope*/ 64, /*->31072*/
/*31008*/     OPC_RecordChild0, // #0 = $c
/*31009*/     OPC_MoveChild, 1,
/*31011*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31014*/     OPC_MoveChild, 0,
/*31016*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*31019*/     OPC_RecordChild0, // #1 = $a
/*31020*/     OPC_CheckChild0Type, MVT::i64,
/*31022*/     OPC_RecordChild1, // #2 = $b
/*31023*/     OPC_MoveChild, 1,
/*31025*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31028*/     OPC_MoveParent,
/*31029*/     OPC_MoveChild, 2,
/*31031*/     OPC_CheckCondCode, ISD::SETGT,
/*31033*/     OPC_MoveParent,
/*31034*/     OPC_MoveParent,
/*31035*/     OPC_MoveChild, 1,
/*31037*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31048*/     OPC_MoveParent,
/*31049*/     OPC_MoveParent,
/*31050*/     OPC_CheckType, MVT::i1,
/*31052*/     OPC_EmitConvertToTarget, 2,
/*31054*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31057*/     OPC_EmitInteger, MVT::i32, 0, 
/*31060*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGTs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31072*/   /*Scope*/ 59|128,1/*187*/, /*->31261*/
/*31074*/     OPC_MoveChild, 0,
/*31076*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31079*/     OPC_Scope, 59, /*->31140*/ // 3 children in Scope
/*31081*/       OPC_RecordChild0, // #0 = $c
/*31082*/       OPC_MoveChild, 1,
/*31084*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*31087*/       OPC_RecordChild0, // #1 = $a
/*31088*/       OPC_CheckChild0Type, MVT::i64,
/*31090*/       OPC_RecordChild1, // #2 = $b
/*31091*/       OPC_MoveChild, 1,
/*31093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31096*/       OPC_MoveParent,
/*31097*/       OPC_MoveChild, 2,
/*31099*/       OPC_CheckCondCode, ISD::SETGE,
/*31101*/       OPC_MoveParent,
/*31102*/       OPC_MoveParent,
/*31103*/       OPC_MoveParent,
/*31104*/       OPC_MoveChild, 1,
/*31106*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31117*/       OPC_MoveParent,
/*31118*/       OPC_CheckType, MVT::i1,
/*31120*/       OPC_EmitConvertToTarget, 2,
/*31122*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31125*/       OPC_EmitInteger, MVT::i32, 0, 
/*31128*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)), -1:i1) - Complexity = 17
                // Dst: (SETPGEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31140*/     /*Scope*/ 59, /*->31200*/
/*31141*/       OPC_MoveChild, 0,
/*31143*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*31146*/       OPC_RecordChild0, // #0 = $a
/*31147*/       OPC_CheckChild0Type, MVT::i64,
/*31149*/       OPC_RecordChild1, // #1 = $b
/*31150*/       OPC_MoveChild, 1,
/*31152*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31155*/       OPC_MoveParent,
/*31156*/       OPC_MoveChild, 2,
/*31158*/       OPC_CheckCondCode, ISD::SETGE,
/*31160*/       OPC_MoveParent,
/*31161*/       OPC_MoveParent,
/*31162*/       OPC_MoveChild, 1,
/*31164*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31175*/       OPC_MoveParent,
/*31176*/       OPC_MoveParent,
/*31177*/       OPC_RecordChild1, // #2 = $c
/*31178*/       OPC_CheckType, MVT::i1,
/*31180*/       OPC_EmitConvertToTarget, 1,
/*31182*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31185*/       OPC_EmitInteger, MVT::i32, 0, 
/*31188*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 17
                // Dst: (SETPGEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31200*/     /*Scope*/ 59, /*->31260*/
/*31201*/       OPC_RecordChild0, // #0 = $c
/*31202*/       OPC_MoveChild, 1,
/*31204*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31215*/       OPC_MoveParent,
/*31216*/       OPC_MoveParent,
/*31217*/       OPC_MoveChild, 1,
/*31219*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*31222*/       OPC_RecordChild0, // #1 = $a
/*31223*/       OPC_CheckChild0Type, MVT::i64,
/*31225*/       OPC_RecordChild1, // #2 = $b
/*31226*/       OPC_MoveChild, 1,
/*31228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31231*/       OPC_MoveParent,
/*31232*/       OPC_MoveChild, 2,
/*31234*/       OPC_CheckCondCode, ISD::SETGE,
/*31236*/       OPC_MoveParent,
/*31237*/       OPC_MoveParent,
/*31238*/       OPC_CheckType, MVT::i1,
/*31240*/       OPC_EmitConvertToTarget, 2,
/*31242*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31245*/       OPC_EmitInteger, MVT::i32, 0, 
/*31248*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 17
                // Dst: (SETPGEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31260*/     0, /*End of Scope*/
/*31261*/   /*Scope*/ 64, /*->31326*/
/*31262*/     OPC_RecordChild0, // #0 = $c
/*31263*/     OPC_MoveChild, 1,
/*31265*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31268*/     OPC_MoveChild, 0,
/*31270*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*31273*/     OPC_RecordChild0, // #1 = $a
/*31274*/     OPC_CheckChild0Type, MVT::i64,
/*31276*/     OPC_RecordChild1, // #2 = $b
/*31277*/     OPC_MoveChild, 1,
/*31279*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31282*/     OPC_MoveParent,
/*31283*/     OPC_MoveChild, 2,
/*31285*/     OPC_CheckCondCode, ISD::SETGE,
/*31287*/     OPC_MoveParent,
/*31288*/     OPC_MoveParent,
/*31289*/     OPC_MoveChild, 1,
/*31291*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31302*/     OPC_MoveParent,
/*31303*/     OPC_MoveParent,
/*31304*/     OPC_CheckType, MVT::i1,
/*31306*/     OPC_EmitConvertToTarget, 2,
/*31308*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31311*/     OPC_EmitInteger, MVT::i32, 0, 
/*31314*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), -1:i1)) - Complexity = 17
              // Dst: (SETPGEs64ri_xor_not_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*31326*/   /*Scope*/ 14|128,21/*2702*/, /*->34030*/
/*31328*/     OPC_MoveChild, 0,
/*31330*/     OPC_SwitchOpcode /*2 cases */, 100|128,19/*2532*/,  TARGET_VAL(ISD::SETCC),// ->33867
/*31335*/       OPC_RecordChild0, // #0 = $a
/*31336*/       OPC_Scope, 83|128,3/*467*/, /*->31806*/ // 5 children in Scope
/*31339*/         OPC_CheckChild0Type, MVT::i16,
/*31341*/         OPC_RecordChild1, // #1 = $b
/*31342*/         OPC_MoveChild, 2,
/*31344*/         OPC_Scope, 45, /*->31391*/ // 10 children in Scope
/*31346*/           OPC_CheckCondCode, ISD::SETEQ,
/*31348*/           OPC_MoveParent,
/*31349*/           OPC_MoveParent,
/*31350*/           OPC_MoveChild, 1,
/*31352*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31355*/           OPC_RecordChild0, // #2 = $c
/*31356*/           OPC_MoveChild, 1,
/*31358*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31369*/           OPC_MoveParent,
/*31370*/           OPC_MoveParent,
/*31371*/           OPC_CheckType, MVT::i1,
/*31373*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31376*/           OPC_EmitInteger, MVT::i32, 0, 
/*31379*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31391*/         /*Scope*/ 45, /*->31437*/
/*31392*/           OPC_CheckCondCode, ISD::SETNE,
/*31394*/           OPC_MoveParent,
/*31395*/           OPC_MoveParent,
/*31396*/           OPC_MoveChild, 1,
/*31398*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31401*/           OPC_RecordChild0, // #2 = $c
/*31402*/           OPC_MoveChild, 1,
/*31404*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31415*/           OPC_MoveParent,
/*31416*/           OPC_MoveParent,
/*31417*/           OPC_CheckType, MVT::i1,
/*31419*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31422*/           OPC_EmitInteger, MVT::i32, 0, 
/*31425*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31437*/         /*Scope*/ 45, /*->31483*/
/*31438*/           OPC_CheckCondCode, ISD::SETULT,
/*31440*/           OPC_MoveParent,
/*31441*/           OPC_MoveParent,
/*31442*/           OPC_MoveChild, 1,
/*31444*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31447*/           OPC_RecordChild0, // #2 = $c
/*31448*/           OPC_MoveChild, 1,
/*31450*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31461*/           OPC_MoveParent,
/*31462*/           OPC_MoveParent,
/*31463*/           OPC_CheckType, MVT::i1,
/*31465*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31468*/           OPC_EmitInteger, MVT::i32, 0, 
/*31471*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31483*/         /*Scope*/ 45, /*->31529*/
/*31484*/           OPC_CheckCondCode, ISD::SETULE,
/*31486*/           OPC_MoveParent,
/*31487*/           OPC_MoveParent,
/*31488*/           OPC_MoveChild, 1,
/*31490*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31493*/           OPC_RecordChild0, // #2 = $c
/*31494*/           OPC_MoveChild, 1,
/*31496*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31507*/           OPC_MoveParent,
/*31508*/           OPC_MoveParent,
/*31509*/           OPC_CheckType, MVT::i1,
/*31511*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31514*/           OPC_EmitInteger, MVT::i32, 0, 
/*31517*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31529*/         /*Scope*/ 45, /*->31575*/
/*31530*/           OPC_CheckCondCode, ISD::SETUGT,
/*31532*/           OPC_MoveParent,
/*31533*/           OPC_MoveParent,
/*31534*/           OPC_MoveChild, 1,
/*31536*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31539*/           OPC_RecordChild0, // #2 = $c
/*31540*/           OPC_MoveChild, 1,
/*31542*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31553*/           OPC_MoveParent,
/*31554*/           OPC_MoveParent,
/*31555*/           OPC_CheckType, MVT::i1,
/*31557*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31560*/           OPC_EmitInteger, MVT::i32, 0, 
/*31563*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31575*/         /*Scope*/ 45, /*->31621*/
/*31576*/           OPC_CheckCondCode, ISD::SETUGE,
/*31578*/           OPC_MoveParent,
/*31579*/           OPC_MoveParent,
/*31580*/           OPC_MoveChild, 1,
/*31582*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31585*/           OPC_RecordChild0, // #2 = $c
/*31586*/           OPC_MoveChild, 1,
/*31588*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31599*/           OPC_MoveParent,
/*31600*/           OPC_MoveParent,
/*31601*/           OPC_CheckType, MVT::i1,
/*31603*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31606*/           OPC_EmitInteger, MVT::i32, 0, 
/*31609*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31621*/         /*Scope*/ 45, /*->31667*/
/*31622*/           OPC_CheckCondCode, ISD::SETLT,
/*31624*/           OPC_MoveParent,
/*31625*/           OPC_MoveParent,
/*31626*/           OPC_MoveChild, 1,
/*31628*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31631*/           OPC_RecordChild0, // #2 = $c
/*31632*/           OPC_MoveChild, 1,
/*31634*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31645*/           OPC_MoveParent,
/*31646*/           OPC_MoveParent,
/*31647*/           OPC_CheckType, MVT::i1,
/*31649*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31652*/           OPC_EmitInteger, MVT::i32, 0, 
/*31655*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31667*/         /*Scope*/ 45, /*->31713*/
/*31668*/           OPC_CheckCondCode, ISD::SETLE,
/*31670*/           OPC_MoveParent,
/*31671*/           OPC_MoveParent,
/*31672*/           OPC_MoveChild, 1,
/*31674*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31677*/           OPC_RecordChild0, // #2 = $c
/*31678*/           OPC_MoveChild, 1,
/*31680*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31691*/           OPC_MoveParent,
/*31692*/           OPC_MoveParent,
/*31693*/           OPC_CheckType, MVT::i1,
/*31695*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31698*/           OPC_EmitInteger, MVT::i32, 0, 
/*31701*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31713*/         /*Scope*/ 45, /*->31759*/
/*31714*/           OPC_CheckCondCode, ISD::SETGT,
/*31716*/           OPC_MoveParent,
/*31717*/           OPC_MoveParent,
/*31718*/           OPC_MoveChild, 1,
/*31720*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31723*/           OPC_RecordChild0, // #2 = $c
/*31724*/           OPC_MoveChild, 1,
/*31726*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31737*/           OPC_MoveParent,
/*31738*/           OPC_MoveParent,
/*31739*/           OPC_CheckType, MVT::i1,
/*31741*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31744*/           OPC_EmitInteger, MVT::i32, 0, 
/*31747*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31759*/         /*Scope*/ 45, /*->31805*/
/*31760*/           OPC_CheckCondCode, ISD::SETGE,
/*31762*/           OPC_MoveParent,
/*31763*/           OPC_MoveParent,
/*31764*/           OPC_MoveChild, 1,
/*31766*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31769*/           OPC_RecordChild0, // #2 = $c
/*31770*/           OPC_MoveChild, 1,
/*31772*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31783*/           OPC_MoveParent,
/*31784*/           OPC_MoveParent,
/*31785*/           OPC_CheckType, MVT::i1,
/*31787*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31790*/           OPC_EmitInteger, MVT::i32, 0, 
/*31793*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*31805*/         0, /*End of Scope*/
/*31806*/       /*Scope*/ 83|128,3/*467*/, /*->32275*/
/*31808*/         OPC_CheckChild0Type, MVT::i32,
/*31810*/         OPC_RecordChild1, // #1 = $b
/*31811*/         OPC_MoveChild, 2,
/*31813*/         OPC_Scope, 45, /*->31860*/ // 10 children in Scope
/*31815*/           OPC_CheckCondCode, ISD::SETEQ,
/*31817*/           OPC_MoveParent,
/*31818*/           OPC_MoveParent,
/*31819*/           OPC_MoveChild, 1,
/*31821*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31824*/           OPC_RecordChild0, // #2 = $c
/*31825*/           OPC_MoveChild, 1,
/*31827*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31838*/           OPC_MoveParent,
/*31839*/           OPC_MoveParent,
/*31840*/           OPC_CheckType, MVT::i1,
/*31842*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31845*/           OPC_EmitInteger, MVT::i32, 0, 
/*31848*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*31860*/         /*Scope*/ 45, /*->31906*/
/*31861*/           OPC_CheckCondCode, ISD::SETNE,
/*31863*/           OPC_MoveParent,
/*31864*/           OPC_MoveParent,
/*31865*/           OPC_MoveChild, 1,
/*31867*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31870*/           OPC_RecordChild0, // #2 = $c
/*31871*/           OPC_MoveChild, 1,
/*31873*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31884*/           OPC_MoveParent,
/*31885*/           OPC_MoveParent,
/*31886*/           OPC_CheckType, MVT::i1,
/*31888*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31891*/           OPC_EmitInteger, MVT::i32, 0, 
/*31894*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*31906*/         /*Scope*/ 45, /*->31952*/
/*31907*/           OPC_CheckCondCode, ISD::SETULT,
/*31909*/           OPC_MoveParent,
/*31910*/           OPC_MoveParent,
/*31911*/           OPC_MoveChild, 1,
/*31913*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31916*/           OPC_RecordChild0, // #2 = $c
/*31917*/           OPC_MoveChild, 1,
/*31919*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31930*/           OPC_MoveParent,
/*31931*/           OPC_MoveParent,
/*31932*/           OPC_CheckType, MVT::i1,
/*31934*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31937*/           OPC_EmitInteger, MVT::i32, 0, 
/*31940*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*31952*/         /*Scope*/ 45, /*->31998*/
/*31953*/           OPC_CheckCondCode, ISD::SETULE,
/*31955*/           OPC_MoveParent,
/*31956*/           OPC_MoveParent,
/*31957*/           OPC_MoveChild, 1,
/*31959*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*31962*/           OPC_RecordChild0, // #2 = $c
/*31963*/           OPC_MoveChild, 1,
/*31965*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31976*/           OPC_MoveParent,
/*31977*/           OPC_MoveParent,
/*31978*/           OPC_CheckType, MVT::i1,
/*31980*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*31983*/           OPC_EmitInteger, MVT::i32, 0, 
/*31986*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*31998*/         /*Scope*/ 45, /*->32044*/
/*31999*/           OPC_CheckCondCode, ISD::SETUGT,
/*32001*/           OPC_MoveParent,
/*32002*/           OPC_MoveParent,
/*32003*/           OPC_MoveChild, 1,
/*32005*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32008*/           OPC_RecordChild0, // #2 = $c
/*32009*/           OPC_MoveChild, 1,
/*32011*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32022*/           OPC_MoveParent,
/*32023*/           OPC_MoveParent,
/*32024*/           OPC_CheckType, MVT::i1,
/*32026*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32029*/           OPC_EmitInteger, MVT::i32, 0, 
/*32032*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32044*/         /*Scope*/ 45, /*->32090*/
/*32045*/           OPC_CheckCondCode, ISD::SETUGE,
/*32047*/           OPC_MoveParent,
/*32048*/           OPC_MoveParent,
/*32049*/           OPC_MoveChild, 1,
/*32051*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32054*/           OPC_RecordChild0, // #2 = $c
/*32055*/           OPC_MoveChild, 1,
/*32057*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32068*/           OPC_MoveParent,
/*32069*/           OPC_MoveParent,
/*32070*/           OPC_CheckType, MVT::i1,
/*32072*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32075*/           OPC_EmitInteger, MVT::i32, 0, 
/*32078*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32090*/         /*Scope*/ 45, /*->32136*/
/*32091*/           OPC_CheckCondCode, ISD::SETLT,
/*32093*/           OPC_MoveParent,
/*32094*/           OPC_MoveParent,
/*32095*/           OPC_MoveChild, 1,
/*32097*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32100*/           OPC_RecordChild0, // #2 = $c
/*32101*/           OPC_MoveChild, 1,
/*32103*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32114*/           OPC_MoveParent,
/*32115*/           OPC_MoveParent,
/*32116*/           OPC_CheckType, MVT::i1,
/*32118*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32121*/           OPC_EmitInteger, MVT::i32, 0, 
/*32124*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32136*/         /*Scope*/ 45, /*->32182*/
/*32137*/           OPC_CheckCondCode, ISD::SETLE,
/*32139*/           OPC_MoveParent,
/*32140*/           OPC_MoveParent,
/*32141*/           OPC_MoveChild, 1,
/*32143*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32146*/           OPC_RecordChild0, // #2 = $c
/*32147*/           OPC_MoveChild, 1,
/*32149*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32160*/           OPC_MoveParent,
/*32161*/           OPC_MoveParent,
/*32162*/           OPC_CheckType, MVT::i1,
/*32164*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32167*/           OPC_EmitInteger, MVT::i32, 0, 
/*32170*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32182*/         /*Scope*/ 45, /*->32228*/
/*32183*/           OPC_CheckCondCode, ISD::SETGT,
/*32185*/           OPC_MoveParent,
/*32186*/           OPC_MoveParent,
/*32187*/           OPC_MoveChild, 1,
/*32189*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32192*/           OPC_RecordChild0, // #2 = $c
/*32193*/           OPC_MoveChild, 1,
/*32195*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32206*/           OPC_MoveParent,
/*32207*/           OPC_MoveParent,
/*32208*/           OPC_CheckType, MVT::i1,
/*32210*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32213*/           OPC_EmitInteger, MVT::i32, 0, 
/*32216*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32228*/         /*Scope*/ 45, /*->32274*/
/*32229*/           OPC_CheckCondCode, ISD::SETGE,
/*32231*/           OPC_MoveParent,
/*32232*/           OPC_MoveParent,
/*32233*/           OPC_MoveChild, 1,
/*32235*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32238*/           OPC_RecordChild0, // #2 = $c
/*32239*/           OPC_MoveChild, 1,
/*32241*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32252*/           OPC_MoveParent,
/*32253*/           OPC_MoveParent,
/*32254*/           OPC_CheckType, MVT::i1,
/*32256*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32259*/           OPC_EmitInteger, MVT::i32, 0, 
/*32262*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*32274*/         0, /*End of Scope*/
/*32275*/       /*Scope*/ 83|128,3/*467*/, /*->32744*/
/*32277*/         OPC_CheckChild0Type, MVT::i64,
/*32279*/         OPC_RecordChild1, // #1 = $b
/*32280*/         OPC_MoveChild, 2,
/*32282*/         OPC_Scope, 45, /*->32329*/ // 10 children in Scope
/*32284*/           OPC_CheckCondCode, ISD::SETEQ,
/*32286*/           OPC_MoveParent,
/*32287*/           OPC_MoveParent,
/*32288*/           OPC_MoveChild, 1,
/*32290*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32293*/           OPC_RecordChild0, // #2 = $c
/*32294*/           OPC_MoveChild, 1,
/*32296*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32307*/           OPC_MoveParent,
/*32308*/           OPC_MoveParent,
/*32309*/           OPC_CheckType, MVT::i1,
/*32311*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32314*/           OPC_EmitInteger, MVT::i32, 0, 
/*32317*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32329*/         /*Scope*/ 45, /*->32375*/
/*32330*/           OPC_CheckCondCode, ISD::SETNE,
/*32332*/           OPC_MoveParent,
/*32333*/           OPC_MoveParent,
/*32334*/           OPC_MoveChild, 1,
/*32336*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32339*/           OPC_RecordChild0, // #2 = $c
/*32340*/           OPC_MoveChild, 1,
/*32342*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32353*/           OPC_MoveParent,
/*32354*/           OPC_MoveParent,
/*32355*/           OPC_CheckType, MVT::i1,
/*32357*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32360*/           OPC_EmitInteger, MVT::i32, 0, 
/*32363*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32375*/         /*Scope*/ 45, /*->32421*/
/*32376*/           OPC_CheckCondCode, ISD::SETULT,
/*32378*/           OPC_MoveParent,
/*32379*/           OPC_MoveParent,
/*32380*/           OPC_MoveChild, 1,
/*32382*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32385*/           OPC_RecordChild0, // #2 = $c
/*32386*/           OPC_MoveChild, 1,
/*32388*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32399*/           OPC_MoveParent,
/*32400*/           OPC_MoveParent,
/*32401*/           OPC_CheckType, MVT::i1,
/*32403*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32406*/           OPC_EmitInteger, MVT::i32, 0, 
/*32409*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32421*/         /*Scope*/ 45, /*->32467*/
/*32422*/           OPC_CheckCondCode, ISD::SETULE,
/*32424*/           OPC_MoveParent,
/*32425*/           OPC_MoveParent,
/*32426*/           OPC_MoveChild, 1,
/*32428*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32431*/           OPC_RecordChild0, // #2 = $c
/*32432*/           OPC_MoveChild, 1,
/*32434*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32445*/           OPC_MoveParent,
/*32446*/           OPC_MoveParent,
/*32447*/           OPC_CheckType, MVT::i1,
/*32449*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32452*/           OPC_EmitInteger, MVT::i32, 0, 
/*32455*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32467*/         /*Scope*/ 45, /*->32513*/
/*32468*/           OPC_CheckCondCode, ISD::SETUGT,
/*32470*/           OPC_MoveParent,
/*32471*/           OPC_MoveParent,
/*32472*/           OPC_MoveChild, 1,
/*32474*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32477*/           OPC_RecordChild0, // #2 = $c
/*32478*/           OPC_MoveChild, 1,
/*32480*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32491*/           OPC_MoveParent,
/*32492*/           OPC_MoveParent,
/*32493*/           OPC_CheckType, MVT::i1,
/*32495*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32498*/           OPC_EmitInteger, MVT::i32, 0, 
/*32501*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32513*/         /*Scope*/ 45, /*->32559*/
/*32514*/           OPC_CheckCondCode, ISD::SETUGE,
/*32516*/           OPC_MoveParent,
/*32517*/           OPC_MoveParent,
/*32518*/           OPC_MoveChild, 1,
/*32520*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32523*/           OPC_RecordChild0, // #2 = $c
/*32524*/           OPC_MoveChild, 1,
/*32526*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32537*/           OPC_MoveParent,
/*32538*/           OPC_MoveParent,
/*32539*/           OPC_CheckType, MVT::i1,
/*32541*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32544*/           OPC_EmitInteger, MVT::i32, 0, 
/*32547*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32559*/         /*Scope*/ 45, /*->32605*/
/*32560*/           OPC_CheckCondCode, ISD::SETLT,
/*32562*/           OPC_MoveParent,
/*32563*/           OPC_MoveParent,
/*32564*/           OPC_MoveChild, 1,
/*32566*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32569*/           OPC_RecordChild0, // #2 = $c
/*32570*/           OPC_MoveChild, 1,
/*32572*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32583*/           OPC_MoveParent,
/*32584*/           OPC_MoveParent,
/*32585*/           OPC_CheckType, MVT::i1,
/*32587*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32590*/           OPC_EmitInteger, MVT::i32, 0, 
/*32593*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32605*/         /*Scope*/ 45, /*->32651*/
/*32606*/           OPC_CheckCondCode, ISD::SETLE,
/*32608*/           OPC_MoveParent,
/*32609*/           OPC_MoveParent,
/*32610*/           OPC_MoveChild, 1,
/*32612*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32615*/           OPC_RecordChild0, // #2 = $c
/*32616*/           OPC_MoveChild, 1,
/*32618*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32629*/           OPC_MoveParent,
/*32630*/           OPC_MoveParent,
/*32631*/           OPC_CheckType, MVT::i1,
/*32633*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32636*/           OPC_EmitInteger, MVT::i32, 0, 
/*32639*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32651*/         /*Scope*/ 45, /*->32697*/
/*32652*/           OPC_CheckCondCode, ISD::SETGT,
/*32654*/           OPC_MoveParent,
/*32655*/           OPC_MoveParent,
/*32656*/           OPC_MoveChild, 1,
/*32658*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32661*/           OPC_RecordChild0, // #2 = $c
/*32662*/           OPC_MoveChild, 1,
/*32664*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32675*/           OPC_MoveParent,
/*32676*/           OPC_MoveParent,
/*32677*/           OPC_CheckType, MVT::i1,
/*32679*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32682*/           OPC_EmitInteger, MVT::i32, 0, 
/*32685*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32697*/         /*Scope*/ 45, /*->32743*/
/*32698*/           OPC_CheckCondCode, ISD::SETGE,
/*32700*/           OPC_MoveParent,
/*32701*/           OPC_MoveParent,
/*32702*/           OPC_MoveChild, 1,
/*32704*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32707*/           OPC_RecordChild0, // #2 = $c
/*32708*/           OPC_MoveChild, 1,
/*32710*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32721*/           OPC_MoveParent,
/*32722*/           OPC_MoveParent,
/*32723*/           OPC_CheckType, MVT::i1,
/*32725*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32728*/           OPC_EmitInteger, MVT::i32, 0, 
/*32731*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_not_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*32743*/         0, /*End of Scope*/
/*32744*/       /*Scope*/ 47|128,4/*559*/, /*->33305*/
/*32746*/         OPC_CheckChild0Type, MVT::f32,
/*32748*/         OPC_RecordChild1, // #1 = $b
/*32749*/         OPC_MoveChild, 2,
/*32751*/         OPC_Scope, 45, /*->32798*/ // 12 children in Scope
/*32753*/           OPC_CheckCondCode, ISD::SETUEQ,
/*32755*/           OPC_MoveParent,
/*32756*/           OPC_MoveParent,
/*32757*/           OPC_MoveChild, 1,
/*32759*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32762*/           OPC_RecordChild0, // #2 = $c
/*32763*/           OPC_MoveChild, 1,
/*32765*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32776*/           OPC_MoveParent,
/*32777*/           OPC_MoveParent,
/*32778*/           OPC_CheckType, MVT::i1,
/*32780*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32783*/           OPC_EmitInteger, MVT::i32, 0, 
/*32786*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*32798*/         /*Scope*/ 45, /*->32844*/
/*32799*/           OPC_CheckCondCode, ISD::SETOEQ,
/*32801*/           OPC_MoveParent,
/*32802*/           OPC_MoveParent,
/*32803*/           OPC_MoveChild, 1,
/*32805*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32808*/           OPC_RecordChild0, // #2 = $c
/*32809*/           OPC_MoveChild, 1,
/*32811*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32822*/           OPC_MoveParent,
/*32823*/           OPC_MoveParent,
/*32824*/           OPC_CheckType, MVT::i1,
/*32826*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32829*/           OPC_EmitInteger, MVT::i32, 0, 
/*32832*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*32844*/         /*Scope*/ 45, /*->32890*/
/*32845*/           OPC_CheckCondCode, ISD::SETUNE,
/*32847*/           OPC_MoveParent,
/*32848*/           OPC_MoveParent,
/*32849*/           OPC_MoveChild, 1,
/*32851*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32854*/           OPC_RecordChild0, // #2 = $c
/*32855*/           OPC_MoveChild, 1,
/*32857*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32868*/           OPC_MoveParent,
/*32869*/           OPC_MoveParent,
/*32870*/           OPC_CheckType, MVT::i1,
/*32872*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32875*/           OPC_EmitInteger, MVT::i32, 0, 
/*32878*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*32890*/         /*Scope*/ 45, /*->32936*/
/*32891*/           OPC_CheckCondCode, ISD::SETONE,
/*32893*/           OPC_MoveParent,
/*32894*/           OPC_MoveParent,
/*32895*/           OPC_MoveChild, 1,
/*32897*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32900*/           OPC_RecordChild0, // #2 = $c
/*32901*/           OPC_MoveChild, 1,
/*32903*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32914*/           OPC_MoveParent,
/*32915*/           OPC_MoveParent,
/*32916*/           OPC_CheckType, MVT::i1,
/*32918*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32921*/           OPC_EmitInteger, MVT::i32, 0, 
/*32924*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*32936*/         /*Scope*/ 45, /*->32982*/
/*32937*/           OPC_CheckCondCode, ISD::SETULT,
/*32939*/           OPC_MoveParent,
/*32940*/           OPC_MoveParent,
/*32941*/           OPC_MoveChild, 1,
/*32943*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32946*/           OPC_RecordChild0, // #2 = $c
/*32947*/           OPC_MoveChild, 1,
/*32949*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32960*/           OPC_MoveParent,
/*32961*/           OPC_MoveParent,
/*32962*/           OPC_CheckType, MVT::i1,
/*32964*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*32967*/           OPC_EmitInteger, MVT::i32, 0, 
/*32970*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*32982*/         /*Scope*/ 45, /*->33028*/
/*32983*/           OPC_CheckCondCode, ISD::SETOLT,
/*32985*/           OPC_MoveParent,
/*32986*/           OPC_MoveParent,
/*32987*/           OPC_MoveChild, 1,
/*32989*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*32992*/           OPC_RecordChild0, // #2 = $c
/*32993*/           OPC_MoveChild, 1,
/*32995*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33006*/           OPC_MoveParent,
/*33007*/           OPC_MoveParent,
/*33008*/           OPC_CheckType, MVT::i1,
/*33010*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33013*/           OPC_EmitInteger, MVT::i32, 0, 
/*33016*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33028*/         /*Scope*/ 45, /*->33074*/
/*33029*/           OPC_CheckCondCode, ISD::SETULE,
/*33031*/           OPC_MoveParent,
/*33032*/           OPC_MoveParent,
/*33033*/           OPC_MoveChild, 1,
/*33035*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33038*/           OPC_RecordChild0, // #2 = $c
/*33039*/           OPC_MoveChild, 1,
/*33041*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33052*/           OPC_MoveParent,
/*33053*/           OPC_MoveParent,
/*33054*/           OPC_CheckType, MVT::i1,
/*33056*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33059*/           OPC_EmitInteger, MVT::i32, 0, 
/*33062*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33074*/         /*Scope*/ 45, /*->33120*/
/*33075*/           OPC_CheckCondCode, ISD::SETOLE,
/*33077*/           OPC_MoveParent,
/*33078*/           OPC_MoveParent,
/*33079*/           OPC_MoveChild, 1,
/*33081*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33084*/           OPC_RecordChild0, // #2 = $c
/*33085*/           OPC_MoveChild, 1,
/*33087*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33098*/           OPC_MoveParent,
/*33099*/           OPC_MoveParent,
/*33100*/           OPC_CheckType, MVT::i1,
/*33102*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33105*/           OPC_EmitInteger, MVT::i32, 0, 
/*33108*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33120*/         /*Scope*/ 45, /*->33166*/
/*33121*/           OPC_CheckCondCode, ISD::SETUGT,
/*33123*/           OPC_MoveParent,
/*33124*/           OPC_MoveParent,
/*33125*/           OPC_MoveChild, 1,
/*33127*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33130*/           OPC_RecordChild0, // #2 = $c
/*33131*/           OPC_MoveChild, 1,
/*33133*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33144*/           OPC_MoveParent,
/*33145*/           OPC_MoveParent,
/*33146*/           OPC_CheckType, MVT::i1,
/*33148*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33151*/           OPC_EmitInteger, MVT::i32, 0, 
/*33154*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33166*/         /*Scope*/ 45, /*->33212*/
/*33167*/           OPC_CheckCondCode, ISD::SETOGT,
/*33169*/           OPC_MoveParent,
/*33170*/           OPC_MoveParent,
/*33171*/           OPC_MoveChild, 1,
/*33173*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33176*/           OPC_RecordChild0, // #2 = $c
/*33177*/           OPC_MoveChild, 1,
/*33179*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33190*/           OPC_MoveParent,
/*33191*/           OPC_MoveParent,
/*33192*/           OPC_CheckType, MVT::i1,
/*33194*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33197*/           OPC_EmitInteger, MVT::i32, 0, 
/*33200*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33212*/         /*Scope*/ 45, /*->33258*/
/*33213*/           OPC_CheckCondCode, ISD::SETUGE,
/*33215*/           OPC_MoveParent,
/*33216*/           OPC_MoveParent,
/*33217*/           OPC_MoveChild, 1,
/*33219*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33222*/           OPC_RecordChild0, // #2 = $c
/*33223*/           OPC_MoveChild, 1,
/*33225*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33236*/           OPC_MoveParent,
/*33237*/           OPC_MoveParent,
/*33238*/           OPC_CheckType, MVT::i1,
/*33240*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33243*/           OPC_EmitInteger, MVT::i32, 0, 
/*33246*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33258*/         /*Scope*/ 45, /*->33304*/
/*33259*/           OPC_CheckCondCode, ISD::SETOGE,
/*33261*/           OPC_MoveParent,
/*33262*/           OPC_MoveParent,
/*33263*/           OPC_MoveChild, 1,
/*33265*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33268*/           OPC_RecordChild0, // #2 = $c
/*33269*/           OPC_MoveChild, 1,
/*33271*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33282*/           OPC_MoveParent,
/*33283*/           OPC_MoveParent,
/*33284*/           OPC_CheckType, MVT::i1,
/*33286*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33289*/           OPC_EmitInteger, MVT::i32, 0, 
/*33292*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*33304*/         0, /*End of Scope*/
/*33305*/       /*Scope*/ 47|128,4/*559*/, /*->33866*/
/*33307*/         OPC_CheckChild0Type, MVT::f64,
/*33309*/         OPC_RecordChild1, // #1 = $b
/*33310*/         OPC_MoveChild, 2,
/*33312*/         OPC_Scope, 45, /*->33359*/ // 12 children in Scope
/*33314*/           OPC_CheckCondCode, ISD::SETUEQ,
/*33316*/           OPC_MoveParent,
/*33317*/           OPC_MoveParent,
/*33318*/           OPC_MoveChild, 1,
/*33320*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33323*/           OPC_RecordChild0, // #2 = $c
/*33324*/           OPC_MoveChild, 1,
/*33326*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33337*/           OPC_MoveParent,
/*33338*/           OPC_MoveParent,
/*33339*/           OPC_CheckType, MVT::i1,
/*33341*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33344*/           OPC_EmitInteger, MVT::i32, 0, 
/*33347*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33359*/         /*Scope*/ 45, /*->33405*/
/*33360*/           OPC_CheckCondCode, ISD::SETOEQ,
/*33362*/           OPC_MoveParent,
/*33363*/           OPC_MoveParent,
/*33364*/           OPC_MoveChild, 1,
/*33366*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33369*/           OPC_RecordChild0, // #2 = $c
/*33370*/           OPC_MoveChild, 1,
/*33372*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33383*/           OPC_MoveParent,
/*33384*/           OPC_MoveParent,
/*33385*/           OPC_CheckType, MVT::i1,
/*33387*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33390*/           OPC_EmitInteger, MVT::i32, 0, 
/*33393*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPEQf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33405*/         /*Scope*/ 45, /*->33451*/
/*33406*/           OPC_CheckCondCode, ISD::SETUNE,
/*33408*/           OPC_MoveParent,
/*33409*/           OPC_MoveParent,
/*33410*/           OPC_MoveChild, 1,
/*33412*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33415*/           OPC_RecordChild0, // #2 = $c
/*33416*/           OPC_MoveChild, 1,
/*33418*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33429*/           OPC_MoveParent,
/*33430*/           OPC_MoveParent,
/*33431*/           OPC_CheckType, MVT::i1,
/*33433*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33436*/           OPC_EmitInteger, MVT::i32, 0, 
/*33439*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33451*/         /*Scope*/ 45, /*->33497*/
/*33452*/           OPC_CheckCondCode, ISD::SETONE,
/*33454*/           OPC_MoveParent,
/*33455*/           OPC_MoveParent,
/*33456*/           OPC_MoveChild, 1,
/*33458*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33461*/           OPC_RecordChild0, // #2 = $c
/*33462*/           OPC_MoveChild, 1,
/*33464*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33475*/           OPC_MoveParent,
/*33476*/           OPC_MoveParent,
/*33477*/           OPC_CheckType, MVT::i1,
/*33479*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33482*/           OPC_EmitInteger, MVT::i32, 0, 
/*33485*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPNEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33497*/         /*Scope*/ 45, /*->33543*/
/*33498*/           OPC_CheckCondCode, ISD::SETULT,
/*33500*/           OPC_MoveParent,
/*33501*/           OPC_MoveParent,
/*33502*/           OPC_MoveChild, 1,
/*33504*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33507*/           OPC_RecordChild0, // #2 = $c
/*33508*/           OPC_MoveChild, 1,
/*33510*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33521*/           OPC_MoveParent,
/*33522*/           OPC_MoveParent,
/*33523*/           OPC_CheckType, MVT::i1,
/*33525*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33528*/           OPC_EmitInteger, MVT::i32, 0, 
/*33531*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33543*/         /*Scope*/ 45, /*->33589*/
/*33544*/           OPC_CheckCondCode, ISD::SETOLT,
/*33546*/           OPC_MoveParent,
/*33547*/           OPC_MoveParent,
/*33548*/           OPC_MoveChild, 1,
/*33550*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33553*/           OPC_RecordChild0, // #2 = $c
/*33554*/           OPC_MoveChild, 1,
/*33556*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33567*/           OPC_MoveParent,
/*33568*/           OPC_MoveParent,
/*33569*/           OPC_CheckType, MVT::i1,
/*33571*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33574*/           OPC_EmitInteger, MVT::i32, 0, 
/*33577*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33589*/         /*Scope*/ 45, /*->33635*/
/*33590*/           OPC_CheckCondCode, ISD::SETULE,
/*33592*/           OPC_MoveParent,
/*33593*/           OPC_MoveParent,
/*33594*/           OPC_MoveChild, 1,
/*33596*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33599*/           OPC_RecordChild0, // #2 = $c
/*33600*/           OPC_MoveChild, 1,
/*33602*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33613*/           OPC_MoveParent,
/*33614*/           OPC_MoveParent,
/*33615*/           OPC_CheckType, MVT::i1,
/*33617*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33620*/           OPC_EmitInteger, MVT::i32, 0, 
/*33623*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33635*/         /*Scope*/ 45, /*->33681*/
/*33636*/           OPC_CheckCondCode, ISD::SETOLE,
/*33638*/           OPC_MoveParent,
/*33639*/           OPC_MoveParent,
/*33640*/           OPC_MoveChild, 1,
/*33642*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33645*/           OPC_RecordChild0, // #2 = $c
/*33646*/           OPC_MoveChild, 1,
/*33648*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33659*/           OPC_MoveParent,
/*33660*/           OPC_MoveParent,
/*33661*/           OPC_CheckType, MVT::i1,
/*33663*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33666*/           OPC_EmitInteger, MVT::i32, 0, 
/*33669*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPLEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33681*/         /*Scope*/ 45, /*->33727*/
/*33682*/           OPC_CheckCondCode, ISD::SETUGT,
/*33684*/           OPC_MoveParent,
/*33685*/           OPC_MoveParent,
/*33686*/           OPC_MoveChild, 1,
/*33688*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33691*/           OPC_RecordChild0, // #2 = $c
/*33692*/           OPC_MoveChild, 1,
/*33694*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33705*/           OPC_MoveParent,
/*33706*/           OPC_MoveParent,
/*33707*/           OPC_CheckType, MVT::i1,
/*33709*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33712*/           OPC_EmitInteger, MVT::i32, 0, 
/*33715*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33727*/         /*Scope*/ 45, /*->33773*/
/*33728*/           OPC_CheckCondCode, ISD::SETOGT,
/*33730*/           OPC_MoveParent,
/*33731*/           OPC_MoveParent,
/*33732*/           OPC_MoveChild, 1,
/*33734*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33737*/           OPC_RecordChild0, // #2 = $c
/*33738*/           OPC_MoveChild, 1,
/*33740*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33751*/           OPC_MoveParent,
/*33752*/           OPC_MoveParent,
/*33753*/           OPC_CheckType, MVT::i1,
/*33755*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33758*/           OPC_EmitInteger, MVT::i32, 0, 
/*33761*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33773*/         /*Scope*/ 45, /*->33819*/
/*33774*/           OPC_CheckCondCode, ISD::SETUGE,
/*33776*/           OPC_MoveParent,
/*33777*/           OPC_MoveParent,
/*33778*/           OPC_MoveChild, 1,
/*33780*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33783*/           OPC_RecordChild0, // #2 = $c
/*33784*/           OPC_MoveChild, 1,
/*33786*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33797*/           OPC_MoveParent,
/*33798*/           OPC_MoveParent,
/*33799*/           OPC_CheckType, MVT::i1,
/*33801*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33804*/           OPC_EmitInteger, MVT::i32, 0, 
/*33807*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33819*/         /*Scope*/ 45, /*->33865*/
/*33820*/           OPC_CheckCondCode, ISD::SETOGE,
/*33822*/           OPC_MoveParent,
/*33823*/           OPC_MoveParent,
/*33824*/           OPC_MoveChild, 1,
/*33826*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*33829*/           OPC_RecordChild0, // #2 = $c
/*33830*/           OPC_MoveChild, 1,
/*33832*/           OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33843*/           OPC_MoveParent,
/*33844*/           OPC_MoveParent,
/*33845*/           OPC_CheckType, MVT::i1,
/*33847*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33850*/           OPC_EmitInteger, MVT::i32, 0, 
/*33853*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), (xor:i1 RegPred:i1:$c, -1:i1)) - Complexity = 14
                    // Dst: (SETPGEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*33865*/         0, /*End of Scope*/
/*33866*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 30|128,1/*158*/,  TARGET_VAL(ISD::XOR),// ->34029
/*33871*/       OPC_Scope, 51, /*->33924*/ // 3 children in Scope
/*33873*/         OPC_RecordChild0, // #0 = $c
/*33874*/         OPC_MoveChild, 1,
/*33876*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*33879*/         OPC_RecordChild0, // #1 = $a
/*33880*/         OPC_CheckChild0Type, MVT::i16,
/*33882*/         OPC_RecordChild1, // #2 = $b
/*33883*/         OPC_MoveChild, 2,
/*33885*/         OPC_CheckCondCode, ISD::SETEQ,
/*33887*/         OPC_MoveParent,
/*33888*/         OPC_MoveParent,
/*33889*/         OPC_MoveParent,
/*33890*/         OPC_MoveChild, 1,
/*33892*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33903*/         OPC_MoveParent,
/*33904*/         OPC_CheckType, MVT::i1,
/*33906*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33909*/         OPC_EmitInteger, MVT::i32, 0, 
/*33912*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)), -1:i1) - Complexity = 14
                  // Dst: (SETPEQu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*33924*/       /*Scope*/ 51, /*->33976*/
/*33925*/         OPC_MoveChild, 0,
/*33927*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*33930*/         OPC_RecordChild0, // #0 = $a
/*33931*/         OPC_CheckChild0Type, MVT::i16,
/*33933*/         OPC_RecordChild1, // #1 = $b
/*33934*/         OPC_MoveChild, 2,
/*33936*/         OPC_CheckCondCode, ISD::SETEQ,
/*33938*/         OPC_MoveParent,
/*33939*/         OPC_MoveParent,
/*33940*/         OPC_MoveChild, 1,
/*33942*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33953*/         OPC_MoveParent,
/*33954*/         OPC_MoveParent,
/*33955*/         OPC_RecordChild1, // #2 = $c
/*33956*/         OPC_CheckType, MVT::i1,
/*33958*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*33961*/         OPC_EmitInteger, MVT::i32, 0, 
/*33964*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                  // Dst: (SETPEQu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*33976*/       /*Scope*/ 51, /*->34028*/
/*33977*/         OPC_RecordChild0, // #0 = $c
/*33978*/         OPC_MoveChild, 1,
/*33980*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33991*/         OPC_MoveParent,
/*33992*/         OPC_MoveParent,
/*33993*/         OPC_MoveChild, 1,
/*33995*/         OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*33998*/         OPC_RecordChild0, // #1 = $a
/*33999*/         OPC_CheckChild0Type, MVT::i16,
/*34001*/         OPC_RecordChild1, // #2 = $b
/*34002*/         OPC_MoveChild, 2,
/*34004*/         OPC_CheckCondCode, ISD::SETEQ,
/*34006*/         OPC_MoveParent,
/*34007*/         OPC_MoveParent,
/*34008*/         OPC_CheckType, MVT::i1,
/*34010*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34013*/         OPC_EmitInteger, MVT::i32, 0, 
/*34016*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_not_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 14
                  // Dst: (SETPEQu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34028*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*34030*/   /*Scope*/ 56, /*->34087*/
/*34031*/     OPC_RecordChild0, // #0 = $c
/*34032*/     OPC_MoveChild, 1,
/*34034*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34037*/     OPC_MoveChild, 0,
/*34039*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34042*/     OPC_RecordChild0, // #1 = $a
/*34043*/     OPC_CheckChild0Type, MVT::i16,
/*34045*/     OPC_RecordChild1, // #2 = $b
/*34046*/     OPC_MoveChild, 2,
/*34048*/     OPC_CheckCondCode, ISD::SETEQ,
/*34050*/     OPC_MoveParent,
/*34051*/     OPC_MoveParent,
/*34052*/     OPC_MoveChild, 1,
/*34054*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34065*/     OPC_MoveParent,
/*34066*/     OPC_MoveParent,
/*34067*/     OPC_CheckType, MVT::i1,
/*34069*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34072*/     OPC_EmitInteger, MVT::i32, 0, 
/*34075*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34087*/   /*Scope*/ 35|128,1/*163*/, /*->34252*/
/*34089*/     OPC_MoveChild, 0,
/*34091*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34094*/     OPC_Scope, 51, /*->34147*/ // 3 children in Scope
/*34096*/       OPC_RecordChild0, // #0 = $c
/*34097*/       OPC_MoveChild, 1,
/*34099*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34102*/       OPC_RecordChild0, // #1 = $a
/*34103*/       OPC_CheckChild0Type, MVT::i16,
/*34105*/       OPC_RecordChild1, // #2 = $b
/*34106*/       OPC_MoveChild, 2,
/*34108*/       OPC_CheckCondCode, ISD::SETNE,
/*34110*/       OPC_MoveParent,
/*34111*/       OPC_MoveParent,
/*34112*/       OPC_MoveParent,
/*34113*/       OPC_MoveChild, 1,
/*34115*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34126*/       OPC_MoveParent,
/*34127*/       OPC_CheckType, MVT::i1,
/*34129*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34132*/       OPC_EmitInteger, MVT::i32, 0, 
/*34135*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34147*/     /*Scope*/ 51, /*->34199*/
/*34148*/       OPC_MoveChild, 0,
/*34150*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34153*/       OPC_RecordChild0, // #0 = $a
/*34154*/       OPC_CheckChild0Type, MVT::i16,
/*34156*/       OPC_RecordChild1, // #1 = $b
/*34157*/       OPC_MoveChild, 2,
/*34159*/       OPC_CheckCondCode, ISD::SETNE,
/*34161*/       OPC_MoveParent,
/*34162*/       OPC_MoveParent,
/*34163*/       OPC_MoveChild, 1,
/*34165*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34176*/       OPC_MoveParent,
/*34177*/       OPC_MoveParent,
/*34178*/       OPC_RecordChild1, // #2 = $c
/*34179*/       OPC_CheckType, MVT::i1,
/*34181*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34184*/       OPC_EmitInteger, MVT::i32, 0, 
/*34187*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34199*/     /*Scope*/ 51, /*->34251*/
/*34200*/       OPC_RecordChild0, // #0 = $c
/*34201*/       OPC_MoveChild, 1,
/*34203*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34214*/       OPC_MoveParent,
/*34215*/       OPC_MoveParent,
/*34216*/       OPC_MoveChild, 1,
/*34218*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34221*/       OPC_RecordChild0, // #1 = $a
/*34222*/       OPC_CheckChild0Type, MVT::i16,
/*34224*/       OPC_RecordChild1, // #2 = $b
/*34225*/       OPC_MoveChild, 2,
/*34227*/       OPC_CheckCondCode, ISD::SETNE,
/*34229*/       OPC_MoveParent,
/*34230*/       OPC_MoveParent,
/*34231*/       OPC_CheckType, MVT::i1,
/*34233*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34236*/       OPC_EmitInteger, MVT::i32, 0, 
/*34239*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 14
                // Dst: (SETPNEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34251*/     0, /*End of Scope*/
/*34252*/   /*Scope*/ 56, /*->34309*/
/*34253*/     OPC_RecordChild0, // #0 = $c
/*34254*/     OPC_MoveChild, 1,
/*34256*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34259*/     OPC_MoveChild, 0,
/*34261*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34264*/     OPC_RecordChild0, // #1 = $a
/*34265*/     OPC_CheckChild0Type, MVT::i16,
/*34267*/     OPC_RecordChild1, // #2 = $b
/*34268*/     OPC_MoveChild, 2,
/*34270*/     OPC_CheckCondCode, ISD::SETNE,
/*34272*/     OPC_MoveParent,
/*34273*/     OPC_MoveParent,
/*34274*/     OPC_MoveChild, 1,
/*34276*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34287*/     OPC_MoveParent,
/*34288*/     OPC_MoveParent,
/*34289*/     OPC_CheckType, MVT::i1,
/*34291*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34294*/     OPC_EmitInteger, MVT::i32, 0, 
/*34297*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34309*/   /*Scope*/ 35|128,1/*163*/, /*->34474*/
/*34311*/     OPC_MoveChild, 0,
/*34313*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34316*/     OPC_Scope, 51, /*->34369*/ // 3 children in Scope
/*34318*/       OPC_RecordChild0, // #0 = $c
/*34319*/       OPC_MoveChild, 1,
/*34321*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34324*/       OPC_RecordChild0, // #1 = $a
/*34325*/       OPC_CheckChild0Type, MVT::i16,
/*34327*/       OPC_RecordChild1, // #2 = $b
/*34328*/       OPC_MoveChild, 2,
/*34330*/       OPC_CheckCondCode, ISD::SETULT,
/*34332*/       OPC_MoveParent,
/*34333*/       OPC_MoveParent,
/*34334*/       OPC_MoveParent,
/*34335*/       OPC_MoveChild, 1,
/*34337*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34348*/       OPC_MoveParent,
/*34349*/       OPC_CheckType, MVT::i1,
/*34351*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34354*/       OPC_EmitInteger, MVT::i32, 0, 
/*34357*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34369*/     /*Scope*/ 51, /*->34421*/
/*34370*/       OPC_MoveChild, 0,
/*34372*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34375*/       OPC_RecordChild0, // #0 = $a
/*34376*/       OPC_CheckChild0Type, MVT::i16,
/*34378*/       OPC_RecordChild1, // #1 = $b
/*34379*/       OPC_MoveChild, 2,
/*34381*/       OPC_CheckCondCode, ISD::SETULT,
/*34383*/       OPC_MoveParent,
/*34384*/       OPC_MoveParent,
/*34385*/       OPC_MoveChild, 1,
/*34387*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34398*/       OPC_MoveParent,
/*34399*/       OPC_MoveParent,
/*34400*/       OPC_RecordChild1, // #2 = $c
/*34401*/       OPC_CheckType, MVT::i1,
/*34403*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34406*/       OPC_EmitInteger, MVT::i32, 0, 
/*34409*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34421*/     /*Scope*/ 51, /*->34473*/
/*34422*/       OPC_RecordChild0, // #0 = $c
/*34423*/       OPC_MoveChild, 1,
/*34425*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34436*/       OPC_MoveParent,
/*34437*/       OPC_MoveParent,
/*34438*/       OPC_MoveChild, 1,
/*34440*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34443*/       OPC_RecordChild0, // #1 = $a
/*34444*/       OPC_CheckChild0Type, MVT::i16,
/*34446*/       OPC_RecordChild1, // #2 = $b
/*34447*/       OPC_MoveChild, 2,
/*34449*/       OPC_CheckCondCode, ISD::SETULT,
/*34451*/       OPC_MoveParent,
/*34452*/       OPC_MoveParent,
/*34453*/       OPC_CheckType, MVT::i1,
/*34455*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34458*/       OPC_EmitInteger, MVT::i32, 0, 
/*34461*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 14
                // Dst: (SETPLTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34473*/     0, /*End of Scope*/
/*34474*/   /*Scope*/ 56, /*->34531*/
/*34475*/     OPC_RecordChild0, // #0 = $c
/*34476*/     OPC_MoveChild, 1,
/*34478*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34481*/     OPC_MoveChild, 0,
/*34483*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34486*/     OPC_RecordChild0, // #1 = $a
/*34487*/     OPC_CheckChild0Type, MVT::i16,
/*34489*/     OPC_RecordChild1, // #2 = $b
/*34490*/     OPC_MoveChild, 2,
/*34492*/     OPC_CheckCondCode, ISD::SETULT,
/*34494*/     OPC_MoveParent,
/*34495*/     OPC_MoveParent,
/*34496*/     OPC_MoveChild, 1,
/*34498*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34509*/     OPC_MoveParent,
/*34510*/     OPC_MoveParent,
/*34511*/     OPC_CheckType, MVT::i1,
/*34513*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34516*/     OPC_EmitInteger, MVT::i32, 0, 
/*34519*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34531*/   /*Scope*/ 35|128,1/*163*/, /*->34696*/
/*34533*/     OPC_MoveChild, 0,
/*34535*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34538*/     OPC_Scope, 51, /*->34591*/ // 3 children in Scope
/*34540*/       OPC_RecordChild0, // #0 = $c
/*34541*/       OPC_MoveChild, 1,
/*34543*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34546*/       OPC_RecordChild0, // #1 = $a
/*34547*/       OPC_CheckChild0Type, MVT::i16,
/*34549*/       OPC_RecordChild1, // #2 = $b
/*34550*/       OPC_MoveChild, 2,
/*34552*/       OPC_CheckCondCode, ISD::SETULE,
/*34554*/       OPC_MoveParent,
/*34555*/       OPC_MoveParent,
/*34556*/       OPC_MoveParent,
/*34557*/       OPC_MoveChild, 1,
/*34559*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34570*/       OPC_MoveParent,
/*34571*/       OPC_CheckType, MVT::i1,
/*34573*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34576*/       OPC_EmitInteger, MVT::i32, 0, 
/*34579*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34591*/     /*Scope*/ 51, /*->34643*/
/*34592*/       OPC_MoveChild, 0,
/*34594*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34597*/       OPC_RecordChild0, // #0 = $a
/*34598*/       OPC_CheckChild0Type, MVT::i16,
/*34600*/       OPC_RecordChild1, // #1 = $b
/*34601*/       OPC_MoveChild, 2,
/*34603*/       OPC_CheckCondCode, ISD::SETULE,
/*34605*/       OPC_MoveParent,
/*34606*/       OPC_MoveParent,
/*34607*/       OPC_MoveChild, 1,
/*34609*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34620*/       OPC_MoveParent,
/*34621*/       OPC_MoveParent,
/*34622*/       OPC_RecordChild1, // #2 = $c
/*34623*/       OPC_CheckType, MVT::i1,
/*34625*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34628*/       OPC_EmitInteger, MVT::i32, 0, 
/*34631*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34643*/     /*Scope*/ 51, /*->34695*/
/*34644*/       OPC_RecordChild0, // #0 = $c
/*34645*/       OPC_MoveChild, 1,
/*34647*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34658*/       OPC_MoveParent,
/*34659*/       OPC_MoveParent,
/*34660*/       OPC_MoveChild, 1,
/*34662*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34665*/       OPC_RecordChild0, // #1 = $a
/*34666*/       OPC_CheckChild0Type, MVT::i16,
/*34668*/       OPC_RecordChild1, // #2 = $b
/*34669*/       OPC_MoveChild, 2,
/*34671*/       OPC_CheckCondCode, ISD::SETULE,
/*34673*/       OPC_MoveParent,
/*34674*/       OPC_MoveParent,
/*34675*/       OPC_CheckType, MVT::i1,
/*34677*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34680*/       OPC_EmitInteger, MVT::i32, 0, 
/*34683*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 14
                // Dst: (SETPLEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34695*/     0, /*End of Scope*/
/*34696*/   /*Scope*/ 56, /*->34753*/
/*34697*/     OPC_RecordChild0, // #0 = $c
/*34698*/     OPC_MoveChild, 1,
/*34700*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34703*/     OPC_MoveChild, 0,
/*34705*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34708*/     OPC_RecordChild0, // #1 = $a
/*34709*/     OPC_CheckChild0Type, MVT::i16,
/*34711*/     OPC_RecordChild1, // #2 = $b
/*34712*/     OPC_MoveChild, 2,
/*34714*/     OPC_CheckCondCode, ISD::SETULE,
/*34716*/     OPC_MoveParent,
/*34717*/     OPC_MoveParent,
/*34718*/     OPC_MoveChild, 1,
/*34720*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34731*/     OPC_MoveParent,
/*34732*/     OPC_MoveParent,
/*34733*/     OPC_CheckType, MVT::i1,
/*34735*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34738*/     OPC_EmitInteger, MVT::i32, 0, 
/*34741*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34753*/   /*Scope*/ 35|128,1/*163*/, /*->34918*/
/*34755*/     OPC_MoveChild, 0,
/*34757*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34760*/     OPC_Scope, 51, /*->34813*/ // 3 children in Scope
/*34762*/       OPC_RecordChild0, // #0 = $c
/*34763*/       OPC_MoveChild, 1,
/*34765*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34768*/       OPC_RecordChild0, // #1 = $a
/*34769*/       OPC_CheckChild0Type, MVT::i16,
/*34771*/       OPC_RecordChild1, // #2 = $b
/*34772*/       OPC_MoveChild, 2,
/*34774*/       OPC_CheckCondCode, ISD::SETUGT,
/*34776*/       OPC_MoveParent,
/*34777*/       OPC_MoveParent,
/*34778*/       OPC_MoveParent,
/*34779*/       OPC_MoveChild, 1,
/*34781*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34792*/       OPC_MoveParent,
/*34793*/       OPC_CheckType, MVT::i1,
/*34795*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34798*/       OPC_EmitInteger, MVT::i32, 0, 
/*34801*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34813*/     /*Scope*/ 51, /*->34865*/
/*34814*/       OPC_MoveChild, 0,
/*34816*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34819*/       OPC_RecordChild0, // #0 = $a
/*34820*/       OPC_CheckChild0Type, MVT::i16,
/*34822*/       OPC_RecordChild1, // #1 = $b
/*34823*/       OPC_MoveChild, 2,
/*34825*/       OPC_CheckCondCode, ISD::SETUGT,
/*34827*/       OPC_MoveParent,
/*34828*/       OPC_MoveParent,
/*34829*/       OPC_MoveChild, 1,
/*34831*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34842*/       OPC_MoveParent,
/*34843*/       OPC_MoveParent,
/*34844*/       OPC_RecordChild1, // #2 = $c
/*34845*/       OPC_CheckType, MVT::i1,
/*34847*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34850*/       OPC_EmitInteger, MVT::i32, 0, 
/*34853*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34865*/     /*Scope*/ 51, /*->34917*/
/*34866*/       OPC_RecordChild0, // #0 = $c
/*34867*/       OPC_MoveChild, 1,
/*34869*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34880*/       OPC_MoveParent,
/*34881*/       OPC_MoveParent,
/*34882*/       OPC_MoveChild, 1,
/*34884*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34887*/       OPC_RecordChild0, // #1 = $a
/*34888*/       OPC_CheckChild0Type, MVT::i16,
/*34890*/       OPC_RecordChild1, // #2 = $b
/*34891*/       OPC_MoveChild, 2,
/*34893*/       OPC_CheckCondCode, ISD::SETUGT,
/*34895*/       OPC_MoveParent,
/*34896*/       OPC_MoveParent,
/*34897*/       OPC_CheckType, MVT::i1,
/*34899*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34902*/       OPC_EmitInteger, MVT::i32, 0, 
/*34905*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 14
                // Dst: (SETPGTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34917*/     0, /*End of Scope*/
/*34918*/   /*Scope*/ 56, /*->34975*/
/*34919*/     OPC_RecordChild0, // #0 = $c
/*34920*/     OPC_MoveChild, 1,
/*34922*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34925*/     OPC_MoveChild, 0,
/*34927*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34930*/     OPC_RecordChild0, // #1 = $a
/*34931*/     OPC_CheckChild0Type, MVT::i16,
/*34933*/     OPC_RecordChild1, // #2 = $b
/*34934*/     OPC_MoveChild, 2,
/*34936*/     OPC_CheckCondCode, ISD::SETUGT,
/*34938*/     OPC_MoveParent,
/*34939*/     OPC_MoveParent,
/*34940*/     OPC_MoveChild, 1,
/*34942*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34953*/     OPC_MoveParent,
/*34954*/     OPC_MoveParent,
/*34955*/     OPC_CheckType, MVT::i1,
/*34957*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*34960*/     OPC_EmitInteger, MVT::i32, 0, 
/*34963*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*34975*/   /*Scope*/ 35|128,1/*163*/, /*->35140*/
/*34977*/     OPC_MoveChild, 0,
/*34979*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*34982*/     OPC_Scope, 51, /*->35035*/ // 3 children in Scope
/*34984*/       OPC_RecordChild0, // #0 = $c
/*34985*/       OPC_MoveChild, 1,
/*34987*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*34990*/       OPC_RecordChild0, // #1 = $a
/*34991*/       OPC_CheckChild0Type, MVT::i16,
/*34993*/       OPC_RecordChild1, // #2 = $b
/*34994*/       OPC_MoveChild, 2,
/*34996*/       OPC_CheckCondCode, ISD::SETUGE,
/*34998*/       OPC_MoveParent,
/*34999*/       OPC_MoveParent,
/*35000*/       OPC_MoveParent,
/*35001*/       OPC_MoveChild, 1,
/*35003*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35014*/       OPC_MoveParent,
/*35015*/       OPC_CheckType, MVT::i1,
/*35017*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35020*/       OPC_EmitInteger, MVT::i32, 0, 
/*35023*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35035*/     /*Scope*/ 51, /*->35087*/
/*35036*/       OPC_MoveChild, 0,
/*35038*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35041*/       OPC_RecordChild0, // #0 = $a
/*35042*/       OPC_CheckChild0Type, MVT::i16,
/*35044*/       OPC_RecordChild1, // #1 = $b
/*35045*/       OPC_MoveChild, 2,
/*35047*/       OPC_CheckCondCode, ISD::SETUGE,
/*35049*/       OPC_MoveParent,
/*35050*/       OPC_MoveParent,
/*35051*/       OPC_MoveChild, 1,
/*35053*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35064*/       OPC_MoveParent,
/*35065*/       OPC_MoveParent,
/*35066*/       OPC_RecordChild1, // #2 = $c
/*35067*/       OPC_CheckType, MVT::i1,
/*35069*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35072*/       OPC_EmitInteger, MVT::i32, 0, 
/*35075*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35087*/     /*Scope*/ 51, /*->35139*/
/*35088*/       OPC_RecordChild0, // #0 = $c
/*35089*/       OPC_MoveChild, 1,
/*35091*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35102*/       OPC_MoveParent,
/*35103*/       OPC_MoveParent,
/*35104*/       OPC_MoveChild, 1,
/*35106*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35109*/       OPC_RecordChild0, // #1 = $a
/*35110*/       OPC_CheckChild0Type, MVT::i16,
/*35112*/       OPC_RecordChild1, // #2 = $b
/*35113*/       OPC_MoveChild, 2,
/*35115*/       OPC_CheckCondCode, ISD::SETUGE,
/*35117*/       OPC_MoveParent,
/*35118*/       OPC_MoveParent,
/*35119*/       OPC_CheckType, MVT::i1,
/*35121*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35124*/       OPC_EmitInteger, MVT::i32, 0, 
/*35127*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 14
                // Dst: (SETPGEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35139*/     0, /*End of Scope*/
/*35140*/   /*Scope*/ 56, /*->35197*/
/*35141*/     OPC_RecordChild0, // #0 = $c
/*35142*/     OPC_MoveChild, 1,
/*35144*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35147*/     OPC_MoveChild, 0,
/*35149*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35152*/     OPC_RecordChild0, // #1 = $a
/*35153*/     OPC_CheckChild0Type, MVT::i16,
/*35155*/     OPC_RecordChild1, // #2 = $b
/*35156*/     OPC_MoveChild, 2,
/*35158*/     OPC_CheckCondCode, ISD::SETUGE,
/*35160*/     OPC_MoveParent,
/*35161*/     OPC_MoveParent,
/*35162*/     OPC_MoveChild, 1,
/*35164*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35175*/     OPC_MoveParent,
/*35176*/     OPC_MoveParent,
/*35177*/     OPC_CheckType, MVT::i1,
/*35179*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35182*/     OPC_EmitInteger, MVT::i32, 0, 
/*35185*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEu16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35197*/   /*Scope*/ 35|128,1/*163*/, /*->35362*/
/*35199*/     OPC_MoveChild, 0,
/*35201*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35204*/     OPC_Scope, 51, /*->35257*/ // 3 children in Scope
/*35206*/       OPC_RecordChild0, // #0 = $c
/*35207*/       OPC_MoveChild, 1,
/*35209*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35212*/       OPC_RecordChild0, // #1 = $a
/*35213*/       OPC_CheckChild0Type, MVT::i16,
/*35215*/       OPC_RecordChild1, // #2 = $b
/*35216*/       OPC_MoveChild, 2,
/*35218*/       OPC_CheckCondCode, ISD::SETLT,
/*35220*/       OPC_MoveParent,
/*35221*/       OPC_MoveParent,
/*35222*/       OPC_MoveParent,
/*35223*/       OPC_MoveChild, 1,
/*35225*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35236*/       OPC_MoveParent,
/*35237*/       OPC_CheckType, MVT::i1,
/*35239*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35242*/       OPC_EmitInteger, MVT::i32, 0, 
/*35245*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35257*/     /*Scope*/ 51, /*->35309*/
/*35258*/       OPC_MoveChild, 0,
/*35260*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35263*/       OPC_RecordChild0, // #0 = $a
/*35264*/       OPC_CheckChild0Type, MVT::i16,
/*35266*/       OPC_RecordChild1, // #1 = $b
/*35267*/       OPC_MoveChild, 2,
/*35269*/       OPC_CheckCondCode, ISD::SETLT,
/*35271*/       OPC_MoveParent,
/*35272*/       OPC_MoveParent,
/*35273*/       OPC_MoveChild, 1,
/*35275*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35286*/       OPC_MoveParent,
/*35287*/       OPC_MoveParent,
/*35288*/       OPC_RecordChild1, // #2 = $c
/*35289*/       OPC_CheckType, MVT::i1,
/*35291*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35294*/       OPC_EmitInteger, MVT::i32, 0, 
/*35297*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35309*/     /*Scope*/ 51, /*->35361*/
/*35310*/       OPC_RecordChild0, // #0 = $c
/*35311*/       OPC_MoveChild, 1,
/*35313*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35324*/       OPC_MoveParent,
/*35325*/       OPC_MoveParent,
/*35326*/       OPC_MoveChild, 1,
/*35328*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35331*/       OPC_RecordChild0, // #1 = $a
/*35332*/       OPC_CheckChild0Type, MVT::i16,
/*35334*/       OPC_RecordChild1, // #2 = $b
/*35335*/       OPC_MoveChild, 2,
/*35337*/       OPC_CheckCondCode, ISD::SETLT,
/*35339*/       OPC_MoveParent,
/*35340*/       OPC_MoveParent,
/*35341*/       OPC_CheckType, MVT::i1,
/*35343*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35346*/       OPC_EmitInteger, MVT::i32, 0, 
/*35349*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 14
                // Dst: (SETPLTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35361*/     0, /*End of Scope*/
/*35362*/   /*Scope*/ 56, /*->35419*/
/*35363*/     OPC_RecordChild0, // #0 = $c
/*35364*/     OPC_MoveChild, 1,
/*35366*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35369*/     OPC_MoveChild, 0,
/*35371*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35374*/     OPC_RecordChild0, // #1 = $a
/*35375*/     OPC_CheckChild0Type, MVT::i16,
/*35377*/     OPC_RecordChild1, // #2 = $b
/*35378*/     OPC_MoveChild, 2,
/*35380*/     OPC_CheckCondCode, ISD::SETLT,
/*35382*/     OPC_MoveParent,
/*35383*/     OPC_MoveParent,
/*35384*/     OPC_MoveChild, 1,
/*35386*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35397*/     OPC_MoveParent,
/*35398*/     OPC_MoveParent,
/*35399*/     OPC_CheckType, MVT::i1,
/*35401*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35404*/     OPC_EmitInteger, MVT::i32, 0, 
/*35407*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35419*/   /*Scope*/ 35|128,1/*163*/, /*->35584*/
/*35421*/     OPC_MoveChild, 0,
/*35423*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35426*/     OPC_Scope, 51, /*->35479*/ // 3 children in Scope
/*35428*/       OPC_RecordChild0, // #0 = $c
/*35429*/       OPC_MoveChild, 1,
/*35431*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35434*/       OPC_RecordChild0, // #1 = $a
/*35435*/       OPC_CheckChild0Type, MVT::i16,
/*35437*/       OPC_RecordChild1, // #2 = $b
/*35438*/       OPC_MoveChild, 2,
/*35440*/       OPC_CheckCondCode, ISD::SETLE,
/*35442*/       OPC_MoveParent,
/*35443*/       OPC_MoveParent,
/*35444*/       OPC_MoveParent,
/*35445*/       OPC_MoveChild, 1,
/*35447*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35458*/       OPC_MoveParent,
/*35459*/       OPC_CheckType, MVT::i1,
/*35461*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35464*/       OPC_EmitInteger, MVT::i32, 0, 
/*35467*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35479*/     /*Scope*/ 51, /*->35531*/
/*35480*/       OPC_MoveChild, 0,
/*35482*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35485*/       OPC_RecordChild0, // #0 = $a
/*35486*/       OPC_CheckChild0Type, MVT::i16,
/*35488*/       OPC_RecordChild1, // #1 = $b
/*35489*/       OPC_MoveChild, 2,
/*35491*/       OPC_CheckCondCode, ISD::SETLE,
/*35493*/       OPC_MoveParent,
/*35494*/       OPC_MoveParent,
/*35495*/       OPC_MoveChild, 1,
/*35497*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35508*/       OPC_MoveParent,
/*35509*/       OPC_MoveParent,
/*35510*/       OPC_RecordChild1, // #2 = $c
/*35511*/       OPC_CheckType, MVT::i1,
/*35513*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35516*/       OPC_EmitInteger, MVT::i32, 0, 
/*35519*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35531*/     /*Scope*/ 51, /*->35583*/
/*35532*/       OPC_RecordChild0, // #0 = $c
/*35533*/       OPC_MoveChild, 1,
/*35535*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35546*/       OPC_MoveParent,
/*35547*/       OPC_MoveParent,
/*35548*/       OPC_MoveChild, 1,
/*35550*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35553*/       OPC_RecordChild0, // #1 = $a
/*35554*/       OPC_CheckChild0Type, MVT::i16,
/*35556*/       OPC_RecordChild1, // #2 = $b
/*35557*/       OPC_MoveChild, 2,
/*35559*/       OPC_CheckCondCode, ISD::SETLE,
/*35561*/       OPC_MoveParent,
/*35562*/       OPC_MoveParent,
/*35563*/       OPC_CheckType, MVT::i1,
/*35565*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35568*/       OPC_EmitInteger, MVT::i32, 0, 
/*35571*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 14
                // Dst: (SETPLEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35583*/     0, /*End of Scope*/
/*35584*/   /*Scope*/ 56, /*->35641*/
/*35585*/     OPC_RecordChild0, // #0 = $c
/*35586*/     OPC_MoveChild, 1,
/*35588*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35591*/     OPC_MoveChild, 0,
/*35593*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35596*/     OPC_RecordChild0, // #1 = $a
/*35597*/     OPC_CheckChild0Type, MVT::i16,
/*35599*/     OPC_RecordChild1, // #2 = $b
/*35600*/     OPC_MoveChild, 2,
/*35602*/     OPC_CheckCondCode, ISD::SETLE,
/*35604*/     OPC_MoveParent,
/*35605*/     OPC_MoveParent,
/*35606*/     OPC_MoveChild, 1,
/*35608*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35619*/     OPC_MoveParent,
/*35620*/     OPC_MoveParent,
/*35621*/     OPC_CheckType, MVT::i1,
/*35623*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35626*/     OPC_EmitInteger, MVT::i32, 0, 
/*35629*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35641*/   /*Scope*/ 35|128,1/*163*/, /*->35806*/
/*35643*/     OPC_MoveChild, 0,
/*35645*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35648*/     OPC_Scope, 51, /*->35701*/ // 3 children in Scope
/*35650*/       OPC_RecordChild0, // #0 = $c
/*35651*/       OPC_MoveChild, 1,
/*35653*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35656*/       OPC_RecordChild0, // #1 = $a
/*35657*/       OPC_CheckChild0Type, MVT::i16,
/*35659*/       OPC_RecordChild1, // #2 = $b
/*35660*/       OPC_MoveChild, 2,
/*35662*/       OPC_CheckCondCode, ISD::SETGT,
/*35664*/       OPC_MoveParent,
/*35665*/       OPC_MoveParent,
/*35666*/       OPC_MoveParent,
/*35667*/       OPC_MoveChild, 1,
/*35669*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35680*/       OPC_MoveParent,
/*35681*/       OPC_CheckType, MVT::i1,
/*35683*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35686*/       OPC_EmitInteger, MVT::i32, 0, 
/*35689*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35701*/     /*Scope*/ 51, /*->35753*/
/*35702*/       OPC_MoveChild, 0,
/*35704*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35707*/       OPC_RecordChild0, // #0 = $a
/*35708*/       OPC_CheckChild0Type, MVT::i16,
/*35710*/       OPC_RecordChild1, // #1 = $b
/*35711*/       OPC_MoveChild, 2,
/*35713*/       OPC_CheckCondCode, ISD::SETGT,
/*35715*/       OPC_MoveParent,
/*35716*/       OPC_MoveParent,
/*35717*/       OPC_MoveChild, 1,
/*35719*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35730*/       OPC_MoveParent,
/*35731*/       OPC_MoveParent,
/*35732*/       OPC_RecordChild1, // #2 = $c
/*35733*/       OPC_CheckType, MVT::i1,
/*35735*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35738*/       OPC_EmitInteger, MVT::i32, 0, 
/*35741*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35753*/     /*Scope*/ 51, /*->35805*/
/*35754*/       OPC_RecordChild0, // #0 = $c
/*35755*/       OPC_MoveChild, 1,
/*35757*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35768*/       OPC_MoveParent,
/*35769*/       OPC_MoveParent,
/*35770*/       OPC_MoveChild, 1,
/*35772*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35775*/       OPC_RecordChild0, // #1 = $a
/*35776*/       OPC_CheckChild0Type, MVT::i16,
/*35778*/       OPC_RecordChild1, // #2 = $b
/*35779*/       OPC_MoveChild, 2,
/*35781*/       OPC_CheckCondCode, ISD::SETGT,
/*35783*/       OPC_MoveParent,
/*35784*/       OPC_MoveParent,
/*35785*/       OPC_CheckType, MVT::i1,
/*35787*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35790*/       OPC_EmitInteger, MVT::i32, 0, 
/*35793*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 14
                // Dst: (SETPGTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35805*/     0, /*End of Scope*/
/*35806*/   /*Scope*/ 56, /*->35863*/
/*35807*/     OPC_RecordChild0, // #0 = $c
/*35808*/     OPC_MoveChild, 1,
/*35810*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35813*/     OPC_MoveChild, 0,
/*35815*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35818*/     OPC_RecordChild0, // #1 = $a
/*35819*/     OPC_CheckChild0Type, MVT::i16,
/*35821*/     OPC_RecordChild1, // #2 = $b
/*35822*/     OPC_MoveChild, 2,
/*35824*/     OPC_CheckCondCode, ISD::SETGT,
/*35826*/     OPC_MoveParent,
/*35827*/     OPC_MoveParent,
/*35828*/     OPC_MoveChild, 1,
/*35830*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35841*/     OPC_MoveParent,
/*35842*/     OPC_MoveParent,
/*35843*/     OPC_CheckType, MVT::i1,
/*35845*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35848*/     OPC_EmitInteger, MVT::i32, 0, 
/*35851*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35863*/   /*Scope*/ 35|128,1/*163*/, /*->36028*/
/*35865*/     OPC_MoveChild, 0,
/*35867*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*35870*/     OPC_Scope, 51, /*->35923*/ // 3 children in Scope
/*35872*/       OPC_RecordChild0, // #0 = $c
/*35873*/       OPC_MoveChild, 1,
/*35875*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35878*/       OPC_RecordChild0, // #1 = $a
/*35879*/       OPC_CheckChild0Type, MVT::i16,
/*35881*/       OPC_RecordChild1, // #2 = $b
/*35882*/       OPC_MoveChild, 2,
/*35884*/       OPC_CheckCondCode, ISD::SETGE,
/*35886*/       OPC_MoveParent,
/*35887*/       OPC_MoveParent,
/*35888*/       OPC_MoveParent,
/*35889*/       OPC_MoveChild, 1,
/*35891*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35902*/       OPC_MoveParent,
/*35903*/       OPC_CheckType, MVT::i1,
/*35905*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35908*/       OPC_EmitInteger, MVT::i32, 0, 
/*35911*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35923*/     /*Scope*/ 51, /*->35975*/
/*35924*/       OPC_MoveChild, 0,
/*35926*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35929*/       OPC_RecordChild0, // #0 = $a
/*35930*/       OPC_CheckChild0Type, MVT::i16,
/*35932*/       OPC_RecordChild1, // #1 = $b
/*35933*/       OPC_MoveChild, 2,
/*35935*/       OPC_CheckCondCode, ISD::SETGE,
/*35937*/       OPC_MoveParent,
/*35938*/       OPC_MoveParent,
/*35939*/       OPC_MoveChild, 1,
/*35941*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35952*/       OPC_MoveParent,
/*35953*/       OPC_MoveParent,
/*35954*/       OPC_RecordChild1, // #2 = $c
/*35955*/       OPC_CheckType, MVT::i1,
/*35957*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*35960*/       OPC_EmitInteger, MVT::i32, 0, 
/*35963*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*35975*/     /*Scope*/ 51, /*->36027*/
/*35976*/       OPC_RecordChild0, // #0 = $c
/*35977*/       OPC_MoveChild, 1,
/*35979*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35990*/       OPC_MoveParent,
/*35991*/       OPC_MoveParent,
/*35992*/       OPC_MoveChild, 1,
/*35994*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*35997*/       OPC_RecordChild0, // #1 = $a
/*35998*/       OPC_CheckChild0Type, MVT::i16,
/*36000*/       OPC_RecordChild1, // #2 = $b
/*36001*/       OPC_MoveChild, 2,
/*36003*/       OPC_CheckCondCode, ISD::SETGE,
/*36005*/       OPC_MoveParent,
/*36006*/       OPC_MoveParent,
/*36007*/       OPC_CheckType, MVT::i1,
/*36009*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36012*/       OPC_EmitInteger, MVT::i32, 0, 
/*36015*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 14
                // Dst: (SETPGEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*36027*/     0, /*End of Scope*/
/*36028*/   /*Scope*/ 56, /*->36085*/
/*36029*/     OPC_RecordChild0, // #0 = $c
/*36030*/     OPC_MoveChild, 1,
/*36032*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36035*/     OPC_MoveChild, 0,
/*36037*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36040*/     OPC_RecordChild0, // #1 = $a
/*36041*/     OPC_CheckChild0Type, MVT::i16,
/*36043*/     OPC_RecordChild1, // #2 = $b
/*36044*/     OPC_MoveChild, 2,
/*36046*/     OPC_CheckCondCode, ISD::SETGE,
/*36048*/     OPC_MoveParent,
/*36049*/     OPC_MoveParent,
/*36050*/     OPC_MoveChild, 1,
/*36052*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36063*/     OPC_MoveParent,
/*36064*/     OPC_MoveParent,
/*36065*/     OPC_CheckType, MVT::i1,
/*36067*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36070*/     OPC_EmitInteger, MVT::i32, 0, 
/*36073*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEs16rr_xor_not_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*36085*/   /*Scope*/ 35|128,1/*163*/, /*->36250*/
/*36087*/     OPC_MoveChild, 0,
/*36089*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36092*/     OPC_Scope, 51, /*->36145*/ // 3 children in Scope
/*36094*/       OPC_RecordChild0, // #0 = $c
/*36095*/       OPC_MoveChild, 1,
/*36097*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36100*/       OPC_RecordChild0, // #1 = $a
/*36101*/       OPC_CheckChild0Type, MVT::i32,
/*36103*/       OPC_RecordChild1, // #2 = $b
/*36104*/       OPC_MoveChild, 2,
/*36106*/       OPC_CheckCondCode, ISD::SETEQ,
/*36108*/       OPC_MoveParent,
/*36109*/       OPC_MoveParent,
/*36110*/       OPC_MoveParent,
/*36111*/       OPC_MoveChild, 1,
/*36113*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36124*/       OPC_MoveParent,
/*36125*/       OPC_CheckType, MVT::i1,
/*36127*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36130*/       OPC_EmitInteger, MVT::i32, 0, 
/*36133*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36145*/     /*Scope*/ 51, /*->36197*/
/*36146*/       OPC_MoveChild, 0,
/*36148*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36151*/       OPC_RecordChild0, // #0 = $a
/*36152*/       OPC_CheckChild0Type, MVT::i32,
/*36154*/       OPC_RecordChild1, // #1 = $b
/*36155*/       OPC_MoveChild, 2,
/*36157*/       OPC_CheckCondCode, ISD::SETEQ,
/*36159*/       OPC_MoveParent,
/*36160*/       OPC_MoveParent,
/*36161*/       OPC_MoveChild, 1,
/*36163*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36174*/       OPC_MoveParent,
/*36175*/       OPC_MoveParent,
/*36176*/       OPC_RecordChild1, // #2 = $c
/*36177*/       OPC_CheckType, MVT::i1,
/*36179*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36182*/       OPC_EmitInteger, MVT::i32, 0, 
/*36185*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36197*/     /*Scope*/ 51, /*->36249*/
/*36198*/       OPC_RecordChild0, // #0 = $c
/*36199*/       OPC_MoveChild, 1,
/*36201*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36212*/       OPC_MoveParent,
/*36213*/       OPC_MoveParent,
/*36214*/       OPC_MoveChild, 1,
/*36216*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36219*/       OPC_RecordChild0, // #1 = $a
/*36220*/       OPC_CheckChild0Type, MVT::i32,
/*36222*/       OPC_RecordChild1, // #2 = $b
/*36223*/       OPC_MoveChild, 2,
/*36225*/       OPC_CheckCondCode, ISD::SETEQ,
/*36227*/       OPC_MoveParent,
/*36228*/       OPC_MoveParent,
/*36229*/       OPC_CheckType, MVT::i1,
/*36231*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36234*/       OPC_EmitInteger, MVT::i32, 0, 
/*36237*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 14
                // Dst: (SETPEQu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36249*/     0, /*End of Scope*/
/*36250*/   /*Scope*/ 56, /*->36307*/
/*36251*/     OPC_RecordChild0, // #0 = $c
/*36252*/     OPC_MoveChild, 1,
/*36254*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36257*/     OPC_MoveChild, 0,
/*36259*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36262*/     OPC_RecordChild0, // #1 = $a
/*36263*/     OPC_CheckChild0Type, MVT::i32,
/*36265*/     OPC_RecordChild1, // #2 = $b
/*36266*/     OPC_MoveChild, 2,
/*36268*/     OPC_CheckCondCode, ISD::SETEQ,
/*36270*/     OPC_MoveParent,
/*36271*/     OPC_MoveParent,
/*36272*/     OPC_MoveChild, 1,
/*36274*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36285*/     OPC_MoveParent,
/*36286*/     OPC_MoveParent,
/*36287*/     OPC_CheckType, MVT::i1,
/*36289*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36292*/     OPC_EmitInteger, MVT::i32, 0, 
/*36295*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36307*/   /*Scope*/ 35|128,1/*163*/, /*->36472*/
/*36309*/     OPC_MoveChild, 0,
/*36311*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36314*/     OPC_Scope, 51, /*->36367*/ // 3 children in Scope
/*36316*/       OPC_RecordChild0, // #0 = $c
/*36317*/       OPC_MoveChild, 1,
/*36319*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36322*/       OPC_RecordChild0, // #1 = $a
/*36323*/       OPC_CheckChild0Type, MVT::i32,
/*36325*/       OPC_RecordChild1, // #2 = $b
/*36326*/       OPC_MoveChild, 2,
/*36328*/       OPC_CheckCondCode, ISD::SETNE,
/*36330*/       OPC_MoveParent,
/*36331*/       OPC_MoveParent,
/*36332*/       OPC_MoveParent,
/*36333*/       OPC_MoveChild, 1,
/*36335*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36346*/       OPC_MoveParent,
/*36347*/       OPC_CheckType, MVT::i1,
/*36349*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36352*/       OPC_EmitInteger, MVT::i32, 0, 
/*36355*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36367*/     /*Scope*/ 51, /*->36419*/
/*36368*/       OPC_MoveChild, 0,
/*36370*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36373*/       OPC_RecordChild0, // #0 = $a
/*36374*/       OPC_CheckChild0Type, MVT::i32,
/*36376*/       OPC_RecordChild1, // #1 = $b
/*36377*/       OPC_MoveChild, 2,
/*36379*/       OPC_CheckCondCode, ISD::SETNE,
/*36381*/       OPC_MoveParent,
/*36382*/       OPC_MoveParent,
/*36383*/       OPC_MoveChild, 1,
/*36385*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36396*/       OPC_MoveParent,
/*36397*/       OPC_MoveParent,
/*36398*/       OPC_RecordChild1, // #2 = $c
/*36399*/       OPC_CheckType, MVT::i1,
/*36401*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36404*/       OPC_EmitInteger, MVT::i32, 0, 
/*36407*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36419*/     /*Scope*/ 51, /*->36471*/
/*36420*/       OPC_RecordChild0, // #0 = $c
/*36421*/       OPC_MoveChild, 1,
/*36423*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36434*/       OPC_MoveParent,
/*36435*/       OPC_MoveParent,
/*36436*/       OPC_MoveChild, 1,
/*36438*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36441*/       OPC_RecordChild0, // #1 = $a
/*36442*/       OPC_CheckChild0Type, MVT::i32,
/*36444*/       OPC_RecordChild1, // #2 = $b
/*36445*/       OPC_MoveChild, 2,
/*36447*/       OPC_CheckCondCode, ISD::SETNE,
/*36449*/       OPC_MoveParent,
/*36450*/       OPC_MoveParent,
/*36451*/       OPC_CheckType, MVT::i1,
/*36453*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36456*/       OPC_EmitInteger, MVT::i32, 0, 
/*36459*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 14
                // Dst: (SETPNEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36471*/     0, /*End of Scope*/
/*36472*/   /*Scope*/ 56, /*->36529*/
/*36473*/     OPC_RecordChild0, // #0 = $c
/*36474*/     OPC_MoveChild, 1,
/*36476*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36479*/     OPC_MoveChild, 0,
/*36481*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36484*/     OPC_RecordChild0, // #1 = $a
/*36485*/     OPC_CheckChild0Type, MVT::i32,
/*36487*/     OPC_RecordChild1, // #2 = $b
/*36488*/     OPC_MoveChild, 2,
/*36490*/     OPC_CheckCondCode, ISD::SETNE,
/*36492*/     OPC_MoveParent,
/*36493*/     OPC_MoveParent,
/*36494*/     OPC_MoveChild, 1,
/*36496*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36507*/     OPC_MoveParent,
/*36508*/     OPC_MoveParent,
/*36509*/     OPC_CheckType, MVT::i1,
/*36511*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36514*/     OPC_EmitInteger, MVT::i32, 0, 
/*36517*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36529*/   /*Scope*/ 35|128,1/*163*/, /*->36694*/
/*36531*/     OPC_MoveChild, 0,
/*36533*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36536*/     OPC_Scope, 51, /*->36589*/ // 3 children in Scope
/*36538*/       OPC_RecordChild0, // #0 = $c
/*36539*/       OPC_MoveChild, 1,
/*36541*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36544*/       OPC_RecordChild0, // #1 = $a
/*36545*/       OPC_CheckChild0Type, MVT::i32,
/*36547*/       OPC_RecordChild1, // #2 = $b
/*36548*/       OPC_MoveChild, 2,
/*36550*/       OPC_CheckCondCode, ISD::SETULT,
/*36552*/       OPC_MoveParent,
/*36553*/       OPC_MoveParent,
/*36554*/       OPC_MoveParent,
/*36555*/       OPC_MoveChild, 1,
/*36557*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36568*/       OPC_MoveParent,
/*36569*/       OPC_CheckType, MVT::i1,
/*36571*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36574*/       OPC_EmitInteger, MVT::i32, 0, 
/*36577*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36589*/     /*Scope*/ 51, /*->36641*/
/*36590*/       OPC_MoveChild, 0,
/*36592*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36595*/       OPC_RecordChild0, // #0 = $a
/*36596*/       OPC_CheckChild0Type, MVT::i32,
/*36598*/       OPC_RecordChild1, // #1 = $b
/*36599*/       OPC_MoveChild, 2,
/*36601*/       OPC_CheckCondCode, ISD::SETULT,
/*36603*/       OPC_MoveParent,
/*36604*/       OPC_MoveParent,
/*36605*/       OPC_MoveChild, 1,
/*36607*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36618*/       OPC_MoveParent,
/*36619*/       OPC_MoveParent,
/*36620*/       OPC_RecordChild1, // #2 = $c
/*36621*/       OPC_CheckType, MVT::i1,
/*36623*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36626*/       OPC_EmitInteger, MVT::i32, 0, 
/*36629*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36641*/     /*Scope*/ 51, /*->36693*/
/*36642*/       OPC_RecordChild0, // #0 = $c
/*36643*/       OPC_MoveChild, 1,
/*36645*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36656*/       OPC_MoveParent,
/*36657*/       OPC_MoveParent,
/*36658*/       OPC_MoveChild, 1,
/*36660*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36663*/       OPC_RecordChild0, // #1 = $a
/*36664*/       OPC_CheckChild0Type, MVT::i32,
/*36666*/       OPC_RecordChild1, // #2 = $b
/*36667*/       OPC_MoveChild, 2,
/*36669*/       OPC_CheckCondCode, ISD::SETULT,
/*36671*/       OPC_MoveParent,
/*36672*/       OPC_MoveParent,
/*36673*/       OPC_CheckType, MVT::i1,
/*36675*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36678*/       OPC_EmitInteger, MVT::i32, 0, 
/*36681*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 14
                // Dst: (SETPLTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36693*/     0, /*End of Scope*/
/*36694*/   /*Scope*/ 56, /*->36751*/
/*36695*/     OPC_RecordChild0, // #0 = $c
/*36696*/     OPC_MoveChild, 1,
/*36698*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36701*/     OPC_MoveChild, 0,
/*36703*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36706*/     OPC_RecordChild0, // #1 = $a
/*36707*/     OPC_CheckChild0Type, MVT::i32,
/*36709*/     OPC_RecordChild1, // #2 = $b
/*36710*/     OPC_MoveChild, 2,
/*36712*/     OPC_CheckCondCode, ISD::SETULT,
/*36714*/     OPC_MoveParent,
/*36715*/     OPC_MoveParent,
/*36716*/     OPC_MoveChild, 1,
/*36718*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36729*/     OPC_MoveParent,
/*36730*/     OPC_MoveParent,
/*36731*/     OPC_CheckType, MVT::i1,
/*36733*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36736*/     OPC_EmitInteger, MVT::i32, 0, 
/*36739*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36751*/   /*Scope*/ 35|128,1/*163*/, /*->36916*/
/*36753*/     OPC_MoveChild, 0,
/*36755*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36758*/     OPC_Scope, 51, /*->36811*/ // 3 children in Scope
/*36760*/       OPC_RecordChild0, // #0 = $c
/*36761*/       OPC_MoveChild, 1,
/*36763*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36766*/       OPC_RecordChild0, // #1 = $a
/*36767*/       OPC_CheckChild0Type, MVT::i32,
/*36769*/       OPC_RecordChild1, // #2 = $b
/*36770*/       OPC_MoveChild, 2,
/*36772*/       OPC_CheckCondCode, ISD::SETULE,
/*36774*/       OPC_MoveParent,
/*36775*/       OPC_MoveParent,
/*36776*/       OPC_MoveParent,
/*36777*/       OPC_MoveChild, 1,
/*36779*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36790*/       OPC_MoveParent,
/*36791*/       OPC_CheckType, MVT::i1,
/*36793*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36796*/       OPC_EmitInteger, MVT::i32, 0, 
/*36799*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36811*/     /*Scope*/ 51, /*->36863*/
/*36812*/       OPC_MoveChild, 0,
/*36814*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36817*/       OPC_RecordChild0, // #0 = $a
/*36818*/       OPC_CheckChild0Type, MVT::i32,
/*36820*/       OPC_RecordChild1, // #1 = $b
/*36821*/       OPC_MoveChild, 2,
/*36823*/       OPC_CheckCondCode, ISD::SETULE,
/*36825*/       OPC_MoveParent,
/*36826*/       OPC_MoveParent,
/*36827*/       OPC_MoveChild, 1,
/*36829*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36840*/       OPC_MoveParent,
/*36841*/       OPC_MoveParent,
/*36842*/       OPC_RecordChild1, // #2 = $c
/*36843*/       OPC_CheckType, MVT::i1,
/*36845*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36848*/       OPC_EmitInteger, MVT::i32, 0, 
/*36851*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36863*/     /*Scope*/ 51, /*->36915*/
/*36864*/       OPC_RecordChild0, // #0 = $c
/*36865*/       OPC_MoveChild, 1,
/*36867*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36878*/       OPC_MoveParent,
/*36879*/       OPC_MoveParent,
/*36880*/       OPC_MoveChild, 1,
/*36882*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36885*/       OPC_RecordChild0, // #1 = $a
/*36886*/       OPC_CheckChild0Type, MVT::i32,
/*36888*/       OPC_RecordChild1, // #2 = $b
/*36889*/       OPC_MoveChild, 2,
/*36891*/       OPC_CheckCondCode, ISD::SETULE,
/*36893*/       OPC_MoveParent,
/*36894*/       OPC_MoveParent,
/*36895*/       OPC_CheckType, MVT::i1,
/*36897*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36900*/       OPC_EmitInteger, MVT::i32, 0, 
/*36903*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 14
                // Dst: (SETPLEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36915*/     0, /*End of Scope*/
/*36916*/   /*Scope*/ 56, /*->36973*/
/*36917*/     OPC_RecordChild0, // #0 = $c
/*36918*/     OPC_MoveChild, 1,
/*36920*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36923*/     OPC_MoveChild, 0,
/*36925*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36928*/     OPC_RecordChild0, // #1 = $a
/*36929*/     OPC_CheckChild0Type, MVT::i32,
/*36931*/     OPC_RecordChild1, // #2 = $b
/*36932*/     OPC_MoveChild, 2,
/*36934*/     OPC_CheckCondCode, ISD::SETULE,
/*36936*/     OPC_MoveParent,
/*36937*/     OPC_MoveParent,
/*36938*/     OPC_MoveChild, 1,
/*36940*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36951*/     OPC_MoveParent,
/*36952*/     OPC_MoveParent,
/*36953*/     OPC_CheckType, MVT::i1,
/*36955*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*36958*/     OPC_EmitInteger, MVT::i32, 0, 
/*36961*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*36973*/   /*Scope*/ 35|128,1/*163*/, /*->37138*/
/*36975*/     OPC_MoveChild, 0,
/*36977*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*36980*/     OPC_Scope, 51, /*->37033*/ // 3 children in Scope
/*36982*/       OPC_RecordChild0, // #0 = $c
/*36983*/       OPC_MoveChild, 1,
/*36985*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*36988*/       OPC_RecordChild0, // #1 = $a
/*36989*/       OPC_CheckChild0Type, MVT::i32,
/*36991*/       OPC_RecordChild1, // #2 = $b
/*36992*/       OPC_MoveChild, 2,
/*36994*/       OPC_CheckCondCode, ISD::SETUGT,
/*36996*/       OPC_MoveParent,
/*36997*/       OPC_MoveParent,
/*36998*/       OPC_MoveParent,
/*36999*/       OPC_MoveChild, 1,
/*37001*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37012*/       OPC_MoveParent,
/*37013*/       OPC_CheckType, MVT::i1,
/*37015*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37018*/       OPC_EmitInteger, MVT::i32, 0, 
/*37021*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37033*/     /*Scope*/ 51, /*->37085*/
/*37034*/       OPC_MoveChild, 0,
/*37036*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37039*/       OPC_RecordChild0, // #0 = $a
/*37040*/       OPC_CheckChild0Type, MVT::i32,
/*37042*/       OPC_RecordChild1, // #1 = $b
/*37043*/       OPC_MoveChild, 2,
/*37045*/       OPC_CheckCondCode, ISD::SETUGT,
/*37047*/       OPC_MoveParent,
/*37048*/       OPC_MoveParent,
/*37049*/       OPC_MoveChild, 1,
/*37051*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37062*/       OPC_MoveParent,
/*37063*/       OPC_MoveParent,
/*37064*/       OPC_RecordChild1, // #2 = $c
/*37065*/       OPC_CheckType, MVT::i1,
/*37067*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37070*/       OPC_EmitInteger, MVT::i32, 0, 
/*37073*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37085*/     /*Scope*/ 51, /*->37137*/
/*37086*/       OPC_RecordChild0, // #0 = $c
/*37087*/       OPC_MoveChild, 1,
/*37089*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37100*/       OPC_MoveParent,
/*37101*/       OPC_MoveParent,
/*37102*/       OPC_MoveChild, 1,
/*37104*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37107*/       OPC_RecordChild0, // #1 = $a
/*37108*/       OPC_CheckChild0Type, MVT::i32,
/*37110*/       OPC_RecordChild1, // #2 = $b
/*37111*/       OPC_MoveChild, 2,
/*37113*/       OPC_CheckCondCode, ISD::SETUGT,
/*37115*/       OPC_MoveParent,
/*37116*/       OPC_MoveParent,
/*37117*/       OPC_CheckType, MVT::i1,
/*37119*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37122*/       OPC_EmitInteger, MVT::i32, 0, 
/*37125*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 14
                // Dst: (SETPGTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37137*/     0, /*End of Scope*/
/*37138*/   /*Scope*/ 56, /*->37195*/
/*37139*/     OPC_RecordChild0, // #0 = $c
/*37140*/     OPC_MoveChild, 1,
/*37142*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37145*/     OPC_MoveChild, 0,
/*37147*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37150*/     OPC_RecordChild0, // #1 = $a
/*37151*/     OPC_CheckChild0Type, MVT::i32,
/*37153*/     OPC_RecordChild1, // #2 = $b
/*37154*/     OPC_MoveChild, 2,
/*37156*/     OPC_CheckCondCode, ISD::SETUGT,
/*37158*/     OPC_MoveParent,
/*37159*/     OPC_MoveParent,
/*37160*/     OPC_MoveChild, 1,
/*37162*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37173*/     OPC_MoveParent,
/*37174*/     OPC_MoveParent,
/*37175*/     OPC_CheckType, MVT::i1,
/*37177*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37180*/     OPC_EmitInteger, MVT::i32, 0, 
/*37183*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37195*/   /*Scope*/ 35|128,1/*163*/, /*->37360*/
/*37197*/     OPC_MoveChild, 0,
/*37199*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37202*/     OPC_Scope, 51, /*->37255*/ // 3 children in Scope
/*37204*/       OPC_RecordChild0, // #0 = $c
/*37205*/       OPC_MoveChild, 1,
/*37207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37210*/       OPC_RecordChild0, // #1 = $a
/*37211*/       OPC_CheckChild0Type, MVT::i32,
/*37213*/       OPC_RecordChild1, // #2 = $b
/*37214*/       OPC_MoveChild, 2,
/*37216*/       OPC_CheckCondCode, ISD::SETUGE,
/*37218*/       OPC_MoveParent,
/*37219*/       OPC_MoveParent,
/*37220*/       OPC_MoveParent,
/*37221*/       OPC_MoveChild, 1,
/*37223*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37234*/       OPC_MoveParent,
/*37235*/       OPC_CheckType, MVT::i1,
/*37237*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37240*/       OPC_EmitInteger, MVT::i32, 0, 
/*37243*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37255*/     /*Scope*/ 51, /*->37307*/
/*37256*/       OPC_MoveChild, 0,
/*37258*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37261*/       OPC_RecordChild0, // #0 = $a
/*37262*/       OPC_CheckChild0Type, MVT::i32,
/*37264*/       OPC_RecordChild1, // #1 = $b
/*37265*/       OPC_MoveChild, 2,
/*37267*/       OPC_CheckCondCode, ISD::SETUGE,
/*37269*/       OPC_MoveParent,
/*37270*/       OPC_MoveParent,
/*37271*/       OPC_MoveChild, 1,
/*37273*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37284*/       OPC_MoveParent,
/*37285*/       OPC_MoveParent,
/*37286*/       OPC_RecordChild1, // #2 = $c
/*37287*/       OPC_CheckType, MVT::i1,
/*37289*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37292*/       OPC_EmitInteger, MVT::i32, 0, 
/*37295*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37307*/     /*Scope*/ 51, /*->37359*/
/*37308*/       OPC_RecordChild0, // #0 = $c
/*37309*/       OPC_MoveChild, 1,
/*37311*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37322*/       OPC_MoveParent,
/*37323*/       OPC_MoveParent,
/*37324*/       OPC_MoveChild, 1,
/*37326*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37329*/       OPC_RecordChild0, // #1 = $a
/*37330*/       OPC_CheckChild0Type, MVT::i32,
/*37332*/       OPC_RecordChild1, // #2 = $b
/*37333*/       OPC_MoveChild, 2,
/*37335*/       OPC_CheckCondCode, ISD::SETUGE,
/*37337*/       OPC_MoveParent,
/*37338*/       OPC_MoveParent,
/*37339*/       OPC_CheckType, MVT::i1,
/*37341*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37344*/       OPC_EmitInteger, MVT::i32, 0, 
/*37347*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 14
                // Dst: (SETPGEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37359*/     0, /*End of Scope*/
/*37360*/   /*Scope*/ 56, /*->37417*/
/*37361*/     OPC_RecordChild0, // #0 = $c
/*37362*/     OPC_MoveChild, 1,
/*37364*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37367*/     OPC_MoveChild, 0,
/*37369*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37372*/     OPC_RecordChild0, // #1 = $a
/*37373*/     OPC_CheckChild0Type, MVT::i32,
/*37375*/     OPC_RecordChild1, // #2 = $b
/*37376*/     OPC_MoveChild, 2,
/*37378*/     OPC_CheckCondCode, ISD::SETUGE,
/*37380*/     OPC_MoveParent,
/*37381*/     OPC_MoveParent,
/*37382*/     OPC_MoveChild, 1,
/*37384*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37395*/     OPC_MoveParent,
/*37396*/     OPC_MoveParent,
/*37397*/     OPC_CheckType, MVT::i1,
/*37399*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37402*/     OPC_EmitInteger, MVT::i32, 0, 
/*37405*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEu32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37417*/   /*Scope*/ 35|128,1/*163*/, /*->37582*/
/*37419*/     OPC_MoveChild, 0,
/*37421*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37424*/     OPC_Scope, 51, /*->37477*/ // 3 children in Scope
/*37426*/       OPC_RecordChild0, // #0 = $c
/*37427*/       OPC_MoveChild, 1,
/*37429*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37432*/       OPC_RecordChild0, // #1 = $a
/*37433*/       OPC_CheckChild0Type, MVT::i32,
/*37435*/       OPC_RecordChild1, // #2 = $b
/*37436*/       OPC_MoveChild, 2,
/*37438*/       OPC_CheckCondCode, ISD::SETLT,
/*37440*/       OPC_MoveParent,
/*37441*/       OPC_MoveParent,
/*37442*/       OPC_MoveParent,
/*37443*/       OPC_MoveChild, 1,
/*37445*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37456*/       OPC_MoveParent,
/*37457*/       OPC_CheckType, MVT::i1,
/*37459*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37462*/       OPC_EmitInteger, MVT::i32, 0, 
/*37465*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37477*/     /*Scope*/ 51, /*->37529*/
/*37478*/       OPC_MoveChild, 0,
/*37480*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37483*/       OPC_RecordChild0, // #0 = $a
/*37484*/       OPC_CheckChild0Type, MVT::i32,
/*37486*/       OPC_RecordChild1, // #1 = $b
/*37487*/       OPC_MoveChild, 2,
/*37489*/       OPC_CheckCondCode, ISD::SETLT,
/*37491*/       OPC_MoveParent,
/*37492*/       OPC_MoveParent,
/*37493*/       OPC_MoveChild, 1,
/*37495*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37506*/       OPC_MoveParent,
/*37507*/       OPC_MoveParent,
/*37508*/       OPC_RecordChild1, // #2 = $c
/*37509*/       OPC_CheckType, MVT::i1,
/*37511*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37514*/       OPC_EmitInteger, MVT::i32, 0, 
/*37517*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37529*/     /*Scope*/ 51, /*->37581*/
/*37530*/       OPC_RecordChild0, // #0 = $c
/*37531*/       OPC_MoveChild, 1,
/*37533*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37544*/       OPC_MoveParent,
/*37545*/       OPC_MoveParent,
/*37546*/       OPC_MoveChild, 1,
/*37548*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37551*/       OPC_RecordChild0, // #1 = $a
/*37552*/       OPC_CheckChild0Type, MVT::i32,
/*37554*/       OPC_RecordChild1, // #2 = $b
/*37555*/       OPC_MoveChild, 2,
/*37557*/       OPC_CheckCondCode, ISD::SETLT,
/*37559*/       OPC_MoveParent,
/*37560*/       OPC_MoveParent,
/*37561*/       OPC_CheckType, MVT::i1,
/*37563*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37566*/       OPC_EmitInteger, MVT::i32, 0, 
/*37569*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 14
                // Dst: (SETPLTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37581*/     0, /*End of Scope*/
/*37582*/   /*Scope*/ 56, /*->37639*/
/*37583*/     OPC_RecordChild0, // #0 = $c
/*37584*/     OPC_MoveChild, 1,
/*37586*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37589*/     OPC_MoveChild, 0,
/*37591*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37594*/     OPC_RecordChild0, // #1 = $a
/*37595*/     OPC_CheckChild0Type, MVT::i32,
/*37597*/     OPC_RecordChild1, // #2 = $b
/*37598*/     OPC_MoveChild, 2,
/*37600*/     OPC_CheckCondCode, ISD::SETLT,
/*37602*/     OPC_MoveParent,
/*37603*/     OPC_MoveParent,
/*37604*/     OPC_MoveChild, 1,
/*37606*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37617*/     OPC_MoveParent,
/*37618*/     OPC_MoveParent,
/*37619*/     OPC_CheckType, MVT::i1,
/*37621*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37624*/     OPC_EmitInteger, MVT::i32, 0, 
/*37627*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37639*/   /*Scope*/ 35|128,1/*163*/, /*->37804*/
/*37641*/     OPC_MoveChild, 0,
/*37643*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37646*/     OPC_Scope, 51, /*->37699*/ // 3 children in Scope
/*37648*/       OPC_RecordChild0, // #0 = $c
/*37649*/       OPC_MoveChild, 1,
/*37651*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37654*/       OPC_RecordChild0, // #1 = $a
/*37655*/       OPC_CheckChild0Type, MVT::i32,
/*37657*/       OPC_RecordChild1, // #2 = $b
/*37658*/       OPC_MoveChild, 2,
/*37660*/       OPC_CheckCondCode, ISD::SETLE,
/*37662*/       OPC_MoveParent,
/*37663*/       OPC_MoveParent,
/*37664*/       OPC_MoveParent,
/*37665*/       OPC_MoveChild, 1,
/*37667*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37678*/       OPC_MoveParent,
/*37679*/       OPC_CheckType, MVT::i1,
/*37681*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37684*/       OPC_EmitInteger, MVT::i32, 0, 
/*37687*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37699*/     /*Scope*/ 51, /*->37751*/
/*37700*/       OPC_MoveChild, 0,
/*37702*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37705*/       OPC_RecordChild0, // #0 = $a
/*37706*/       OPC_CheckChild0Type, MVT::i32,
/*37708*/       OPC_RecordChild1, // #1 = $b
/*37709*/       OPC_MoveChild, 2,
/*37711*/       OPC_CheckCondCode, ISD::SETLE,
/*37713*/       OPC_MoveParent,
/*37714*/       OPC_MoveParent,
/*37715*/       OPC_MoveChild, 1,
/*37717*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37728*/       OPC_MoveParent,
/*37729*/       OPC_MoveParent,
/*37730*/       OPC_RecordChild1, // #2 = $c
/*37731*/       OPC_CheckType, MVT::i1,
/*37733*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37736*/       OPC_EmitInteger, MVT::i32, 0, 
/*37739*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37751*/     /*Scope*/ 51, /*->37803*/
/*37752*/       OPC_RecordChild0, // #0 = $c
/*37753*/       OPC_MoveChild, 1,
/*37755*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37766*/       OPC_MoveParent,
/*37767*/       OPC_MoveParent,
/*37768*/       OPC_MoveChild, 1,
/*37770*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37773*/       OPC_RecordChild0, // #1 = $a
/*37774*/       OPC_CheckChild0Type, MVT::i32,
/*37776*/       OPC_RecordChild1, // #2 = $b
/*37777*/       OPC_MoveChild, 2,
/*37779*/       OPC_CheckCondCode, ISD::SETLE,
/*37781*/       OPC_MoveParent,
/*37782*/       OPC_MoveParent,
/*37783*/       OPC_CheckType, MVT::i1,
/*37785*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37788*/       OPC_EmitInteger, MVT::i32, 0, 
/*37791*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 14
                // Dst: (SETPLEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37803*/     0, /*End of Scope*/
/*37804*/   /*Scope*/ 56, /*->37861*/
/*37805*/     OPC_RecordChild0, // #0 = $c
/*37806*/     OPC_MoveChild, 1,
/*37808*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37811*/     OPC_MoveChild, 0,
/*37813*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37816*/     OPC_RecordChild0, // #1 = $a
/*37817*/     OPC_CheckChild0Type, MVT::i32,
/*37819*/     OPC_RecordChild1, // #2 = $b
/*37820*/     OPC_MoveChild, 2,
/*37822*/     OPC_CheckCondCode, ISD::SETLE,
/*37824*/     OPC_MoveParent,
/*37825*/     OPC_MoveParent,
/*37826*/     OPC_MoveChild, 1,
/*37828*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37839*/     OPC_MoveParent,
/*37840*/     OPC_MoveParent,
/*37841*/     OPC_CheckType, MVT::i1,
/*37843*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37846*/     OPC_EmitInteger, MVT::i32, 0, 
/*37849*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37861*/   /*Scope*/ 35|128,1/*163*/, /*->38026*/
/*37863*/     OPC_MoveChild, 0,
/*37865*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*37868*/     OPC_Scope, 51, /*->37921*/ // 3 children in Scope
/*37870*/       OPC_RecordChild0, // #0 = $c
/*37871*/       OPC_MoveChild, 1,
/*37873*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37876*/       OPC_RecordChild0, // #1 = $a
/*37877*/       OPC_CheckChild0Type, MVT::i32,
/*37879*/       OPC_RecordChild1, // #2 = $b
/*37880*/       OPC_MoveChild, 2,
/*37882*/       OPC_CheckCondCode, ISD::SETGT,
/*37884*/       OPC_MoveParent,
/*37885*/       OPC_MoveParent,
/*37886*/       OPC_MoveParent,
/*37887*/       OPC_MoveChild, 1,
/*37889*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37900*/       OPC_MoveParent,
/*37901*/       OPC_CheckType, MVT::i1,
/*37903*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37906*/       OPC_EmitInteger, MVT::i32, 0, 
/*37909*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37921*/     /*Scope*/ 51, /*->37973*/
/*37922*/       OPC_MoveChild, 0,
/*37924*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37927*/       OPC_RecordChild0, // #0 = $a
/*37928*/       OPC_CheckChild0Type, MVT::i32,
/*37930*/       OPC_RecordChild1, // #1 = $b
/*37931*/       OPC_MoveChild, 2,
/*37933*/       OPC_CheckCondCode, ISD::SETGT,
/*37935*/       OPC_MoveParent,
/*37936*/       OPC_MoveParent,
/*37937*/       OPC_MoveChild, 1,
/*37939*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37950*/       OPC_MoveParent,
/*37951*/       OPC_MoveParent,
/*37952*/       OPC_RecordChild1, // #2 = $c
/*37953*/       OPC_CheckType, MVT::i1,
/*37955*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*37958*/       OPC_EmitInteger, MVT::i32, 0, 
/*37961*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*37973*/     /*Scope*/ 51, /*->38025*/
/*37974*/       OPC_RecordChild0, // #0 = $c
/*37975*/       OPC_MoveChild, 1,
/*37977*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*37988*/       OPC_MoveParent,
/*37989*/       OPC_MoveParent,
/*37990*/       OPC_MoveChild, 1,
/*37992*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*37995*/       OPC_RecordChild0, // #1 = $a
/*37996*/       OPC_CheckChild0Type, MVT::i32,
/*37998*/       OPC_RecordChild1, // #2 = $b
/*37999*/       OPC_MoveChild, 2,
/*38001*/       OPC_CheckCondCode, ISD::SETGT,
/*38003*/       OPC_MoveParent,
/*38004*/       OPC_MoveParent,
/*38005*/       OPC_CheckType, MVT::i1,
/*38007*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38010*/       OPC_EmitInteger, MVT::i32, 0, 
/*38013*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 14
                // Dst: (SETPGTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38025*/     0, /*End of Scope*/
/*38026*/   /*Scope*/ 56, /*->38083*/
/*38027*/     OPC_RecordChild0, // #0 = $c
/*38028*/     OPC_MoveChild, 1,
/*38030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38033*/     OPC_MoveChild, 0,
/*38035*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38038*/     OPC_RecordChild0, // #1 = $a
/*38039*/     OPC_CheckChild0Type, MVT::i32,
/*38041*/     OPC_RecordChild1, // #2 = $b
/*38042*/     OPC_MoveChild, 2,
/*38044*/     OPC_CheckCondCode, ISD::SETGT,
/*38046*/     OPC_MoveParent,
/*38047*/     OPC_MoveParent,
/*38048*/     OPC_MoveChild, 1,
/*38050*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38061*/     OPC_MoveParent,
/*38062*/     OPC_MoveParent,
/*38063*/     OPC_CheckType, MVT::i1,
/*38065*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38068*/     OPC_EmitInteger, MVT::i32, 0, 
/*38071*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38083*/   /*Scope*/ 35|128,1/*163*/, /*->38248*/
/*38085*/     OPC_MoveChild, 0,
/*38087*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38090*/     OPC_Scope, 51, /*->38143*/ // 3 children in Scope
/*38092*/       OPC_RecordChild0, // #0 = $c
/*38093*/       OPC_MoveChild, 1,
/*38095*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38098*/       OPC_RecordChild0, // #1 = $a
/*38099*/       OPC_CheckChild0Type, MVT::i32,
/*38101*/       OPC_RecordChild1, // #2 = $b
/*38102*/       OPC_MoveChild, 2,
/*38104*/       OPC_CheckCondCode, ISD::SETGE,
/*38106*/       OPC_MoveParent,
/*38107*/       OPC_MoveParent,
/*38108*/       OPC_MoveParent,
/*38109*/       OPC_MoveChild, 1,
/*38111*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38122*/       OPC_MoveParent,
/*38123*/       OPC_CheckType, MVT::i1,
/*38125*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38128*/       OPC_EmitInteger, MVT::i32, 0, 
/*38131*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38143*/     /*Scope*/ 51, /*->38195*/
/*38144*/       OPC_MoveChild, 0,
/*38146*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38149*/       OPC_RecordChild0, // #0 = $a
/*38150*/       OPC_CheckChild0Type, MVT::i32,
/*38152*/       OPC_RecordChild1, // #1 = $b
/*38153*/       OPC_MoveChild, 2,
/*38155*/       OPC_CheckCondCode, ISD::SETGE,
/*38157*/       OPC_MoveParent,
/*38158*/       OPC_MoveParent,
/*38159*/       OPC_MoveChild, 1,
/*38161*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38172*/       OPC_MoveParent,
/*38173*/       OPC_MoveParent,
/*38174*/       OPC_RecordChild1, // #2 = $c
/*38175*/       OPC_CheckType, MVT::i1,
/*38177*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38180*/       OPC_EmitInteger, MVT::i32, 0, 
/*38183*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38195*/     /*Scope*/ 51, /*->38247*/
/*38196*/       OPC_RecordChild0, // #0 = $c
/*38197*/       OPC_MoveChild, 1,
/*38199*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38210*/       OPC_MoveParent,
/*38211*/       OPC_MoveParent,
/*38212*/       OPC_MoveChild, 1,
/*38214*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38217*/       OPC_RecordChild0, // #1 = $a
/*38218*/       OPC_CheckChild0Type, MVT::i32,
/*38220*/       OPC_RecordChild1, // #2 = $b
/*38221*/       OPC_MoveChild, 2,
/*38223*/       OPC_CheckCondCode, ISD::SETGE,
/*38225*/       OPC_MoveParent,
/*38226*/       OPC_MoveParent,
/*38227*/       OPC_CheckType, MVT::i1,
/*38229*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38232*/       OPC_EmitInteger, MVT::i32, 0, 
/*38235*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 14
                // Dst: (SETPGEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38247*/     0, /*End of Scope*/
/*38248*/   /*Scope*/ 56, /*->38305*/
/*38249*/     OPC_RecordChild0, // #0 = $c
/*38250*/     OPC_MoveChild, 1,
/*38252*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38255*/     OPC_MoveChild, 0,
/*38257*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38260*/     OPC_RecordChild0, // #1 = $a
/*38261*/     OPC_CheckChild0Type, MVT::i32,
/*38263*/     OPC_RecordChild1, // #2 = $b
/*38264*/     OPC_MoveChild, 2,
/*38266*/     OPC_CheckCondCode, ISD::SETGE,
/*38268*/     OPC_MoveParent,
/*38269*/     OPC_MoveParent,
/*38270*/     OPC_MoveChild, 1,
/*38272*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38283*/     OPC_MoveParent,
/*38284*/     OPC_MoveParent,
/*38285*/     OPC_CheckType, MVT::i1,
/*38287*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38290*/     OPC_EmitInteger, MVT::i32, 0, 
/*38293*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEs32rr_xor_not_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*38305*/   /*Scope*/ 35|128,1/*163*/, /*->38470*/
/*38307*/     OPC_MoveChild, 0,
/*38309*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38312*/     OPC_Scope, 51, /*->38365*/ // 3 children in Scope
/*38314*/       OPC_RecordChild0, // #0 = $c
/*38315*/       OPC_MoveChild, 1,
/*38317*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38320*/       OPC_RecordChild0, // #1 = $a
/*38321*/       OPC_CheckChild0Type, MVT::i64,
/*38323*/       OPC_RecordChild1, // #2 = $b
/*38324*/       OPC_MoveChild, 2,
/*38326*/       OPC_CheckCondCode, ISD::SETEQ,
/*38328*/       OPC_MoveParent,
/*38329*/       OPC_MoveParent,
/*38330*/       OPC_MoveParent,
/*38331*/       OPC_MoveChild, 1,
/*38333*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38344*/       OPC_MoveParent,
/*38345*/       OPC_CheckType, MVT::i1,
/*38347*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38350*/       OPC_EmitInteger, MVT::i32, 0, 
/*38353*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38365*/     /*Scope*/ 51, /*->38417*/
/*38366*/       OPC_MoveChild, 0,
/*38368*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38371*/       OPC_RecordChild0, // #0 = $a
/*38372*/       OPC_CheckChild0Type, MVT::i64,
/*38374*/       OPC_RecordChild1, // #1 = $b
/*38375*/       OPC_MoveChild, 2,
/*38377*/       OPC_CheckCondCode, ISD::SETEQ,
/*38379*/       OPC_MoveParent,
/*38380*/       OPC_MoveParent,
/*38381*/       OPC_MoveChild, 1,
/*38383*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38394*/       OPC_MoveParent,
/*38395*/       OPC_MoveParent,
/*38396*/       OPC_RecordChild1, // #2 = $c
/*38397*/       OPC_CheckType, MVT::i1,
/*38399*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38402*/       OPC_EmitInteger, MVT::i32, 0, 
/*38405*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38417*/     /*Scope*/ 51, /*->38469*/
/*38418*/       OPC_RecordChild0, // #0 = $c
/*38419*/       OPC_MoveChild, 1,
/*38421*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38432*/       OPC_MoveParent,
/*38433*/       OPC_MoveParent,
/*38434*/       OPC_MoveChild, 1,
/*38436*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38439*/       OPC_RecordChild0, // #1 = $a
/*38440*/       OPC_CheckChild0Type, MVT::i64,
/*38442*/       OPC_RecordChild1, // #2 = $b
/*38443*/       OPC_MoveChild, 2,
/*38445*/       OPC_CheckCondCode, ISD::SETEQ,
/*38447*/       OPC_MoveParent,
/*38448*/       OPC_MoveParent,
/*38449*/       OPC_CheckType, MVT::i1,
/*38451*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38454*/       OPC_EmitInteger, MVT::i32, 0, 
/*38457*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 14
                // Dst: (SETPEQu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38469*/     0, /*End of Scope*/
/*38470*/   /*Scope*/ 56, /*->38527*/
/*38471*/     OPC_RecordChild0, // #0 = $c
/*38472*/     OPC_MoveChild, 1,
/*38474*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38477*/     OPC_MoveChild, 0,
/*38479*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38482*/     OPC_RecordChild0, // #1 = $a
/*38483*/     OPC_CheckChild0Type, MVT::i64,
/*38485*/     OPC_RecordChild1, // #2 = $b
/*38486*/     OPC_MoveChild, 2,
/*38488*/     OPC_CheckCondCode, ISD::SETEQ,
/*38490*/     OPC_MoveParent,
/*38491*/     OPC_MoveParent,
/*38492*/     OPC_MoveChild, 1,
/*38494*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38505*/     OPC_MoveParent,
/*38506*/     OPC_MoveParent,
/*38507*/     OPC_CheckType, MVT::i1,
/*38509*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38512*/     OPC_EmitInteger, MVT::i32, 0, 
/*38515*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38527*/   /*Scope*/ 35|128,1/*163*/, /*->38692*/
/*38529*/     OPC_MoveChild, 0,
/*38531*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38534*/     OPC_Scope, 51, /*->38587*/ // 3 children in Scope
/*38536*/       OPC_RecordChild0, // #0 = $c
/*38537*/       OPC_MoveChild, 1,
/*38539*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38542*/       OPC_RecordChild0, // #1 = $a
/*38543*/       OPC_CheckChild0Type, MVT::i64,
/*38545*/       OPC_RecordChild1, // #2 = $b
/*38546*/       OPC_MoveChild, 2,
/*38548*/       OPC_CheckCondCode, ISD::SETNE,
/*38550*/       OPC_MoveParent,
/*38551*/       OPC_MoveParent,
/*38552*/       OPC_MoveParent,
/*38553*/       OPC_MoveChild, 1,
/*38555*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38566*/       OPC_MoveParent,
/*38567*/       OPC_CheckType, MVT::i1,
/*38569*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38572*/       OPC_EmitInteger, MVT::i32, 0, 
/*38575*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38587*/     /*Scope*/ 51, /*->38639*/
/*38588*/       OPC_MoveChild, 0,
/*38590*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38593*/       OPC_RecordChild0, // #0 = $a
/*38594*/       OPC_CheckChild0Type, MVT::i64,
/*38596*/       OPC_RecordChild1, // #1 = $b
/*38597*/       OPC_MoveChild, 2,
/*38599*/       OPC_CheckCondCode, ISD::SETNE,
/*38601*/       OPC_MoveParent,
/*38602*/       OPC_MoveParent,
/*38603*/       OPC_MoveChild, 1,
/*38605*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38616*/       OPC_MoveParent,
/*38617*/       OPC_MoveParent,
/*38618*/       OPC_RecordChild1, // #2 = $c
/*38619*/       OPC_CheckType, MVT::i1,
/*38621*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38624*/       OPC_EmitInteger, MVT::i32, 0, 
/*38627*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38639*/     /*Scope*/ 51, /*->38691*/
/*38640*/       OPC_RecordChild0, // #0 = $c
/*38641*/       OPC_MoveChild, 1,
/*38643*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38654*/       OPC_MoveParent,
/*38655*/       OPC_MoveParent,
/*38656*/       OPC_MoveChild, 1,
/*38658*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38661*/       OPC_RecordChild0, // #1 = $a
/*38662*/       OPC_CheckChild0Type, MVT::i64,
/*38664*/       OPC_RecordChild1, // #2 = $b
/*38665*/       OPC_MoveChild, 2,
/*38667*/       OPC_CheckCondCode, ISD::SETNE,
/*38669*/       OPC_MoveParent,
/*38670*/       OPC_MoveParent,
/*38671*/       OPC_CheckType, MVT::i1,
/*38673*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38676*/       OPC_EmitInteger, MVT::i32, 0, 
/*38679*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 14
                // Dst: (SETPNEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38691*/     0, /*End of Scope*/
/*38692*/   /*Scope*/ 56, /*->38749*/
/*38693*/     OPC_RecordChild0, // #0 = $c
/*38694*/     OPC_MoveChild, 1,
/*38696*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38699*/     OPC_MoveChild, 0,
/*38701*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38704*/     OPC_RecordChild0, // #1 = $a
/*38705*/     OPC_CheckChild0Type, MVT::i64,
/*38707*/     OPC_RecordChild1, // #2 = $b
/*38708*/     OPC_MoveChild, 2,
/*38710*/     OPC_CheckCondCode, ISD::SETNE,
/*38712*/     OPC_MoveParent,
/*38713*/     OPC_MoveParent,
/*38714*/     OPC_MoveChild, 1,
/*38716*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38727*/     OPC_MoveParent,
/*38728*/     OPC_MoveParent,
/*38729*/     OPC_CheckType, MVT::i1,
/*38731*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38734*/     OPC_EmitInteger, MVT::i32, 0, 
/*38737*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38749*/   /*Scope*/ 35|128,1/*163*/, /*->38914*/
/*38751*/     OPC_MoveChild, 0,
/*38753*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38756*/     OPC_Scope, 51, /*->38809*/ // 3 children in Scope
/*38758*/       OPC_RecordChild0, // #0 = $c
/*38759*/       OPC_MoveChild, 1,
/*38761*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38764*/       OPC_RecordChild0, // #1 = $a
/*38765*/       OPC_CheckChild0Type, MVT::i64,
/*38767*/       OPC_RecordChild1, // #2 = $b
/*38768*/       OPC_MoveChild, 2,
/*38770*/       OPC_CheckCondCode, ISD::SETULT,
/*38772*/       OPC_MoveParent,
/*38773*/       OPC_MoveParent,
/*38774*/       OPC_MoveParent,
/*38775*/       OPC_MoveChild, 1,
/*38777*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38788*/       OPC_MoveParent,
/*38789*/       OPC_CheckType, MVT::i1,
/*38791*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38794*/       OPC_EmitInteger, MVT::i32, 0, 
/*38797*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38809*/     /*Scope*/ 51, /*->38861*/
/*38810*/       OPC_MoveChild, 0,
/*38812*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38815*/       OPC_RecordChild0, // #0 = $a
/*38816*/       OPC_CheckChild0Type, MVT::i64,
/*38818*/       OPC_RecordChild1, // #1 = $b
/*38819*/       OPC_MoveChild, 2,
/*38821*/       OPC_CheckCondCode, ISD::SETULT,
/*38823*/       OPC_MoveParent,
/*38824*/       OPC_MoveParent,
/*38825*/       OPC_MoveChild, 1,
/*38827*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38838*/       OPC_MoveParent,
/*38839*/       OPC_MoveParent,
/*38840*/       OPC_RecordChild1, // #2 = $c
/*38841*/       OPC_CheckType, MVT::i1,
/*38843*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38846*/       OPC_EmitInteger, MVT::i32, 0, 
/*38849*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38861*/     /*Scope*/ 51, /*->38913*/
/*38862*/       OPC_RecordChild0, // #0 = $c
/*38863*/       OPC_MoveChild, 1,
/*38865*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38876*/       OPC_MoveParent,
/*38877*/       OPC_MoveParent,
/*38878*/       OPC_MoveChild, 1,
/*38880*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38883*/       OPC_RecordChild0, // #1 = $a
/*38884*/       OPC_CheckChild0Type, MVT::i64,
/*38886*/       OPC_RecordChild1, // #2 = $b
/*38887*/       OPC_MoveChild, 2,
/*38889*/       OPC_CheckCondCode, ISD::SETULT,
/*38891*/       OPC_MoveParent,
/*38892*/       OPC_MoveParent,
/*38893*/       OPC_CheckType, MVT::i1,
/*38895*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38898*/       OPC_EmitInteger, MVT::i32, 0, 
/*38901*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 14
                // Dst: (SETPLTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38913*/     0, /*End of Scope*/
/*38914*/   /*Scope*/ 56, /*->38971*/
/*38915*/     OPC_RecordChild0, // #0 = $c
/*38916*/     OPC_MoveChild, 1,
/*38918*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38921*/     OPC_MoveChild, 0,
/*38923*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38926*/     OPC_RecordChild0, // #1 = $a
/*38927*/     OPC_CheckChild0Type, MVT::i64,
/*38929*/     OPC_RecordChild1, // #2 = $b
/*38930*/     OPC_MoveChild, 2,
/*38932*/     OPC_CheckCondCode, ISD::SETULT,
/*38934*/     OPC_MoveParent,
/*38935*/     OPC_MoveParent,
/*38936*/     OPC_MoveChild, 1,
/*38938*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*38949*/     OPC_MoveParent,
/*38950*/     OPC_MoveParent,
/*38951*/     OPC_CheckType, MVT::i1,
/*38953*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*38956*/     OPC_EmitInteger, MVT::i32, 0, 
/*38959*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*38971*/   /*Scope*/ 35|128,1/*163*/, /*->39136*/
/*38973*/     OPC_MoveChild, 0,
/*38975*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*38978*/     OPC_Scope, 51, /*->39031*/ // 3 children in Scope
/*38980*/       OPC_RecordChild0, // #0 = $c
/*38981*/       OPC_MoveChild, 1,
/*38983*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*38986*/       OPC_RecordChild0, // #1 = $a
/*38987*/       OPC_CheckChild0Type, MVT::i64,
/*38989*/       OPC_RecordChild1, // #2 = $b
/*38990*/       OPC_MoveChild, 2,
/*38992*/       OPC_CheckCondCode, ISD::SETULE,
/*38994*/       OPC_MoveParent,
/*38995*/       OPC_MoveParent,
/*38996*/       OPC_MoveParent,
/*38997*/       OPC_MoveChild, 1,
/*38999*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39010*/       OPC_MoveParent,
/*39011*/       OPC_CheckType, MVT::i1,
/*39013*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39016*/       OPC_EmitInteger, MVT::i32, 0, 
/*39019*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39031*/     /*Scope*/ 51, /*->39083*/
/*39032*/       OPC_MoveChild, 0,
/*39034*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39037*/       OPC_RecordChild0, // #0 = $a
/*39038*/       OPC_CheckChild0Type, MVT::i64,
/*39040*/       OPC_RecordChild1, // #1 = $b
/*39041*/       OPC_MoveChild, 2,
/*39043*/       OPC_CheckCondCode, ISD::SETULE,
/*39045*/       OPC_MoveParent,
/*39046*/       OPC_MoveParent,
/*39047*/       OPC_MoveChild, 1,
/*39049*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39060*/       OPC_MoveParent,
/*39061*/       OPC_MoveParent,
/*39062*/       OPC_RecordChild1, // #2 = $c
/*39063*/       OPC_CheckType, MVT::i1,
/*39065*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39068*/       OPC_EmitInteger, MVT::i32, 0, 
/*39071*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39083*/     /*Scope*/ 51, /*->39135*/
/*39084*/       OPC_RecordChild0, // #0 = $c
/*39085*/       OPC_MoveChild, 1,
/*39087*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39098*/       OPC_MoveParent,
/*39099*/       OPC_MoveParent,
/*39100*/       OPC_MoveChild, 1,
/*39102*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39105*/       OPC_RecordChild0, // #1 = $a
/*39106*/       OPC_CheckChild0Type, MVT::i64,
/*39108*/       OPC_RecordChild1, // #2 = $b
/*39109*/       OPC_MoveChild, 2,
/*39111*/       OPC_CheckCondCode, ISD::SETULE,
/*39113*/       OPC_MoveParent,
/*39114*/       OPC_MoveParent,
/*39115*/       OPC_CheckType, MVT::i1,
/*39117*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39120*/       OPC_EmitInteger, MVT::i32, 0, 
/*39123*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 14
                // Dst: (SETPLEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39135*/     0, /*End of Scope*/
/*39136*/   /*Scope*/ 56, /*->39193*/
/*39137*/     OPC_RecordChild0, // #0 = $c
/*39138*/     OPC_MoveChild, 1,
/*39140*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39143*/     OPC_MoveChild, 0,
/*39145*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39148*/     OPC_RecordChild0, // #1 = $a
/*39149*/     OPC_CheckChild0Type, MVT::i64,
/*39151*/     OPC_RecordChild1, // #2 = $b
/*39152*/     OPC_MoveChild, 2,
/*39154*/     OPC_CheckCondCode, ISD::SETULE,
/*39156*/     OPC_MoveParent,
/*39157*/     OPC_MoveParent,
/*39158*/     OPC_MoveChild, 1,
/*39160*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39171*/     OPC_MoveParent,
/*39172*/     OPC_MoveParent,
/*39173*/     OPC_CheckType, MVT::i1,
/*39175*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39178*/     OPC_EmitInteger, MVT::i32, 0, 
/*39181*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39193*/   /*Scope*/ 35|128,1/*163*/, /*->39358*/
/*39195*/     OPC_MoveChild, 0,
/*39197*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39200*/     OPC_Scope, 51, /*->39253*/ // 3 children in Scope
/*39202*/       OPC_RecordChild0, // #0 = $c
/*39203*/       OPC_MoveChild, 1,
/*39205*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39208*/       OPC_RecordChild0, // #1 = $a
/*39209*/       OPC_CheckChild0Type, MVT::i64,
/*39211*/       OPC_RecordChild1, // #2 = $b
/*39212*/       OPC_MoveChild, 2,
/*39214*/       OPC_CheckCondCode, ISD::SETUGT,
/*39216*/       OPC_MoveParent,
/*39217*/       OPC_MoveParent,
/*39218*/       OPC_MoveParent,
/*39219*/       OPC_MoveChild, 1,
/*39221*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39232*/       OPC_MoveParent,
/*39233*/       OPC_CheckType, MVT::i1,
/*39235*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39238*/       OPC_EmitInteger, MVT::i32, 0, 
/*39241*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39253*/     /*Scope*/ 51, /*->39305*/
/*39254*/       OPC_MoveChild, 0,
/*39256*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39259*/       OPC_RecordChild0, // #0 = $a
/*39260*/       OPC_CheckChild0Type, MVT::i64,
/*39262*/       OPC_RecordChild1, // #1 = $b
/*39263*/       OPC_MoveChild, 2,
/*39265*/       OPC_CheckCondCode, ISD::SETUGT,
/*39267*/       OPC_MoveParent,
/*39268*/       OPC_MoveParent,
/*39269*/       OPC_MoveChild, 1,
/*39271*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39282*/       OPC_MoveParent,
/*39283*/       OPC_MoveParent,
/*39284*/       OPC_RecordChild1, // #2 = $c
/*39285*/       OPC_CheckType, MVT::i1,
/*39287*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39290*/       OPC_EmitInteger, MVT::i32, 0, 
/*39293*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39305*/     /*Scope*/ 51, /*->39357*/
/*39306*/       OPC_RecordChild0, // #0 = $c
/*39307*/       OPC_MoveChild, 1,
/*39309*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39320*/       OPC_MoveParent,
/*39321*/       OPC_MoveParent,
/*39322*/       OPC_MoveChild, 1,
/*39324*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39327*/       OPC_RecordChild0, // #1 = $a
/*39328*/       OPC_CheckChild0Type, MVT::i64,
/*39330*/       OPC_RecordChild1, // #2 = $b
/*39331*/       OPC_MoveChild, 2,
/*39333*/       OPC_CheckCondCode, ISD::SETUGT,
/*39335*/       OPC_MoveParent,
/*39336*/       OPC_MoveParent,
/*39337*/       OPC_CheckType, MVT::i1,
/*39339*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39342*/       OPC_EmitInteger, MVT::i32, 0, 
/*39345*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 14
                // Dst: (SETPGTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39357*/     0, /*End of Scope*/
/*39358*/   /*Scope*/ 56, /*->39415*/
/*39359*/     OPC_RecordChild0, // #0 = $c
/*39360*/     OPC_MoveChild, 1,
/*39362*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39365*/     OPC_MoveChild, 0,
/*39367*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39370*/     OPC_RecordChild0, // #1 = $a
/*39371*/     OPC_CheckChild0Type, MVT::i64,
/*39373*/     OPC_RecordChild1, // #2 = $b
/*39374*/     OPC_MoveChild, 2,
/*39376*/     OPC_CheckCondCode, ISD::SETUGT,
/*39378*/     OPC_MoveParent,
/*39379*/     OPC_MoveParent,
/*39380*/     OPC_MoveChild, 1,
/*39382*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39393*/     OPC_MoveParent,
/*39394*/     OPC_MoveParent,
/*39395*/     OPC_CheckType, MVT::i1,
/*39397*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39400*/     OPC_EmitInteger, MVT::i32, 0, 
/*39403*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39415*/   /*Scope*/ 35|128,1/*163*/, /*->39580*/
/*39417*/     OPC_MoveChild, 0,
/*39419*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39422*/     OPC_Scope, 51, /*->39475*/ // 3 children in Scope
/*39424*/       OPC_RecordChild0, // #0 = $c
/*39425*/       OPC_MoveChild, 1,
/*39427*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39430*/       OPC_RecordChild0, // #1 = $a
/*39431*/       OPC_CheckChild0Type, MVT::i64,
/*39433*/       OPC_RecordChild1, // #2 = $b
/*39434*/       OPC_MoveChild, 2,
/*39436*/       OPC_CheckCondCode, ISD::SETUGE,
/*39438*/       OPC_MoveParent,
/*39439*/       OPC_MoveParent,
/*39440*/       OPC_MoveParent,
/*39441*/       OPC_MoveChild, 1,
/*39443*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39454*/       OPC_MoveParent,
/*39455*/       OPC_CheckType, MVT::i1,
/*39457*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39460*/       OPC_EmitInteger, MVT::i32, 0, 
/*39463*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39475*/     /*Scope*/ 51, /*->39527*/
/*39476*/       OPC_MoveChild, 0,
/*39478*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39481*/       OPC_RecordChild0, // #0 = $a
/*39482*/       OPC_CheckChild0Type, MVT::i64,
/*39484*/       OPC_RecordChild1, // #1 = $b
/*39485*/       OPC_MoveChild, 2,
/*39487*/       OPC_CheckCondCode, ISD::SETUGE,
/*39489*/       OPC_MoveParent,
/*39490*/       OPC_MoveParent,
/*39491*/       OPC_MoveChild, 1,
/*39493*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39504*/       OPC_MoveParent,
/*39505*/       OPC_MoveParent,
/*39506*/       OPC_RecordChild1, // #2 = $c
/*39507*/       OPC_CheckType, MVT::i1,
/*39509*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39512*/       OPC_EmitInteger, MVT::i32, 0, 
/*39515*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39527*/     /*Scope*/ 51, /*->39579*/
/*39528*/       OPC_RecordChild0, // #0 = $c
/*39529*/       OPC_MoveChild, 1,
/*39531*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39542*/       OPC_MoveParent,
/*39543*/       OPC_MoveParent,
/*39544*/       OPC_MoveChild, 1,
/*39546*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39549*/       OPC_RecordChild0, // #1 = $a
/*39550*/       OPC_CheckChild0Type, MVT::i64,
/*39552*/       OPC_RecordChild1, // #2 = $b
/*39553*/       OPC_MoveChild, 2,
/*39555*/       OPC_CheckCondCode, ISD::SETUGE,
/*39557*/       OPC_MoveParent,
/*39558*/       OPC_MoveParent,
/*39559*/       OPC_CheckType, MVT::i1,
/*39561*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39564*/       OPC_EmitInteger, MVT::i32, 0, 
/*39567*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 14
                // Dst: (SETPGEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39579*/     0, /*End of Scope*/
/*39580*/   /*Scope*/ 56, /*->39637*/
/*39581*/     OPC_RecordChild0, // #0 = $c
/*39582*/     OPC_MoveChild, 1,
/*39584*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39587*/     OPC_MoveChild, 0,
/*39589*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39592*/     OPC_RecordChild0, // #1 = $a
/*39593*/     OPC_CheckChild0Type, MVT::i64,
/*39595*/     OPC_RecordChild1, // #2 = $b
/*39596*/     OPC_MoveChild, 2,
/*39598*/     OPC_CheckCondCode, ISD::SETUGE,
/*39600*/     OPC_MoveParent,
/*39601*/     OPC_MoveParent,
/*39602*/     OPC_MoveChild, 1,
/*39604*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39615*/     OPC_MoveParent,
/*39616*/     OPC_MoveParent,
/*39617*/     OPC_CheckType, MVT::i1,
/*39619*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39622*/     OPC_EmitInteger, MVT::i32, 0, 
/*39625*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEu64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39637*/   /*Scope*/ 35|128,1/*163*/, /*->39802*/
/*39639*/     OPC_MoveChild, 0,
/*39641*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39644*/     OPC_Scope, 51, /*->39697*/ // 3 children in Scope
/*39646*/       OPC_RecordChild0, // #0 = $c
/*39647*/       OPC_MoveChild, 1,
/*39649*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39652*/       OPC_RecordChild0, // #1 = $a
/*39653*/       OPC_CheckChild0Type, MVT::i64,
/*39655*/       OPC_RecordChild1, // #2 = $b
/*39656*/       OPC_MoveChild, 2,
/*39658*/       OPC_CheckCondCode, ISD::SETLT,
/*39660*/       OPC_MoveParent,
/*39661*/       OPC_MoveParent,
/*39662*/       OPC_MoveParent,
/*39663*/       OPC_MoveChild, 1,
/*39665*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39676*/       OPC_MoveParent,
/*39677*/       OPC_CheckType, MVT::i1,
/*39679*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39682*/       OPC_EmitInteger, MVT::i32, 0, 
/*39685*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39697*/     /*Scope*/ 51, /*->39749*/
/*39698*/       OPC_MoveChild, 0,
/*39700*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39703*/       OPC_RecordChild0, // #0 = $a
/*39704*/       OPC_CheckChild0Type, MVT::i64,
/*39706*/       OPC_RecordChild1, // #1 = $b
/*39707*/       OPC_MoveChild, 2,
/*39709*/       OPC_CheckCondCode, ISD::SETLT,
/*39711*/       OPC_MoveParent,
/*39712*/       OPC_MoveParent,
/*39713*/       OPC_MoveChild, 1,
/*39715*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39726*/       OPC_MoveParent,
/*39727*/       OPC_MoveParent,
/*39728*/       OPC_RecordChild1, // #2 = $c
/*39729*/       OPC_CheckType, MVT::i1,
/*39731*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39734*/       OPC_EmitInteger, MVT::i32, 0, 
/*39737*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39749*/     /*Scope*/ 51, /*->39801*/
/*39750*/       OPC_RecordChild0, // #0 = $c
/*39751*/       OPC_MoveChild, 1,
/*39753*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39764*/       OPC_MoveParent,
/*39765*/       OPC_MoveParent,
/*39766*/       OPC_MoveChild, 1,
/*39768*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39771*/       OPC_RecordChild0, // #1 = $a
/*39772*/       OPC_CheckChild0Type, MVT::i64,
/*39774*/       OPC_RecordChild1, // #2 = $b
/*39775*/       OPC_MoveChild, 2,
/*39777*/       OPC_CheckCondCode, ISD::SETLT,
/*39779*/       OPC_MoveParent,
/*39780*/       OPC_MoveParent,
/*39781*/       OPC_CheckType, MVT::i1,
/*39783*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39786*/       OPC_EmitInteger, MVT::i32, 0, 
/*39789*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 14
                // Dst: (SETPLTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39801*/     0, /*End of Scope*/
/*39802*/   /*Scope*/ 56, /*->39859*/
/*39803*/     OPC_RecordChild0, // #0 = $c
/*39804*/     OPC_MoveChild, 1,
/*39806*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39809*/     OPC_MoveChild, 0,
/*39811*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39814*/     OPC_RecordChild0, // #1 = $a
/*39815*/     OPC_CheckChild0Type, MVT::i64,
/*39817*/     OPC_RecordChild1, // #2 = $b
/*39818*/     OPC_MoveChild, 2,
/*39820*/     OPC_CheckCondCode, ISD::SETLT,
/*39822*/     OPC_MoveParent,
/*39823*/     OPC_MoveParent,
/*39824*/     OPC_MoveChild, 1,
/*39826*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39837*/     OPC_MoveParent,
/*39838*/     OPC_MoveParent,
/*39839*/     OPC_CheckType, MVT::i1,
/*39841*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39844*/     OPC_EmitInteger, MVT::i32, 0, 
/*39847*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39859*/   /*Scope*/ 35|128,1/*163*/, /*->40024*/
/*39861*/     OPC_MoveChild, 0,
/*39863*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*39866*/     OPC_Scope, 51, /*->39919*/ // 3 children in Scope
/*39868*/       OPC_RecordChild0, // #0 = $c
/*39869*/       OPC_MoveChild, 1,
/*39871*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39874*/       OPC_RecordChild0, // #1 = $a
/*39875*/       OPC_CheckChild0Type, MVT::i64,
/*39877*/       OPC_RecordChild1, // #2 = $b
/*39878*/       OPC_MoveChild, 2,
/*39880*/       OPC_CheckCondCode, ISD::SETLE,
/*39882*/       OPC_MoveParent,
/*39883*/       OPC_MoveParent,
/*39884*/       OPC_MoveParent,
/*39885*/       OPC_MoveChild, 1,
/*39887*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39898*/       OPC_MoveParent,
/*39899*/       OPC_CheckType, MVT::i1,
/*39901*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39904*/       OPC_EmitInteger, MVT::i32, 0, 
/*39907*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39919*/     /*Scope*/ 51, /*->39971*/
/*39920*/       OPC_MoveChild, 0,
/*39922*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39925*/       OPC_RecordChild0, // #0 = $a
/*39926*/       OPC_CheckChild0Type, MVT::i64,
/*39928*/       OPC_RecordChild1, // #1 = $b
/*39929*/       OPC_MoveChild, 2,
/*39931*/       OPC_CheckCondCode, ISD::SETLE,
/*39933*/       OPC_MoveParent,
/*39934*/       OPC_MoveParent,
/*39935*/       OPC_MoveChild, 1,
/*39937*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39948*/       OPC_MoveParent,
/*39949*/       OPC_MoveParent,
/*39950*/       OPC_RecordChild1, // #2 = $c
/*39951*/       OPC_CheckType, MVT::i1,
/*39953*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*39956*/       OPC_EmitInteger, MVT::i32, 0, 
/*39959*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*39971*/     /*Scope*/ 51, /*->40023*/
/*39972*/       OPC_RecordChild0, // #0 = $c
/*39973*/       OPC_MoveChild, 1,
/*39975*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*39986*/       OPC_MoveParent,
/*39987*/       OPC_MoveParent,
/*39988*/       OPC_MoveChild, 1,
/*39990*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*39993*/       OPC_RecordChild0, // #1 = $a
/*39994*/       OPC_CheckChild0Type, MVT::i64,
/*39996*/       OPC_RecordChild1, // #2 = $b
/*39997*/       OPC_MoveChild, 2,
/*39999*/       OPC_CheckCondCode, ISD::SETLE,
/*40001*/       OPC_MoveParent,
/*40002*/       OPC_MoveParent,
/*40003*/       OPC_CheckType, MVT::i1,
/*40005*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40008*/       OPC_EmitInteger, MVT::i32, 0, 
/*40011*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 14
                // Dst: (SETPLEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40023*/     0, /*End of Scope*/
/*40024*/   /*Scope*/ 56, /*->40081*/
/*40025*/     OPC_RecordChild0, // #0 = $c
/*40026*/     OPC_MoveChild, 1,
/*40028*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40031*/     OPC_MoveChild, 0,
/*40033*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40036*/     OPC_RecordChild0, // #1 = $a
/*40037*/     OPC_CheckChild0Type, MVT::i64,
/*40039*/     OPC_RecordChild1, // #2 = $b
/*40040*/     OPC_MoveChild, 2,
/*40042*/     OPC_CheckCondCode, ISD::SETLE,
/*40044*/     OPC_MoveParent,
/*40045*/     OPC_MoveParent,
/*40046*/     OPC_MoveChild, 1,
/*40048*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40059*/     OPC_MoveParent,
/*40060*/     OPC_MoveParent,
/*40061*/     OPC_CheckType, MVT::i1,
/*40063*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40066*/     OPC_EmitInteger, MVT::i32, 0, 
/*40069*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40081*/   /*Scope*/ 35|128,1/*163*/, /*->40246*/
/*40083*/     OPC_MoveChild, 0,
/*40085*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40088*/     OPC_Scope, 51, /*->40141*/ // 3 children in Scope
/*40090*/       OPC_RecordChild0, // #0 = $c
/*40091*/       OPC_MoveChild, 1,
/*40093*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40096*/       OPC_RecordChild0, // #1 = $a
/*40097*/       OPC_CheckChild0Type, MVT::i64,
/*40099*/       OPC_RecordChild1, // #2 = $b
/*40100*/       OPC_MoveChild, 2,
/*40102*/       OPC_CheckCondCode, ISD::SETGT,
/*40104*/       OPC_MoveParent,
/*40105*/       OPC_MoveParent,
/*40106*/       OPC_MoveParent,
/*40107*/       OPC_MoveChild, 1,
/*40109*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40120*/       OPC_MoveParent,
/*40121*/       OPC_CheckType, MVT::i1,
/*40123*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40126*/       OPC_EmitInteger, MVT::i32, 0, 
/*40129*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40141*/     /*Scope*/ 51, /*->40193*/
/*40142*/       OPC_MoveChild, 0,
/*40144*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40147*/       OPC_RecordChild0, // #0 = $a
/*40148*/       OPC_CheckChild0Type, MVT::i64,
/*40150*/       OPC_RecordChild1, // #1 = $b
/*40151*/       OPC_MoveChild, 2,
/*40153*/       OPC_CheckCondCode, ISD::SETGT,
/*40155*/       OPC_MoveParent,
/*40156*/       OPC_MoveParent,
/*40157*/       OPC_MoveChild, 1,
/*40159*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40170*/       OPC_MoveParent,
/*40171*/       OPC_MoveParent,
/*40172*/       OPC_RecordChild1, // #2 = $c
/*40173*/       OPC_CheckType, MVT::i1,
/*40175*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40178*/       OPC_EmitInteger, MVT::i32, 0, 
/*40181*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40193*/     /*Scope*/ 51, /*->40245*/
/*40194*/       OPC_RecordChild0, // #0 = $c
/*40195*/       OPC_MoveChild, 1,
/*40197*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40208*/       OPC_MoveParent,
/*40209*/       OPC_MoveParent,
/*40210*/       OPC_MoveChild, 1,
/*40212*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40215*/       OPC_RecordChild0, // #1 = $a
/*40216*/       OPC_CheckChild0Type, MVT::i64,
/*40218*/       OPC_RecordChild1, // #2 = $b
/*40219*/       OPC_MoveChild, 2,
/*40221*/       OPC_CheckCondCode, ISD::SETGT,
/*40223*/       OPC_MoveParent,
/*40224*/       OPC_MoveParent,
/*40225*/       OPC_CheckType, MVT::i1,
/*40227*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40230*/       OPC_EmitInteger, MVT::i32, 0, 
/*40233*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 14
                // Dst: (SETPGTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40245*/     0, /*End of Scope*/
/*40246*/   /*Scope*/ 56, /*->40303*/
/*40247*/     OPC_RecordChild0, // #0 = $c
/*40248*/     OPC_MoveChild, 1,
/*40250*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40253*/     OPC_MoveChild, 0,
/*40255*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40258*/     OPC_RecordChild0, // #1 = $a
/*40259*/     OPC_CheckChild0Type, MVT::i64,
/*40261*/     OPC_RecordChild1, // #2 = $b
/*40262*/     OPC_MoveChild, 2,
/*40264*/     OPC_CheckCondCode, ISD::SETGT,
/*40266*/     OPC_MoveParent,
/*40267*/     OPC_MoveParent,
/*40268*/     OPC_MoveChild, 1,
/*40270*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40281*/     OPC_MoveParent,
/*40282*/     OPC_MoveParent,
/*40283*/     OPC_CheckType, MVT::i1,
/*40285*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40288*/     OPC_EmitInteger, MVT::i32, 0, 
/*40291*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40303*/   /*Scope*/ 35|128,1/*163*/, /*->40468*/
/*40305*/     OPC_MoveChild, 0,
/*40307*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40310*/     OPC_Scope, 51, /*->40363*/ // 3 children in Scope
/*40312*/       OPC_RecordChild0, // #0 = $c
/*40313*/       OPC_MoveChild, 1,
/*40315*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40318*/       OPC_RecordChild0, // #1 = $a
/*40319*/       OPC_CheckChild0Type, MVT::i64,
/*40321*/       OPC_RecordChild1, // #2 = $b
/*40322*/       OPC_MoveChild, 2,
/*40324*/       OPC_CheckCondCode, ISD::SETGE,
/*40326*/       OPC_MoveParent,
/*40327*/       OPC_MoveParent,
/*40328*/       OPC_MoveParent,
/*40329*/       OPC_MoveChild, 1,
/*40331*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40342*/       OPC_MoveParent,
/*40343*/       OPC_CheckType, MVT::i1,
/*40345*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40348*/       OPC_EmitInteger, MVT::i32, 0, 
/*40351*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40363*/     /*Scope*/ 51, /*->40415*/
/*40364*/       OPC_MoveChild, 0,
/*40366*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40369*/       OPC_RecordChild0, // #0 = $a
/*40370*/       OPC_CheckChild0Type, MVT::i64,
/*40372*/       OPC_RecordChild1, // #1 = $b
/*40373*/       OPC_MoveChild, 2,
/*40375*/       OPC_CheckCondCode, ISD::SETGE,
/*40377*/       OPC_MoveParent,
/*40378*/       OPC_MoveParent,
/*40379*/       OPC_MoveChild, 1,
/*40381*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40392*/       OPC_MoveParent,
/*40393*/       OPC_MoveParent,
/*40394*/       OPC_RecordChild1, // #2 = $c
/*40395*/       OPC_CheckType, MVT::i1,
/*40397*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40400*/       OPC_EmitInteger, MVT::i32, 0, 
/*40403*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40415*/     /*Scope*/ 51, /*->40467*/
/*40416*/       OPC_RecordChild0, // #0 = $c
/*40417*/       OPC_MoveChild, 1,
/*40419*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40430*/       OPC_MoveParent,
/*40431*/       OPC_MoveParent,
/*40432*/       OPC_MoveChild, 1,
/*40434*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40437*/       OPC_RecordChild0, // #1 = $a
/*40438*/       OPC_CheckChild0Type, MVT::i64,
/*40440*/       OPC_RecordChild1, // #2 = $b
/*40441*/       OPC_MoveChild, 2,
/*40443*/       OPC_CheckCondCode, ISD::SETGE,
/*40445*/       OPC_MoveParent,
/*40446*/       OPC_MoveParent,
/*40447*/       OPC_CheckType, MVT::i1,
/*40449*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40452*/       OPC_EmitInteger, MVT::i32, 0, 
/*40455*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_not_r), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 14
                // Dst: (SETPGEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40467*/     0, /*End of Scope*/
/*40468*/   /*Scope*/ 56, /*->40525*/
/*40469*/     OPC_RecordChild0, // #0 = $c
/*40470*/     OPC_MoveChild, 1,
/*40472*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40475*/     OPC_MoveChild, 0,
/*40477*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40480*/     OPC_RecordChild0, // #1 = $a
/*40481*/     OPC_CheckChild0Type, MVT::i64,
/*40483*/     OPC_RecordChild1, // #2 = $b
/*40484*/     OPC_MoveChild, 2,
/*40486*/     OPC_CheckCondCode, ISD::SETGE,
/*40488*/     OPC_MoveParent,
/*40489*/     OPC_MoveParent,
/*40490*/     OPC_MoveChild, 1,
/*40492*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40503*/     OPC_MoveParent,
/*40504*/     OPC_MoveParent,
/*40505*/     OPC_CheckType, MVT::i1,
/*40507*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40510*/     OPC_EmitInteger, MVT::i32, 0, 
/*40513*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_not_r), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEs64rr_xor_not_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*40525*/   /*Scope*/ 35|128,1/*163*/, /*->40690*/
/*40527*/     OPC_MoveChild, 0,
/*40529*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40532*/     OPC_Scope, 51, /*->40585*/ // 3 children in Scope
/*40534*/       OPC_RecordChild0, // #0 = $c
/*40535*/       OPC_MoveChild, 1,
/*40537*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40540*/       OPC_RecordChild0, // #1 = $a
/*40541*/       OPC_CheckChild0Type, MVT::f32,
/*40543*/       OPC_RecordChild1, // #2 = $b
/*40544*/       OPC_MoveChild, 2,
/*40546*/       OPC_CheckCondCode, ISD::SETUEQ,
/*40548*/       OPC_MoveParent,
/*40549*/       OPC_MoveParent,
/*40550*/       OPC_MoveParent,
/*40551*/       OPC_MoveChild, 1,
/*40553*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40564*/       OPC_MoveParent,
/*40565*/       OPC_CheckType, MVT::i1,
/*40567*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40570*/       OPC_EmitInteger, MVT::i32, 0, 
/*40573*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40585*/     /*Scope*/ 51, /*->40637*/
/*40586*/       OPC_MoveChild, 0,
/*40588*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40591*/       OPC_RecordChild0, // #0 = $a
/*40592*/       OPC_CheckChild0Type, MVT::f32,
/*40594*/       OPC_RecordChild1, // #1 = $b
/*40595*/       OPC_MoveChild, 2,
/*40597*/       OPC_CheckCondCode, ISD::SETUEQ,
/*40599*/       OPC_MoveParent,
/*40600*/       OPC_MoveParent,
/*40601*/       OPC_MoveChild, 1,
/*40603*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40614*/       OPC_MoveParent,
/*40615*/       OPC_MoveParent,
/*40616*/       OPC_RecordChild1, // #2 = $c
/*40617*/       OPC_CheckType, MVT::i1,
/*40619*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40622*/       OPC_EmitInteger, MVT::i32, 0, 
/*40625*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40637*/     /*Scope*/ 51, /*->40689*/
/*40638*/       OPC_RecordChild0, // #0 = $c
/*40639*/       OPC_MoveChild, 1,
/*40641*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40652*/       OPC_MoveParent,
/*40653*/       OPC_MoveParent,
/*40654*/       OPC_MoveChild, 1,
/*40656*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40659*/       OPC_RecordChild0, // #1 = $a
/*40660*/       OPC_CheckChild0Type, MVT::f32,
/*40662*/       OPC_RecordChild1, // #2 = $b
/*40663*/       OPC_MoveChild, 2,
/*40665*/       OPC_CheckCondCode, ISD::SETUEQ,
/*40667*/       OPC_MoveParent,
/*40668*/       OPC_MoveParent,
/*40669*/       OPC_CheckType, MVT::i1,
/*40671*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40674*/       OPC_EmitInteger, MVT::i32, 0, 
/*40677*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40689*/     0, /*End of Scope*/
/*40690*/   /*Scope*/ 56, /*->40747*/
/*40691*/     OPC_RecordChild0, // #0 = $c
/*40692*/     OPC_MoveChild, 1,
/*40694*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40697*/     OPC_MoveChild, 0,
/*40699*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40702*/     OPC_RecordChild0, // #1 = $a
/*40703*/     OPC_CheckChild0Type, MVT::f32,
/*40705*/     OPC_RecordChild1, // #2 = $b
/*40706*/     OPC_MoveChild, 2,
/*40708*/     OPC_CheckCondCode, ISD::SETUEQ,
/*40710*/     OPC_MoveParent,
/*40711*/     OPC_MoveParent,
/*40712*/     OPC_MoveChild, 1,
/*40714*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40725*/     OPC_MoveParent,
/*40726*/     OPC_MoveParent,
/*40727*/     OPC_CheckType, MVT::i1,
/*40729*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40732*/     OPC_EmitInteger, MVT::i32, 0, 
/*40735*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40747*/   /*Scope*/ 35|128,1/*163*/, /*->40912*/
/*40749*/     OPC_MoveChild, 0,
/*40751*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40754*/     OPC_Scope, 51, /*->40807*/ // 3 children in Scope
/*40756*/       OPC_RecordChild0, // #0 = $c
/*40757*/       OPC_MoveChild, 1,
/*40759*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40762*/       OPC_RecordChild0, // #1 = $a
/*40763*/       OPC_CheckChild0Type, MVT::f32,
/*40765*/       OPC_RecordChild1, // #2 = $b
/*40766*/       OPC_MoveChild, 2,
/*40768*/       OPC_CheckCondCode, ISD::SETOEQ,
/*40770*/       OPC_MoveParent,
/*40771*/       OPC_MoveParent,
/*40772*/       OPC_MoveParent,
/*40773*/       OPC_MoveChild, 1,
/*40775*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40786*/       OPC_MoveParent,
/*40787*/       OPC_CheckType, MVT::i1,
/*40789*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40792*/       OPC_EmitInteger, MVT::i32, 0, 
/*40795*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40807*/     /*Scope*/ 51, /*->40859*/
/*40808*/       OPC_MoveChild, 0,
/*40810*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40813*/       OPC_RecordChild0, // #0 = $a
/*40814*/       OPC_CheckChild0Type, MVT::f32,
/*40816*/       OPC_RecordChild1, // #1 = $b
/*40817*/       OPC_MoveChild, 2,
/*40819*/       OPC_CheckCondCode, ISD::SETOEQ,
/*40821*/       OPC_MoveParent,
/*40822*/       OPC_MoveParent,
/*40823*/       OPC_MoveChild, 1,
/*40825*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40836*/       OPC_MoveParent,
/*40837*/       OPC_MoveParent,
/*40838*/       OPC_RecordChild1, // #2 = $c
/*40839*/       OPC_CheckType, MVT::i1,
/*40841*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40844*/       OPC_EmitInteger, MVT::i32, 0, 
/*40847*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40859*/     /*Scope*/ 51, /*->40911*/
/*40860*/       OPC_RecordChild0, // #0 = $c
/*40861*/       OPC_MoveChild, 1,
/*40863*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40874*/       OPC_MoveParent,
/*40875*/       OPC_MoveParent,
/*40876*/       OPC_MoveChild, 1,
/*40878*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40881*/       OPC_RecordChild0, // #1 = $a
/*40882*/       OPC_CheckChild0Type, MVT::f32,
/*40884*/       OPC_RecordChild1, // #2 = $b
/*40885*/       OPC_MoveChild, 2,
/*40887*/       OPC_CheckCondCode, ISD::SETOEQ,
/*40889*/       OPC_MoveParent,
/*40890*/       OPC_MoveParent,
/*40891*/       OPC_CheckType, MVT::i1,
/*40893*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40896*/       OPC_EmitInteger, MVT::i32, 0, 
/*40899*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 14
                // Dst: (SETPEQf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40911*/     0, /*End of Scope*/
/*40912*/   /*Scope*/ 56, /*->40969*/
/*40913*/     OPC_RecordChild0, // #0 = $c
/*40914*/     OPC_MoveChild, 1,
/*40916*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40919*/     OPC_MoveChild, 0,
/*40921*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40924*/     OPC_RecordChild0, // #1 = $a
/*40925*/     OPC_CheckChild0Type, MVT::f32,
/*40927*/     OPC_RecordChild1, // #2 = $b
/*40928*/     OPC_MoveChild, 2,
/*40930*/     OPC_CheckCondCode, ISD::SETOEQ,
/*40932*/     OPC_MoveParent,
/*40933*/     OPC_MoveParent,
/*40934*/     OPC_MoveChild, 1,
/*40936*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*40947*/     OPC_MoveParent,
/*40948*/     OPC_MoveParent,
/*40949*/     OPC_CheckType, MVT::i1,
/*40951*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*40954*/     OPC_EmitInteger, MVT::i32, 0, 
/*40957*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*40969*/   /*Scope*/ 35|128,1/*163*/, /*->41134*/
/*40971*/     OPC_MoveChild, 0,
/*40973*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*40976*/     OPC_Scope, 51, /*->41029*/ // 3 children in Scope
/*40978*/       OPC_RecordChild0, // #0 = $c
/*40979*/       OPC_MoveChild, 1,
/*40981*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*40984*/       OPC_RecordChild0, // #1 = $a
/*40985*/       OPC_CheckChild0Type, MVT::f32,
/*40987*/       OPC_RecordChild1, // #2 = $b
/*40988*/       OPC_MoveChild, 2,
/*40990*/       OPC_CheckCondCode, ISD::SETUNE,
/*40992*/       OPC_MoveParent,
/*40993*/       OPC_MoveParent,
/*40994*/       OPC_MoveParent,
/*40995*/       OPC_MoveChild, 1,
/*40997*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41008*/       OPC_MoveParent,
/*41009*/       OPC_CheckType, MVT::i1,
/*41011*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41014*/       OPC_EmitInteger, MVT::i32, 0, 
/*41017*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41029*/     /*Scope*/ 51, /*->41081*/
/*41030*/       OPC_MoveChild, 0,
/*41032*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41035*/       OPC_RecordChild0, // #0 = $a
/*41036*/       OPC_CheckChild0Type, MVT::f32,
/*41038*/       OPC_RecordChild1, // #1 = $b
/*41039*/       OPC_MoveChild, 2,
/*41041*/       OPC_CheckCondCode, ISD::SETUNE,
/*41043*/       OPC_MoveParent,
/*41044*/       OPC_MoveParent,
/*41045*/       OPC_MoveChild, 1,
/*41047*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41058*/       OPC_MoveParent,
/*41059*/       OPC_MoveParent,
/*41060*/       OPC_RecordChild1, // #2 = $c
/*41061*/       OPC_CheckType, MVT::i1,
/*41063*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41066*/       OPC_EmitInteger, MVT::i32, 0, 
/*41069*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41081*/     /*Scope*/ 51, /*->41133*/
/*41082*/       OPC_RecordChild0, // #0 = $c
/*41083*/       OPC_MoveChild, 1,
/*41085*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41096*/       OPC_MoveParent,
/*41097*/       OPC_MoveParent,
/*41098*/       OPC_MoveChild, 1,
/*41100*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41103*/       OPC_RecordChild0, // #1 = $a
/*41104*/       OPC_CheckChild0Type, MVT::f32,
/*41106*/       OPC_RecordChild1, // #2 = $b
/*41107*/       OPC_MoveChild, 2,
/*41109*/       OPC_CheckCondCode, ISD::SETUNE,
/*41111*/       OPC_MoveParent,
/*41112*/       OPC_MoveParent,
/*41113*/       OPC_CheckType, MVT::i1,
/*41115*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41118*/       OPC_EmitInteger, MVT::i32, 0, 
/*41121*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41133*/     0, /*End of Scope*/
/*41134*/   /*Scope*/ 56, /*->41191*/
/*41135*/     OPC_RecordChild0, // #0 = $c
/*41136*/     OPC_MoveChild, 1,
/*41138*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41141*/     OPC_MoveChild, 0,
/*41143*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41146*/     OPC_RecordChild0, // #1 = $a
/*41147*/     OPC_CheckChild0Type, MVT::f32,
/*41149*/     OPC_RecordChild1, // #2 = $b
/*41150*/     OPC_MoveChild, 2,
/*41152*/     OPC_CheckCondCode, ISD::SETUNE,
/*41154*/     OPC_MoveParent,
/*41155*/     OPC_MoveParent,
/*41156*/     OPC_MoveChild, 1,
/*41158*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41169*/     OPC_MoveParent,
/*41170*/     OPC_MoveParent,
/*41171*/     OPC_CheckType, MVT::i1,
/*41173*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41176*/     OPC_EmitInteger, MVT::i32, 0, 
/*41179*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41191*/   /*Scope*/ 35|128,1/*163*/, /*->41356*/
/*41193*/     OPC_MoveChild, 0,
/*41195*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41198*/     OPC_Scope, 51, /*->41251*/ // 3 children in Scope
/*41200*/       OPC_RecordChild0, // #0 = $c
/*41201*/       OPC_MoveChild, 1,
/*41203*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41206*/       OPC_RecordChild0, // #1 = $a
/*41207*/       OPC_CheckChild0Type, MVT::f32,
/*41209*/       OPC_RecordChild1, // #2 = $b
/*41210*/       OPC_MoveChild, 2,
/*41212*/       OPC_CheckCondCode, ISD::SETONE,
/*41214*/       OPC_MoveParent,
/*41215*/       OPC_MoveParent,
/*41216*/       OPC_MoveParent,
/*41217*/       OPC_MoveChild, 1,
/*41219*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41230*/       OPC_MoveParent,
/*41231*/       OPC_CheckType, MVT::i1,
/*41233*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41236*/       OPC_EmitInteger, MVT::i32, 0, 
/*41239*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41251*/     /*Scope*/ 51, /*->41303*/
/*41252*/       OPC_MoveChild, 0,
/*41254*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41257*/       OPC_RecordChild0, // #0 = $a
/*41258*/       OPC_CheckChild0Type, MVT::f32,
/*41260*/       OPC_RecordChild1, // #1 = $b
/*41261*/       OPC_MoveChild, 2,
/*41263*/       OPC_CheckCondCode, ISD::SETONE,
/*41265*/       OPC_MoveParent,
/*41266*/       OPC_MoveParent,
/*41267*/       OPC_MoveChild, 1,
/*41269*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41280*/       OPC_MoveParent,
/*41281*/       OPC_MoveParent,
/*41282*/       OPC_RecordChild1, // #2 = $c
/*41283*/       OPC_CheckType, MVT::i1,
/*41285*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41288*/       OPC_EmitInteger, MVT::i32, 0, 
/*41291*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41303*/     /*Scope*/ 51, /*->41355*/
/*41304*/       OPC_RecordChild0, // #0 = $c
/*41305*/       OPC_MoveChild, 1,
/*41307*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41318*/       OPC_MoveParent,
/*41319*/       OPC_MoveParent,
/*41320*/       OPC_MoveChild, 1,
/*41322*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41325*/       OPC_RecordChild0, // #1 = $a
/*41326*/       OPC_CheckChild0Type, MVT::f32,
/*41328*/       OPC_RecordChild1, // #2 = $b
/*41329*/       OPC_MoveChild, 2,
/*41331*/       OPC_CheckCondCode, ISD::SETONE,
/*41333*/       OPC_MoveParent,
/*41334*/       OPC_MoveParent,
/*41335*/       OPC_CheckType, MVT::i1,
/*41337*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41340*/       OPC_EmitInteger, MVT::i32, 0, 
/*41343*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 14
                // Dst: (SETPNEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41355*/     0, /*End of Scope*/
/*41356*/   /*Scope*/ 56, /*->41413*/
/*41357*/     OPC_RecordChild0, // #0 = $c
/*41358*/     OPC_MoveChild, 1,
/*41360*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41363*/     OPC_MoveChild, 0,
/*41365*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41368*/     OPC_RecordChild0, // #1 = $a
/*41369*/     OPC_CheckChild0Type, MVT::f32,
/*41371*/     OPC_RecordChild1, // #2 = $b
/*41372*/     OPC_MoveChild, 2,
/*41374*/     OPC_CheckCondCode, ISD::SETONE,
/*41376*/     OPC_MoveParent,
/*41377*/     OPC_MoveParent,
/*41378*/     OPC_MoveChild, 1,
/*41380*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41391*/     OPC_MoveParent,
/*41392*/     OPC_MoveParent,
/*41393*/     OPC_CheckType, MVT::i1,
/*41395*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41398*/     OPC_EmitInteger, MVT::i32, 0, 
/*41401*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41413*/   /*Scope*/ 35|128,1/*163*/, /*->41578*/
/*41415*/     OPC_MoveChild, 0,
/*41417*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41420*/     OPC_Scope, 51, /*->41473*/ // 3 children in Scope
/*41422*/       OPC_RecordChild0, // #0 = $c
/*41423*/       OPC_MoveChild, 1,
/*41425*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41428*/       OPC_RecordChild0, // #1 = $a
/*41429*/       OPC_CheckChild0Type, MVT::f32,
/*41431*/       OPC_RecordChild1, // #2 = $b
/*41432*/       OPC_MoveChild, 2,
/*41434*/       OPC_CheckCondCode, ISD::SETULT,
/*41436*/       OPC_MoveParent,
/*41437*/       OPC_MoveParent,
/*41438*/       OPC_MoveParent,
/*41439*/       OPC_MoveChild, 1,
/*41441*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41452*/       OPC_MoveParent,
/*41453*/       OPC_CheckType, MVT::i1,
/*41455*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41458*/       OPC_EmitInteger, MVT::i32, 0, 
/*41461*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41473*/     /*Scope*/ 51, /*->41525*/
/*41474*/       OPC_MoveChild, 0,
/*41476*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41479*/       OPC_RecordChild0, // #0 = $a
/*41480*/       OPC_CheckChild0Type, MVT::f32,
/*41482*/       OPC_RecordChild1, // #1 = $b
/*41483*/       OPC_MoveChild, 2,
/*41485*/       OPC_CheckCondCode, ISD::SETULT,
/*41487*/       OPC_MoveParent,
/*41488*/       OPC_MoveParent,
/*41489*/       OPC_MoveChild, 1,
/*41491*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41502*/       OPC_MoveParent,
/*41503*/       OPC_MoveParent,
/*41504*/       OPC_RecordChild1, // #2 = $c
/*41505*/       OPC_CheckType, MVT::i1,
/*41507*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41510*/       OPC_EmitInteger, MVT::i32, 0, 
/*41513*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41525*/     /*Scope*/ 51, /*->41577*/
/*41526*/       OPC_RecordChild0, // #0 = $c
/*41527*/       OPC_MoveChild, 1,
/*41529*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41540*/       OPC_MoveParent,
/*41541*/       OPC_MoveParent,
/*41542*/       OPC_MoveChild, 1,
/*41544*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41547*/       OPC_RecordChild0, // #1 = $a
/*41548*/       OPC_CheckChild0Type, MVT::f32,
/*41550*/       OPC_RecordChild1, // #2 = $b
/*41551*/       OPC_MoveChild, 2,
/*41553*/       OPC_CheckCondCode, ISD::SETULT,
/*41555*/       OPC_MoveParent,
/*41556*/       OPC_MoveParent,
/*41557*/       OPC_CheckType, MVT::i1,
/*41559*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41562*/       OPC_EmitInteger, MVT::i32, 0, 
/*41565*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41577*/     0, /*End of Scope*/
/*41578*/   /*Scope*/ 56, /*->41635*/
/*41579*/     OPC_RecordChild0, // #0 = $c
/*41580*/     OPC_MoveChild, 1,
/*41582*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41585*/     OPC_MoveChild, 0,
/*41587*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41590*/     OPC_RecordChild0, // #1 = $a
/*41591*/     OPC_CheckChild0Type, MVT::f32,
/*41593*/     OPC_RecordChild1, // #2 = $b
/*41594*/     OPC_MoveChild, 2,
/*41596*/     OPC_CheckCondCode, ISD::SETULT,
/*41598*/     OPC_MoveParent,
/*41599*/     OPC_MoveParent,
/*41600*/     OPC_MoveChild, 1,
/*41602*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41613*/     OPC_MoveParent,
/*41614*/     OPC_MoveParent,
/*41615*/     OPC_CheckType, MVT::i1,
/*41617*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41620*/     OPC_EmitInteger, MVT::i32, 0, 
/*41623*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41635*/   /*Scope*/ 35|128,1/*163*/, /*->41800*/
/*41637*/     OPC_MoveChild, 0,
/*41639*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41642*/     OPC_Scope, 51, /*->41695*/ // 3 children in Scope
/*41644*/       OPC_RecordChild0, // #0 = $c
/*41645*/       OPC_MoveChild, 1,
/*41647*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41650*/       OPC_RecordChild0, // #1 = $a
/*41651*/       OPC_CheckChild0Type, MVT::f32,
/*41653*/       OPC_RecordChild1, // #2 = $b
/*41654*/       OPC_MoveChild, 2,
/*41656*/       OPC_CheckCondCode, ISD::SETOLT,
/*41658*/       OPC_MoveParent,
/*41659*/       OPC_MoveParent,
/*41660*/       OPC_MoveParent,
/*41661*/       OPC_MoveChild, 1,
/*41663*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41674*/       OPC_MoveParent,
/*41675*/       OPC_CheckType, MVT::i1,
/*41677*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41680*/       OPC_EmitInteger, MVT::i32, 0, 
/*41683*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41695*/     /*Scope*/ 51, /*->41747*/
/*41696*/       OPC_MoveChild, 0,
/*41698*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41701*/       OPC_RecordChild0, // #0 = $a
/*41702*/       OPC_CheckChild0Type, MVT::f32,
/*41704*/       OPC_RecordChild1, // #1 = $b
/*41705*/       OPC_MoveChild, 2,
/*41707*/       OPC_CheckCondCode, ISD::SETOLT,
/*41709*/       OPC_MoveParent,
/*41710*/       OPC_MoveParent,
/*41711*/       OPC_MoveChild, 1,
/*41713*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41724*/       OPC_MoveParent,
/*41725*/       OPC_MoveParent,
/*41726*/       OPC_RecordChild1, // #2 = $c
/*41727*/       OPC_CheckType, MVT::i1,
/*41729*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41732*/       OPC_EmitInteger, MVT::i32, 0, 
/*41735*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41747*/     /*Scope*/ 51, /*->41799*/
/*41748*/       OPC_RecordChild0, // #0 = $c
/*41749*/       OPC_MoveChild, 1,
/*41751*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41762*/       OPC_MoveParent,
/*41763*/       OPC_MoveParent,
/*41764*/       OPC_MoveChild, 1,
/*41766*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41769*/       OPC_RecordChild0, // #1 = $a
/*41770*/       OPC_CheckChild0Type, MVT::f32,
/*41772*/       OPC_RecordChild1, // #2 = $b
/*41773*/       OPC_MoveChild, 2,
/*41775*/       OPC_CheckCondCode, ISD::SETOLT,
/*41777*/       OPC_MoveParent,
/*41778*/       OPC_MoveParent,
/*41779*/       OPC_CheckType, MVT::i1,
/*41781*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41784*/       OPC_EmitInteger, MVT::i32, 0, 
/*41787*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 14
                // Dst: (SETPLTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41799*/     0, /*End of Scope*/
/*41800*/   /*Scope*/ 56, /*->41857*/
/*41801*/     OPC_RecordChild0, // #0 = $c
/*41802*/     OPC_MoveChild, 1,
/*41804*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41807*/     OPC_MoveChild, 0,
/*41809*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41812*/     OPC_RecordChild0, // #1 = $a
/*41813*/     OPC_CheckChild0Type, MVT::f32,
/*41815*/     OPC_RecordChild1, // #2 = $b
/*41816*/     OPC_MoveChild, 2,
/*41818*/     OPC_CheckCondCode, ISD::SETOLT,
/*41820*/     OPC_MoveParent,
/*41821*/     OPC_MoveParent,
/*41822*/     OPC_MoveChild, 1,
/*41824*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41835*/     OPC_MoveParent,
/*41836*/     OPC_MoveParent,
/*41837*/     OPC_CheckType, MVT::i1,
/*41839*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41842*/     OPC_EmitInteger, MVT::i32, 0, 
/*41845*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41857*/   /*Scope*/ 35|128,1/*163*/, /*->42022*/
/*41859*/     OPC_MoveChild, 0,
/*41861*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*41864*/     OPC_Scope, 51, /*->41917*/ // 3 children in Scope
/*41866*/       OPC_RecordChild0, // #0 = $c
/*41867*/       OPC_MoveChild, 1,
/*41869*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41872*/       OPC_RecordChild0, // #1 = $a
/*41873*/       OPC_CheckChild0Type, MVT::f32,
/*41875*/       OPC_RecordChild1, // #2 = $b
/*41876*/       OPC_MoveChild, 2,
/*41878*/       OPC_CheckCondCode, ISD::SETULE,
/*41880*/       OPC_MoveParent,
/*41881*/       OPC_MoveParent,
/*41882*/       OPC_MoveParent,
/*41883*/       OPC_MoveChild, 1,
/*41885*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41896*/       OPC_MoveParent,
/*41897*/       OPC_CheckType, MVT::i1,
/*41899*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41902*/       OPC_EmitInteger, MVT::i32, 0, 
/*41905*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41917*/     /*Scope*/ 51, /*->41969*/
/*41918*/       OPC_MoveChild, 0,
/*41920*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41923*/       OPC_RecordChild0, // #0 = $a
/*41924*/       OPC_CheckChild0Type, MVT::f32,
/*41926*/       OPC_RecordChild1, // #1 = $b
/*41927*/       OPC_MoveChild, 2,
/*41929*/       OPC_CheckCondCode, ISD::SETULE,
/*41931*/       OPC_MoveParent,
/*41932*/       OPC_MoveParent,
/*41933*/       OPC_MoveChild, 1,
/*41935*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41946*/       OPC_MoveParent,
/*41947*/       OPC_MoveParent,
/*41948*/       OPC_RecordChild1, // #2 = $c
/*41949*/       OPC_CheckType, MVT::i1,
/*41951*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*41954*/       OPC_EmitInteger, MVT::i32, 0, 
/*41957*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*41969*/     /*Scope*/ 51, /*->42021*/
/*41970*/       OPC_RecordChild0, // #0 = $c
/*41971*/       OPC_MoveChild, 1,
/*41973*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*41984*/       OPC_MoveParent,
/*41985*/       OPC_MoveParent,
/*41986*/       OPC_MoveChild, 1,
/*41988*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*41991*/       OPC_RecordChild0, // #1 = $a
/*41992*/       OPC_CheckChild0Type, MVT::f32,
/*41994*/       OPC_RecordChild1, // #2 = $b
/*41995*/       OPC_MoveChild, 2,
/*41997*/       OPC_CheckCondCode, ISD::SETULE,
/*41999*/       OPC_MoveParent,
/*42000*/       OPC_MoveParent,
/*42001*/       OPC_CheckType, MVT::i1,
/*42003*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42006*/       OPC_EmitInteger, MVT::i32, 0, 
/*42009*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42021*/     0, /*End of Scope*/
/*42022*/   /*Scope*/ 56, /*->42079*/
/*42023*/     OPC_RecordChild0, // #0 = $c
/*42024*/     OPC_MoveChild, 1,
/*42026*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42029*/     OPC_MoveChild, 0,
/*42031*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42034*/     OPC_RecordChild0, // #1 = $a
/*42035*/     OPC_CheckChild0Type, MVT::f32,
/*42037*/     OPC_RecordChild1, // #2 = $b
/*42038*/     OPC_MoveChild, 2,
/*42040*/     OPC_CheckCondCode, ISD::SETULE,
/*42042*/     OPC_MoveParent,
/*42043*/     OPC_MoveParent,
/*42044*/     OPC_MoveChild, 1,
/*42046*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42057*/     OPC_MoveParent,
/*42058*/     OPC_MoveParent,
/*42059*/     OPC_CheckType, MVT::i1,
/*42061*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42064*/     OPC_EmitInteger, MVT::i32, 0, 
/*42067*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42079*/   /*Scope*/ 35|128,1/*163*/, /*->42244*/
/*42081*/     OPC_MoveChild, 0,
/*42083*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42086*/     OPC_Scope, 51, /*->42139*/ // 3 children in Scope
/*42088*/       OPC_RecordChild0, // #0 = $c
/*42089*/       OPC_MoveChild, 1,
/*42091*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42094*/       OPC_RecordChild0, // #1 = $a
/*42095*/       OPC_CheckChild0Type, MVT::f32,
/*42097*/       OPC_RecordChild1, // #2 = $b
/*42098*/       OPC_MoveChild, 2,
/*42100*/       OPC_CheckCondCode, ISD::SETOLE,
/*42102*/       OPC_MoveParent,
/*42103*/       OPC_MoveParent,
/*42104*/       OPC_MoveParent,
/*42105*/       OPC_MoveChild, 1,
/*42107*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42118*/       OPC_MoveParent,
/*42119*/       OPC_CheckType, MVT::i1,
/*42121*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42124*/       OPC_EmitInteger, MVT::i32, 0, 
/*42127*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42139*/     /*Scope*/ 51, /*->42191*/
/*42140*/       OPC_MoveChild, 0,
/*42142*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42145*/       OPC_RecordChild0, // #0 = $a
/*42146*/       OPC_CheckChild0Type, MVT::f32,
/*42148*/       OPC_RecordChild1, // #1 = $b
/*42149*/       OPC_MoveChild, 2,
/*42151*/       OPC_CheckCondCode, ISD::SETOLE,
/*42153*/       OPC_MoveParent,
/*42154*/       OPC_MoveParent,
/*42155*/       OPC_MoveChild, 1,
/*42157*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42168*/       OPC_MoveParent,
/*42169*/       OPC_MoveParent,
/*42170*/       OPC_RecordChild1, // #2 = $c
/*42171*/       OPC_CheckType, MVT::i1,
/*42173*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42176*/       OPC_EmitInteger, MVT::i32, 0, 
/*42179*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42191*/     /*Scope*/ 51, /*->42243*/
/*42192*/       OPC_RecordChild0, // #0 = $c
/*42193*/       OPC_MoveChild, 1,
/*42195*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42206*/       OPC_MoveParent,
/*42207*/       OPC_MoveParent,
/*42208*/       OPC_MoveChild, 1,
/*42210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42213*/       OPC_RecordChild0, // #1 = $a
/*42214*/       OPC_CheckChild0Type, MVT::f32,
/*42216*/       OPC_RecordChild1, // #2 = $b
/*42217*/       OPC_MoveChild, 2,
/*42219*/       OPC_CheckCondCode, ISD::SETOLE,
/*42221*/       OPC_MoveParent,
/*42222*/       OPC_MoveParent,
/*42223*/       OPC_CheckType, MVT::i1,
/*42225*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42228*/       OPC_EmitInteger, MVT::i32, 0, 
/*42231*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 14
                // Dst: (SETPLEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42243*/     0, /*End of Scope*/
/*42244*/   /*Scope*/ 56, /*->42301*/
/*42245*/     OPC_RecordChild0, // #0 = $c
/*42246*/     OPC_MoveChild, 1,
/*42248*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42251*/     OPC_MoveChild, 0,
/*42253*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42256*/     OPC_RecordChild0, // #1 = $a
/*42257*/     OPC_CheckChild0Type, MVT::f32,
/*42259*/     OPC_RecordChild1, // #2 = $b
/*42260*/     OPC_MoveChild, 2,
/*42262*/     OPC_CheckCondCode, ISD::SETOLE,
/*42264*/     OPC_MoveParent,
/*42265*/     OPC_MoveParent,
/*42266*/     OPC_MoveChild, 1,
/*42268*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42279*/     OPC_MoveParent,
/*42280*/     OPC_MoveParent,
/*42281*/     OPC_CheckType, MVT::i1,
/*42283*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42286*/     OPC_EmitInteger, MVT::i32, 0, 
/*42289*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42301*/   /*Scope*/ 35|128,1/*163*/, /*->42466*/
/*42303*/     OPC_MoveChild, 0,
/*42305*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42308*/     OPC_Scope, 51, /*->42361*/ // 3 children in Scope
/*42310*/       OPC_RecordChild0, // #0 = $c
/*42311*/       OPC_MoveChild, 1,
/*42313*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42316*/       OPC_RecordChild0, // #1 = $a
/*42317*/       OPC_CheckChild0Type, MVT::f32,
/*42319*/       OPC_RecordChild1, // #2 = $b
/*42320*/       OPC_MoveChild, 2,
/*42322*/       OPC_CheckCondCode, ISD::SETUGT,
/*42324*/       OPC_MoveParent,
/*42325*/       OPC_MoveParent,
/*42326*/       OPC_MoveParent,
/*42327*/       OPC_MoveChild, 1,
/*42329*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42340*/       OPC_MoveParent,
/*42341*/       OPC_CheckType, MVT::i1,
/*42343*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42346*/       OPC_EmitInteger, MVT::i32, 0, 
/*42349*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42361*/     /*Scope*/ 51, /*->42413*/
/*42362*/       OPC_MoveChild, 0,
/*42364*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42367*/       OPC_RecordChild0, // #0 = $a
/*42368*/       OPC_CheckChild0Type, MVT::f32,
/*42370*/       OPC_RecordChild1, // #1 = $b
/*42371*/       OPC_MoveChild, 2,
/*42373*/       OPC_CheckCondCode, ISD::SETUGT,
/*42375*/       OPC_MoveParent,
/*42376*/       OPC_MoveParent,
/*42377*/       OPC_MoveChild, 1,
/*42379*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42390*/       OPC_MoveParent,
/*42391*/       OPC_MoveParent,
/*42392*/       OPC_RecordChild1, // #2 = $c
/*42393*/       OPC_CheckType, MVT::i1,
/*42395*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42398*/       OPC_EmitInteger, MVT::i32, 0, 
/*42401*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42413*/     /*Scope*/ 51, /*->42465*/
/*42414*/       OPC_RecordChild0, // #0 = $c
/*42415*/       OPC_MoveChild, 1,
/*42417*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42428*/       OPC_MoveParent,
/*42429*/       OPC_MoveParent,
/*42430*/       OPC_MoveChild, 1,
/*42432*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42435*/       OPC_RecordChild0, // #1 = $a
/*42436*/       OPC_CheckChild0Type, MVT::f32,
/*42438*/       OPC_RecordChild1, // #2 = $b
/*42439*/       OPC_MoveChild, 2,
/*42441*/       OPC_CheckCondCode, ISD::SETUGT,
/*42443*/       OPC_MoveParent,
/*42444*/       OPC_MoveParent,
/*42445*/       OPC_CheckType, MVT::i1,
/*42447*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42450*/       OPC_EmitInteger, MVT::i32, 0, 
/*42453*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42465*/     0, /*End of Scope*/
/*42466*/   /*Scope*/ 56, /*->42523*/
/*42467*/     OPC_RecordChild0, // #0 = $c
/*42468*/     OPC_MoveChild, 1,
/*42470*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42473*/     OPC_MoveChild, 0,
/*42475*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42478*/     OPC_RecordChild0, // #1 = $a
/*42479*/     OPC_CheckChild0Type, MVT::f32,
/*42481*/     OPC_RecordChild1, // #2 = $b
/*42482*/     OPC_MoveChild, 2,
/*42484*/     OPC_CheckCondCode, ISD::SETUGT,
/*42486*/     OPC_MoveParent,
/*42487*/     OPC_MoveParent,
/*42488*/     OPC_MoveChild, 1,
/*42490*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42501*/     OPC_MoveParent,
/*42502*/     OPC_MoveParent,
/*42503*/     OPC_CheckType, MVT::i1,
/*42505*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42508*/     OPC_EmitInteger, MVT::i32, 0, 
/*42511*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42523*/   /*Scope*/ 35|128,1/*163*/, /*->42688*/
/*42525*/     OPC_MoveChild, 0,
/*42527*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42530*/     OPC_Scope, 51, /*->42583*/ // 3 children in Scope
/*42532*/       OPC_RecordChild0, // #0 = $c
/*42533*/       OPC_MoveChild, 1,
/*42535*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42538*/       OPC_RecordChild0, // #1 = $a
/*42539*/       OPC_CheckChild0Type, MVT::f32,
/*42541*/       OPC_RecordChild1, // #2 = $b
/*42542*/       OPC_MoveChild, 2,
/*42544*/       OPC_CheckCondCode, ISD::SETOGT,
/*42546*/       OPC_MoveParent,
/*42547*/       OPC_MoveParent,
/*42548*/       OPC_MoveParent,
/*42549*/       OPC_MoveChild, 1,
/*42551*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42562*/       OPC_MoveParent,
/*42563*/       OPC_CheckType, MVT::i1,
/*42565*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42568*/       OPC_EmitInteger, MVT::i32, 0, 
/*42571*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42583*/     /*Scope*/ 51, /*->42635*/
/*42584*/       OPC_MoveChild, 0,
/*42586*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42589*/       OPC_RecordChild0, // #0 = $a
/*42590*/       OPC_CheckChild0Type, MVT::f32,
/*42592*/       OPC_RecordChild1, // #1 = $b
/*42593*/       OPC_MoveChild, 2,
/*42595*/       OPC_CheckCondCode, ISD::SETOGT,
/*42597*/       OPC_MoveParent,
/*42598*/       OPC_MoveParent,
/*42599*/       OPC_MoveChild, 1,
/*42601*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42612*/       OPC_MoveParent,
/*42613*/       OPC_MoveParent,
/*42614*/       OPC_RecordChild1, // #2 = $c
/*42615*/       OPC_CheckType, MVT::i1,
/*42617*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42620*/       OPC_EmitInteger, MVT::i32, 0, 
/*42623*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42635*/     /*Scope*/ 51, /*->42687*/
/*42636*/       OPC_RecordChild0, // #0 = $c
/*42637*/       OPC_MoveChild, 1,
/*42639*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42650*/       OPC_MoveParent,
/*42651*/       OPC_MoveParent,
/*42652*/       OPC_MoveChild, 1,
/*42654*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42657*/       OPC_RecordChild0, // #1 = $a
/*42658*/       OPC_CheckChild0Type, MVT::f32,
/*42660*/       OPC_RecordChild1, // #2 = $b
/*42661*/       OPC_MoveChild, 2,
/*42663*/       OPC_CheckCondCode, ISD::SETOGT,
/*42665*/       OPC_MoveParent,
/*42666*/       OPC_MoveParent,
/*42667*/       OPC_CheckType, MVT::i1,
/*42669*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42672*/       OPC_EmitInteger, MVT::i32, 0, 
/*42675*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 14
                // Dst: (SETPGTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42687*/     0, /*End of Scope*/
/*42688*/   /*Scope*/ 56, /*->42745*/
/*42689*/     OPC_RecordChild0, // #0 = $c
/*42690*/     OPC_MoveChild, 1,
/*42692*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42695*/     OPC_MoveChild, 0,
/*42697*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42700*/     OPC_RecordChild0, // #1 = $a
/*42701*/     OPC_CheckChild0Type, MVT::f32,
/*42703*/     OPC_RecordChild1, // #2 = $b
/*42704*/     OPC_MoveChild, 2,
/*42706*/     OPC_CheckCondCode, ISD::SETOGT,
/*42708*/     OPC_MoveParent,
/*42709*/     OPC_MoveParent,
/*42710*/     OPC_MoveChild, 1,
/*42712*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42723*/     OPC_MoveParent,
/*42724*/     OPC_MoveParent,
/*42725*/     OPC_CheckType, MVT::i1,
/*42727*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42730*/     OPC_EmitInteger, MVT::i32, 0, 
/*42733*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42745*/   /*Scope*/ 35|128,1/*163*/, /*->42910*/
/*42747*/     OPC_MoveChild, 0,
/*42749*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42752*/     OPC_Scope, 51, /*->42805*/ // 3 children in Scope
/*42754*/       OPC_RecordChild0, // #0 = $c
/*42755*/       OPC_MoveChild, 1,
/*42757*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42760*/       OPC_RecordChild0, // #1 = $a
/*42761*/       OPC_CheckChild0Type, MVT::f32,
/*42763*/       OPC_RecordChild1, // #2 = $b
/*42764*/       OPC_MoveChild, 2,
/*42766*/       OPC_CheckCondCode, ISD::SETUGE,
/*42768*/       OPC_MoveParent,
/*42769*/       OPC_MoveParent,
/*42770*/       OPC_MoveParent,
/*42771*/       OPC_MoveChild, 1,
/*42773*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42784*/       OPC_MoveParent,
/*42785*/       OPC_CheckType, MVT::i1,
/*42787*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42790*/       OPC_EmitInteger, MVT::i32, 0, 
/*42793*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42805*/     /*Scope*/ 51, /*->42857*/
/*42806*/       OPC_MoveChild, 0,
/*42808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42811*/       OPC_RecordChild0, // #0 = $a
/*42812*/       OPC_CheckChild0Type, MVT::f32,
/*42814*/       OPC_RecordChild1, // #1 = $b
/*42815*/       OPC_MoveChild, 2,
/*42817*/       OPC_CheckCondCode, ISD::SETUGE,
/*42819*/       OPC_MoveParent,
/*42820*/       OPC_MoveParent,
/*42821*/       OPC_MoveChild, 1,
/*42823*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42834*/       OPC_MoveParent,
/*42835*/       OPC_MoveParent,
/*42836*/       OPC_RecordChild1, // #2 = $c
/*42837*/       OPC_CheckType, MVT::i1,
/*42839*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42842*/       OPC_EmitInteger, MVT::i32, 0, 
/*42845*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42857*/     /*Scope*/ 51, /*->42909*/
/*42858*/       OPC_RecordChild0, // #0 = $c
/*42859*/       OPC_MoveChild, 1,
/*42861*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42872*/       OPC_MoveParent,
/*42873*/       OPC_MoveParent,
/*42874*/       OPC_MoveChild, 1,
/*42876*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42879*/       OPC_RecordChild0, // #1 = $a
/*42880*/       OPC_CheckChild0Type, MVT::f32,
/*42882*/       OPC_RecordChild1, // #2 = $b
/*42883*/       OPC_MoveChild, 2,
/*42885*/       OPC_CheckCondCode, ISD::SETUGE,
/*42887*/       OPC_MoveParent,
/*42888*/       OPC_MoveParent,
/*42889*/       OPC_CheckType, MVT::i1,
/*42891*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42894*/       OPC_EmitInteger, MVT::i32, 0, 
/*42897*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42909*/     0, /*End of Scope*/
/*42910*/   /*Scope*/ 56, /*->42967*/
/*42911*/     OPC_RecordChild0, // #0 = $c
/*42912*/     OPC_MoveChild, 1,
/*42914*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42917*/     OPC_MoveChild, 0,
/*42919*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42922*/     OPC_RecordChild0, // #1 = $a
/*42923*/     OPC_CheckChild0Type, MVT::f32,
/*42925*/     OPC_RecordChild1, // #2 = $b
/*42926*/     OPC_MoveChild, 2,
/*42928*/     OPC_CheckCondCode, ISD::SETUGE,
/*42930*/     OPC_MoveParent,
/*42931*/     OPC_MoveParent,
/*42932*/     OPC_MoveChild, 1,
/*42934*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42945*/     OPC_MoveParent,
/*42946*/     OPC_MoveParent,
/*42947*/     OPC_CheckType, MVT::i1,
/*42949*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*42952*/     OPC_EmitInteger, MVT::i32, 0, 
/*42955*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEf32rr_xor_not_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*42967*/   /*Scope*/ 35|128,1/*163*/, /*->43132*/
/*42969*/     OPC_MoveChild, 0,
/*42971*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*42974*/     OPC_Scope, 51, /*->43027*/ // 3 children in Scope
/*42976*/       OPC_RecordChild0, // #0 = $c
/*42977*/       OPC_MoveChild, 1,
/*42979*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*42982*/       OPC_RecordChild0, // #1 = $a
/*42983*/       OPC_CheckChild0Type, MVT::f32,
/*42985*/       OPC_RecordChild1, // #2 = $b
/*42986*/       OPC_MoveChild, 2,
/*42988*/       OPC_CheckCondCode, ISD::SETOGE,
/*42990*/       OPC_MoveParent,
/*42991*/       OPC_MoveParent,
/*42992*/       OPC_MoveParent,
/*42993*/       OPC_MoveChild, 1,
/*42995*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43006*/       OPC_MoveParent,
/*43007*/       OPC_CheckType, MVT::i1,
/*43009*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43012*/       OPC_EmitInteger, MVT::i32, 0, 
/*43015*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*43027*/     /*Scope*/ 51, /*->43079*/
/*43028*/       OPC_MoveChild, 0,
/*43030*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43033*/       OPC_RecordChild0, // #0 = $a
/*43034*/       OPC_CheckChild0Type, MVT::f32,
/*43036*/       OPC_RecordChild1, // #1 = $b
/*43037*/       OPC_MoveChild, 2,
/*43039*/       OPC_CheckCondCode, ISD::SETOGE,
/*43041*/       OPC_MoveParent,
/*43042*/       OPC_MoveParent,
/*43043*/       OPC_MoveChild, 1,
/*43045*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43056*/       OPC_MoveParent,
/*43057*/       OPC_MoveParent,
/*43058*/       OPC_RecordChild1, // #2 = $c
/*43059*/       OPC_CheckType, MVT::i1,
/*43061*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43064*/       OPC_EmitInteger, MVT::i32, 0, 
/*43067*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*43079*/     /*Scope*/ 51, /*->43131*/
/*43080*/       OPC_RecordChild0, // #0 = $c
/*43081*/       OPC_MoveChild, 1,
/*43083*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43094*/       OPC_MoveParent,
/*43095*/       OPC_MoveParent,
/*43096*/       OPC_MoveChild, 1,
/*43098*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43101*/       OPC_RecordChild0, // #1 = $a
/*43102*/       OPC_CheckChild0Type, MVT::f32,
/*43104*/       OPC_RecordChild1, // #2 = $b
/*43105*/       OPC_MoveChild, 2,
/*43107*/       OPC_CheckCondCode, ISD::SETOGE,
/*43109*/       OPC_MoveParent,
/*43110*/       OPC_MoveParent,
/*43111*/       OPC_CheckType, MVT::i1,
/*43113*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43116*/       OPC_EmitInteger, MVT::i32, 0, 
/*43119*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 14
                // Dst: (SETPGEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*43131*/     0, /*End of Scope*/
/*43132*/   /*Scope*/ 56, /*->43189*/
/*43133*/     OPC_RecordChild0, // #0 = $c
/*43134*/     OPC_MoveChild, 1,
/*43136*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43139*/     OPC_MoveChild, 0,
/*43141*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43144*/     OPC_RecordChild0, // #1 = $a
/*43145*/     OPC_CheckChild0Type, MVT::f32,
/*43147*/     OPC_RecordChild1, // #2 = $b
/*43148*/     OPC_MoveChild, 2,
/*43150*/     OPC_CheckCondCode, ISD::SETOGE,
/*43152*/     OPC_MoveParent,
/*43153*/     OPC_MoveParent,
/*43154*/     OPC_MoveChild, 1,
/*43156*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43167*/     OPC_MoveParent,
/*43168*/     OPC_MoveParent,
/*43169*/     OPC_CheckType, MVT::i1,
/*43171*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43174*/     OPC_EmitInteger, MVT::i32, 0, 
/*43177*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEf32rr_xor_not_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*43189*/   /*Scope*/ 35|128,1/*163*/, /*->43354*/
/*43191*/     OPC_MoveChild, 0,
/*43193*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43196*/     OPC_Scope, 51, /*->43249*/ // 3 children in Scope
/*43198*/       OPC_RecordChild0, // #0 = $c
/*43199*/       OPC_MoveChild, 1,
/*43201*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43204*/       OPC_RecordChild0, // #1 = $a
/*43205*/       OPC_CheckChild0Type, MVT::f64,
/*43207*/       OPC_RecordChild1, // #2 = $b
/*43208*/       OPC_MoveChild, 2,
/*43210*/       OPC_CheckCondCode, ISD::SETUEQ,
/*43212*/       OPC_MoveParent,
/*43213*/       OPC_MoveParent,
/*43214*/       OPC_MoveParent,
/*43215*/       OPC_MoveChild, 1,
/*43217*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43228*/       OPC_MoveParent,
/*43229*/       OPC_CheckType, MVT::i1,
/*43231*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43234*/       OPC_EmitInteger, MVT::i32, 0, 
/*43237*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43249*/     /*Scope*/ 51, /*->43301*/
/*43250*/       OPC_MoveChild, 0,
/*43252*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43255*/       OPC_RecordChild0, // #0 = $a
/*43256*/       OPC_CheckChild0Type, MVT::f64,
/*43258*/       OPC_RecordChild1, // #1 = $b
/*43259*/       OPC_MoveChild, 2,
/*43261*/       OPC_CheckCondCode, ISD::SETUEQ,
/*43263*/       OPC_MoveParent,
/*43264*/       OPC_MoveParent,
/*43265*/       OPC_MoveChild, 1,
/*43267*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43278*/       OPC_MoveParent,
/*43279*/       OPC_MoveParent,
/*43280*/       OPC_RecordChild1, // #2 = $c
/*43281*/       OPC_CheckType, MVT::i1,
/*43283*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43286*/       OPC_EmitInteger, MVT::i32, 0, 
/*43289*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43301*/     /*Scope*/ 51, /*->43353*/
/*43302*/       OPC_RecordChild0, // #0 = $c
/*43303*/       OPC_MoveChild, 1,
/*43305*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43316*/       OPC_MoveParent,
/*43317*/       OPC_MoveParent,
/*43318*/       OPC_MoveChild, 1,
/*43320*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43323*/       OPC_RecordChild0, // #1 = $a
/*43324*/       OPC_CheckChild0Type, MVT::f64,
/*43326*/       OPC_RecordChild1, // #2 = $b
/*43327*/       OPC_MoveChild, 2,
/*43329*/       OPC_CheckCondCode, ISD::SETUEQ,
/*43331*/       OPC_MoveParent,
/*43332*/       OPC_MoveParent,
/*43333*/       OPC_CheckType, MVT::i1,
/*43335*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43338*/       OPC_EmitInteger, MVT::i32, 0, 
/*43341*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43353*/     0, /*End of Scope*/
/*43354*/   /*Scope*/ 56, /*->43411*/
/*43355*/     OPC_RecordChild0, // #0 = $c
/*43356*/     OPC_MoveChild, 1,
/*43358*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43361*/     OPC_MoveChild, 0,
/*43363*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43366*/     OPC_RecordChild0, // #1 = $a
/*43367*/     OPC_CheckChild0Type, MVT::f64,
/*43369*/     OPC_RecordChild1, // #2 = $b
/*43370*/     OPC_MoveChild, 2,
/*43372*/     OPC_CheckCondCode, ISD::SETUEQ,
/*43374*/     OPC_MoveParent,
/*43375*/     OPC_MoveParent,
/*43376*/     OPC_MoveChild, 1,
/*43378*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43389*/     OPC_MoveParent,
/*43390*/     OPC_MoveParent,
/*43391*/     OPC_CheckType, MVT::i1,
/*43393*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43396*/     OPC_EmitInteger, MVT::i32, 0, 
/*43399*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43411*/   /*Scope*/ 35|128,1/*163*/, /*->43576*/
/*43413*/     OPC_MoveChild, 0,
/*43415*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43418*/     OPC_Scope, 51, /*->43471*/ // 3 children in Scope
/*43420*/       OPC_RecordChild0, // #0 = $c
/*43421*/       OPC_MoveChild, 1,
/*43423*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43426*/       OPC_RecordChild0, // #1 = $a
/*43427*/       OPC_CheckChild0Type, MVT::f64,
/*43429*/       OPC_RecordChild1, // #2 = $b
/*43430*/       OPC_MoveChild, 2,
/*43432*/       OPC_CheckCondCode, ISD::SETOEQ,
/*43434*/       OPC_MoveParent,
/*43435*/       OPC_MoveParent,
/*43436*/       OPC_MoveParent,
/*43437*/       OPC_MoveChild, 1,
/*43439*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43450*/       OPC_MoveParent,
/*43451*/       OPC_CheckType, MVT::i1,
/*43453*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43456*/       OPC_EmitInteger, MVT::i32, 0, 
/*43459*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43471*/     /*Scope*/ 51, /*->43523*/
/*43472*/       OPC_MoveChild, 0,
/*43474*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43477*/       OPC_RecordChild0, // #0 = $a
/*43478*/       OPC_CheckChild0Type, MVT::f64,
/*43480*/       OPC_RecordChild1, // #1 = $b
/*43481*/       OPC_MoveChild, 2,
/*43483*/       OPC_CheckCondCode, ISD::SETOEQ,
/*43485*/       OPC_MoveParent,
/*43486*/       OPC_MoveParent,
/*43487*/       OPC_MoveChild, 1,
/*43489*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43500*/       OPC_MoveParent,
/*43501*/       OPC_MoveParent,
/*43502*/       OPC_RecordChild1, // #2 = $c
/*43503*/       OPC_CheckType, MVT::i1,
/*43505*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43508*/       OPC_EmitInteger, MVT::i32, 0, 
/*43511*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43523*/     /*Scope*/ 51, /*->43575*/
/*43524*/       OPC_RecordChild0, // #0 = $c
/*43525*/       OPC_MoveChild, 1,
/*43527*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43538*/       OPC_MoveParent,
/*43539*/       OPC_MoveParent,
/*43540*/       OPC_MoveChild, 1,
/*43542*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43545*/       OPC_RecordChild0, // #1 = $a
/*43546*/       OPC_CheckChild0Type, MVT::f64,
/*43548*/       OPC_RecordChild1, // #2 = $b
/*43549*/       OPC_MoveChild, 2,
/*43551*/       OPC_CheckCondCode, ISD::SETOEQ,
/*43553*/       OPC_MoveParent,
/*43554*/       OPC_MoveParent,
/*43555*/       OPC_CheckType, MVT::i1,
/*43557*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43560*/       OPC_EmitInteger, MVT::i32, 0, 
/*43563*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 14
                // Dst: (SETPEQf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43575*/     0, /*End of Scope*/
/*43576*/   /*Scope*/ 56, /*->43633*/
/*43577*/     OPC_RecordChild0, // #0 = $c
/*43578*/     OPC_MoveChild, 1,
/*43580*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43583*/     OPC_MoveChild, 0,
/*43585*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43588*/     OPC_RecordChild0, // #1 = $a
/*43589*/     OPC_CheckChild0Type, MVT::f64,
/*43591*/     OPC_RecordChild1, // #2 = $b
/*43592*/     OPC_MoveChild, 2,
/*43594*/     OPC_CheckCondCode, ISD::SETOEQ,
/*43596*/     OPC_MoveParent,
/*43597*/     OPC_MoveParent,
/*43598*/     OPC_MoveChild, 1,
/*43600*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43611*/     OPC_MoveParent,
/*43612*/     OPC_MoveParent,
/*43613*/     OPC_CheckType, MVT::i1,
/*43615*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43618*/     OPC_EmitInteger, MVT::i32, 0, 
/*43621*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPEQf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43633*/   /*Scope*/ 35|128,1/*163*/, /*->43798*/
/*43635*/     OPC_MoveChild, 0,
/*43637*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43640*/     OPC_Scope, 51, /*->43693*/ // 3 children in Scope
/*43642*/       OPC_RecordChild0, // #0 = $c
/*43643*/       OPC_MoveChild, 1,
/*43645*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43648*/       OPC_RecordChild0, // #1 = $a
/*43649*/       OPC_CheckChild0Type, MVT::f64,
/*43651*/       OPC_RecordChild1, // #2 = $b
/*43652*/       OPC_MoveChild, 2,
/*43654*/       OPC_CheckCondCode, ISD::SETUNE,
/*43656*/       OPC_MoveParent,
/*43657*/       OPC_MoveParent,
/*43658*/       OPC_MoveParent,
/*43659*/       OPC_MoveChild, 1,
/*43661*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43672*/       OPC_MoveParent,
/*43673*/       OPC_CheckType, MVT::i1,
/*43675*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43678*/       OPC_EmitInteger, MVT::i32, 0, 
/*43681*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43693*/     /*Scope*/ 51, /*->43745*/
/*43694*/       OPC_MoveChild, 0,
/*43696*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43699*/       OPC_RecordChild0, // #0 = $a
/*43700*/       OPC_CheckChild0Type, MVT::f64,
/*43702*/       OPC_RecordChild1, // #1 = $b
/*43703*/       OPC_MoveChild, 2,
/*43705*/       OPC_CheckCondCode, ISD::SETUNE,
/*43707*/       OPC_MoveParent,
/*43708*/       OPC_MoveParent,
/*43709*/       OPC_MoveChild, 1,
/*43711*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43722*/       OPC_MoveParent,
/*43723*/       OPC_MoveParent,
/*43724*/       OPC_RecordChild1, // #2 = $c
/*43725*/       OPC_CheckType, MVT::i1,
/*43727*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43730*/       OPC_EmitInteger, MVT::i32, 0, 
/*43733*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43745*/     /*Scope*/ 51, /*->43797*/
/*43746*/       OPC_RecordChild0, // #0 = $c
/*43747*/       OPC_MoveChild, 1,
/*43749*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43760*/       OPC_MoveParent,
/*43761*/       OPC_MoveParent,
/*43762*/       OPC_MoveChild, 1,
/*43764*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43767*/       OPC_RecordChild0, // #1 = $a
/*43768*/       OPC_CheckChild0Type, MVT::f64,
/*43770*/       OPC_RecordChild1, // #2 = $b
/*43771*/       OPC_MoveChild, 2,
/*43773*/       OPC_CheckCondCode, ISD::SETUNE,
/*43775*/       OPC_MoveParent,
/*43776*/       OPC_MoveParent,
/*43777*/       OPC_CheckType, MVT::i1,
/*43779*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43782*/       OPC_EmitInteger, MVT::i32, 0, 
/*43785*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43797*/     0, /*End of Scope*/
/*43798*/   /*Scope*/ 56, /*->43855*/
/*43799*/     OPC_RecordChild0, // #0 = $c
/*43800*/     OPC_MoveChild, 1,
/*43802*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43805*/     OPC_MoveChild, 0,
/*43807*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43810*/     OPC_RecordChild0, // #1 = $a
/*43811*/     OPC_CheckChild0Type, MVT::f64,
/*43813*/     OPC_RecordChild1, // #2 = $b
/*43814*/     OPC_MoveChild, 2,
/*43816*/     OPC_CheckCondCode, ISD::SETUNE,
/*43818*/     OPC_MoveParent,
/*43819*/     OPC_MoveParent,
/*43820*/     OPC_MoveChild, 1,
/*43822*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43833*/     OPC_MoveParent,
/*43834*/     OPC_MoveParent,
/*43835*/     OPC_CheckType, MVT::i1,
/*43837*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43840*/     OPC_EmitInteger, MVT::i32, 0, 
/*43843*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43855*/   /*Scope*/ 35|128,1/*163*/, /*->44020*/
/*43857*/     OPC_MoveChild, 0,
/*43859*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*43862*/     OPC_Scope, 51, /*->43915*/ // 3 children in Scope
/*43864*/       OPC_RecordChild0, // #0 = $c
/*43865*/       OPC_MoveChild, 1,
/*43867*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43870*/       OPC_RecordChild0, // #1 = $a
/*43871*/       OPC_CheckChild0Type, MVT::f64,
/*43873*/       OPC_RecordChild1, // #2 = $b
/*43874*/       OPC_MoveChild, 2,
/*43876*/       OPC_CheckCondCode, ISD::SETONE,
/*43878*/       OPC_MoveParent,
/*43879*/       OPC_MoveParent,
/*43880*/       OPC_MoveParent,
/*43881*/       OPC_MoveChild, 1,
/*43883*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43894*/       OPC_MoveParent,
/*43895*/       OPC_CheckType, MVT::i1,
/*43897*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43900*/       OPC_EmitInteger, MVT::i32, 0, 
/*43903*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43915*/     /*Scope*/ 51, /*->43967*/
/*43916*/       OPC_MoveChild, 0,
/*43918*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43921*/       OPC_RecordChild0, // #0 = $a
/*43922*/       OPC_CheckChild0Type, MVT::f64,
/*43924*/       OPC_RecordChild1, // #1 = $b
/*43925*/       OPC_MoveChild, 2,
/*43927*/       OPC_CheckCondCode, ISD::SETONE,
/*43929*/       OPC_MoveParent,
/*43930*/       OPC_MoveParent,
/*43931*/       OPC_MoveChild, 1,
/*43933*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43944*/       OPC_MoveParent,
/*43945*/       OPC_MoveParent,
/*43946*/       OPC_RecordChild1, // #2 = $c
/*43947*/       OPC_CheckType, MVT::i1,
/*43949*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*43952*/       OPC_EmitInteger, MVT::i32, 0, 
/*43955*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*43967*/     /*Scope*/ 51, /*->44019*/
/*43968*/       OPC_RecordChild0, // #0 = $c
/*43969*/       OPC_MoveChild, 1,
/*43971*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43982*/       OPC_MoveParent,
/*43983*/       OPC_MoveParent,
/*43984*/       OPC_MoveChild, 1,
/*43986*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*43989*/       OPC_RecordChild0, // #1 = $a
/*43990*/       OPC_CheckChild0Type, MVT::f64,
/*43992*/       OPC_RecordChild1, // #2 = $b
/*43993*/       OPC_MoveChild, 2,
/*43995*/       OPC_CheckCondCode, ISD::SETONE,
/*43997*/       OPC_MoveParent,
/*43998*/       OPC_MoveParent,
/*43999*/       OPC_CheckType, MVT::i1,
/*44001*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44004*/       OPC_EmitInteger, MVT::i32, 0, 
/*44007*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 14
                // Dst: (SETPNEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44019*/     0, /*End of Scope*/
/*44020*/   /*Scope*/ 56, /*->44077*/
/*44021*/     OPC_RecordChild0, // #0 = $c
/*44022*/     OPC_MoveChild, 1,
/*44024*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44027*/     OPC_MoveChild, 0,
/*44029*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44032*/     OPC_RecordChild0, // #1 = $a
/*44033*/     OPC_CheckChild0Type, MVT::f64,
/*44035*/     OPC_RecordChild1, // #2 = $b
/*44036*/     OPC_MoveChild, 2,
/*44038*/     OPC_CheckCondCode, ISD::SETONE,
/*44040*/     OPC_MoveParent,
/*44041*/     OPC_MoveParent,
/*44042*/     OPC_MoveChild, 1,
/*44044*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44055*/     OPC_MoveParent,
/*44056*/     OPC_MoveParent,
/*44057*/     OPC_CheckType, MVT::i1,
/*44059*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44062*/     OPC_EmitInteger, MVT::i32, 0, 
/*44065*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPNEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44077*/   /*Scope*/ 35|128,1/*163*/, /*->44242*/
/*44079*/     OPC_MoveChild, 0,
/*44081*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44084*/     OPC_Scope, 51, /*->44137*/ // 3 children in Scope
/*44086*/       OPC_RecordChild0, // #0 = $c
/*44087*/       OPC_MoveChild, 1,
/*44089*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44092*/       OPC_RecordChild0, // #1 = $a
/*44093*/       OPC_CheckChild0Type, MVT::f64,
/*44095*/       OPC_RecordChild1, // #2 = $b
/*44096*/       OPC_MoveChild, 2,
/*44098*/       OPC_CheckCondCode, ISD::SETULT,
/*44100*/       OPC_MoveParent,
/*44101*/       OPC_MoveParent,
/*44102*/       OPC_MoveParent,
/*44103*/       OPC_MoveChild, 1,
/*44105*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44116*/       OPC_MoveParent,
/*44117*/       OPC_CheckType, MVT::i1,
/*44119*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44122*/       OPC_EmitInteger, MVT::i32, 0, 
/*44125*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44137*/     /*Scope*/ 51, /*->44189*/
/*44138*/       OPC_MoveChild, 0,
/*44140*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44143*/       OPC_RecordChild0, // #0 = $a
/*44144*/       OPC_CheckChild0Type, MVT::f64,
/*44146*/       OPC_RecordChild1, // #1 = $b
/*44147*/       OPC_MoveChild, 2,
/*44149*/       OPC_CheckCondCode, ISD::SETULT,
/*44151*/       OPC_MoveParent,
/*44152*/       OPC_MoveParent,
/*44153*/       OPC_MoveChild, 1,
/*44155*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44166*/       OPC_MoveParent,
/*44167*/       OPC_MoveParent,
/*44168*/       OPC_RecordChild1, // #2 = $c
/*44169*/       OPC_CheckType, MVT::i1,
/*44171*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44174*/       OPC_EmitInteger, MVT::i32, 0, 
/*44177*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44189*/     /*Scope*/ 51, /*->44241*/
/*44190*/       OPC_RecordChild0, // #0 = $c
/*44191*/       OPC_MoveChild, 1,
/*44193*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44204*/       OPC_MoveParent,
/*44205*/       OPC_MoveParent,
/*44206*/       OPC_MoveChild, 1,
/*44208*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44211*/       OPC_RecordChild0, // #1 = $a
/*44212*/       OPC_CheckChild0Type, MVT::f64,
/*44214*/       OPC_RecordChild1, // #2 = $b
/*44215*/       OPC_MoveChild, 2,
/*44217*/       OPC_CheckCondCode, ISD::SETULT,
/*44219*/       OPC_MoveParent,
/*44220*/       OPC_MoveParent,
/*44221*/       OPC_CheckType, MVT::i1,
/*44223*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44226*/       OPC_EmitInteger, MVT::i32, 0, 
/*44229*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44241*/     0, /*End of Scope*/
/*44242*/   /*Scope*/ 56, /*->44299*/
/*44243*/     OPC_RecordChild0, // #0 = $c
/*44244*/     OPC_MoveChild, 1,
/*44246*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44249*/     OPC_MoveChild, 0,
/*44251*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44254*/     OPC_RecordChild0, // #1 = $a
/*44255*/     OPC_CheckChild0Type, MVT::f64,
/*44257*/     OPC_RecordChild1, // #2 = $b
/*44258*/     OPC_MoveChild, 2,
/*44260*/     OPC_CheckCondCode, ISD::SETULT,
/*44262*/     OPC_MoveParent,
/*44263*/     OPC_MoveParent,
/*44264*/     OPC_MoveChild, 1,
/*44266*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44277*/     OPC_MoveParent,
/*44278*/     OPC_MoveParent,
/*44279*/     OPC_CheckType, MVT::i1,
/*44281*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44284*/     OPC_EmitInteger, MVT::i32, 0, 
/*44287*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44299*/   /*Scope*/ 35|128,1/*163*/, /*->44464*/
/*44301*/     OPC_MoveChild, 0,
/*44303*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44306*/     OPC_Scope, 51, /*->44359*/ // 3 children in Scope
/*44308*/       OPC_RecordChild0, // #0 = $c
/*44309*/       OPC_MoveChild, 1,
/*44311*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44314*/       OPC_RecordChild0, // #1 = $a
/*44315*/       OPC_CheckChild0Type, MVT::f64,
/*44317*/       OPC_RecordChild1, // #2 = $b
/*44318*/       OPC_MoveChild, 2,
/*44320*/       OPC_CheckCondCode, ISD::SETOLT,
/*44322*/       OPC_MoveParent,
/*44323*/       OPC_MoveParent,
/*44324*/       OPC_MoveParent,
/*44325*/       OPC_MoveChild, 1,
/*44327*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44338*/       OPC_MoveParent,
/*44339*/       OPC_CheckType, MVT::i1,
/*44341*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44344*/       OPC_EmitInteger, MVT::i32, 0, 
/*44347*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44359*/     /*Scope*/ 51, /*->44411*/
/*44360*/       OPC_MoveChild, 0,
/*44362*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44365*/       OPC_RecordChild0, // #0 = $a
/*44366*/       OPC_CheckChild0Type, MVT::f64,
/*44368*/       OPC_RecordChild1, // #1 = $b
/*44369*/       OPC_MoveChild, 2,
/*44371*/       OPC_CheckCondCode, ISD::SETOLT,
/*44373*/       OPC_MoveParent,
/*44374*/       OPC_MoveParent,
/*44375*/       OPC_MoveChild, 1,
/*44377*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44388*/       OPC_MoveParent,
/*44389*/       OPC_MoveParent,
/*44390*/       OPC_RecordChild1, // #2 = $c
/*44391*/       OPC_CheckType, MVT::i1,
/*44393*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44396*/       OPC_EmitInteger, MVT::i32, 0, 
/*44399*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44411*/     /*Scope*/ 51, /*->44463*/
/*44412*/       OPC_RecordChild0, // #0 = $c
/*44413*/       OPC_MoveChild, 1,
/*44415*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44426*/       OPC_MoveParent,
/*44427*/       OPC_MoveParent,
/*44428*/       OPC_MoveChild, 1,
/*44430*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44433*/       OPC_RecordChild0, // #1 = $a
/*44434*/       OPC_CheckChild0Type, MVT::f64,
/*44436*/       OPC_RecordChild1, // #2 = $b
/*44437*/       OPC_MoveChild, 2,
/*44439*/       OPC_CheckCondCode, ISD::SETOLT,
/*44441*/       OPC_MoveParent,
/*44442*/       OPC_MoveParent,
/*44443*/       OPC_CheckType, MVT::i1,
/*44445*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44448*/       OPC_EmitInteger, MVT::i32, 0, 
/*44451*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 14
                // Dst: (SETPLTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44463*/     0, /*End of Scope*/
/*44464*/   /*Scope*/ 56, /*->44521*/
/*44465*/     OPC_RecordChild0, // #0 = $c
/*44466*/     OPC_MoveChild, 1,
/*44468*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44471*/     OPC_MoveChild, 0,
/*44473*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44476*/     OPC_RecordChild0, // #1 = $a
/*44477*/     OPC_CheckChild0Type, MVT::f64,
/*44479*/     OPC_RecordChild1, // #2 = $b
/*44480*/     OPC_MoveChild, 2,
/*44482*/     OPC_CheckCondCode, ISD::SETOLT,
/*44484*/     OPC_MoveParent,
/*44485*/     OPC_MoveParent,
/*44486*/     OPC_MoveChild, 1,
/*44488*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44499*/     OPC_MoveParent,
/*44500*/     OPC_MoveParent,
/*44501*/     OPC_CheckType, MVT::i1,
/*44503*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44506*/     OPC_EmitInteger, MVT::i32, 0, 
/*44509*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44521*/   /*Scope*/ 35|128,1/*163*/, /*->44686*/
/*44523*/     OPC_MoveChild, 0,
/*44525*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44528*/     OPC_Scope, 51, /*->44581*/ // 3 children in Scope
/*44530*/       OPC_RecordChild0, // #0 = $c
/*44531*/       OPC_MoveChild, 1,
/*44533*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44536*/       OPC_RecordChild0, // #1 = $a
/*44537*/       OPC_CheckChild0Type, MVT::f64,
/*44539*/       OPC_RecordChild1, // #2 = $b
/*44540*/       OPC_MoveChild, 2,
/*44542*/       OPC_CheckCondCode, ISD::SETULE,
/*44544*/       OPC_MoveParent,
/*44545*/       OPC_MoveParent,
/*44546*/       OPC_MoveParent,
/*44547*/       OPC_MoveChild, 1,
/*44549*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44560*/       OPC_MoveParent,
/*44561*/       OPC_CheckType, MVT::i1,
/*44563*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44566*/       OPC_EmitInteger, MVT::i32, 0, 
/*44569*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44581*/     /*Scope*/ 51, /*->44633*/
/*44582*/       OPC_MoveChild, 0,
/*44584*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44587*/       OPC_RecordChild0, // #0 = $a
/*44588*/       OPC_CheckChild0Type, MVT::f64,
/*44590*/       OPC_RecordChild1, // #1 = $b
/*44591*/       OPC_MoveChild, 2,
/*44593*/       OPC_CheckCondCode, ISD::SETULE,
/*44595*/       OPC_MoveParent,
/*44596*/       OPC_MoveParent,
/*44597*/       OPC_MoveChild, 1,
/*44599*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44610*/       OPC_MoveParent,
/*44611*/       OPC_MoveParent,
/*44612*/       OPC_RecordChild1, // #2 = $c
/*44613*/       OPC_CheckType, MVT::i1,
/*44615*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44618*/       OPC_EmitInteger, MVT::i32, 0, 
/*44621*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44633*/     /*Scope*/ 51, /*->44685*/
/*44634*/       OPC_RecordChild0, // #0 = $c
/*44635*/       OPC_MoveChild, 1,
/*44637*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44648*/       OPC_MoveParent,
/*44649*/       OPC_MoveParent,
/*44650*/       OPC_MoveChild, 1,
/*44652*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44655*/       OPC_RecordChild0, // #1 = $a
/*44656*/       OPC_CheckChild0Type, MVT::f64,
/*44658*/       OPC_RecordChild1, // #2 = $b
/*44659*/       OPC_MoveChild, 2,
/*44661*/       OPC_CheckCondCode, ISD::SETULE,
/*44663*/       OPC_MoveParent,
/*44664*/       OPC_MoveParent,
/*44665*/       OPC_CheckType, MVT::i1,
/*44667*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44670*/       OPC_EmitInteger, MVT::i32, 0, 
/*44673*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44685*/     0, /*End of Scope*/
/*44686*/   /*Scope*/ 56, /*->44743*/
/*44687*/     OPC_RecordChild0, // #0 = $c
/*44688*/     OPC_MoveChild, 1,
/*44690*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44693*/     OPC_MoveChild, 0,
/*44695*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44698*/     OPC_RecordChild0, // #1 = $a
/*44699*/     OPC_CheckChild0Type, MVT::f64,
/*44701*/     OPC_RecordChild1, // #2 = $b
/*44702*/     OPC_MoveChild, 2,
/*44704*/     OPC_CheckCondCode, ISD::SETULE,
/*44706*/     OPC_MoveParent,
/*44707*/     OPC_MoveParent,
/*44708*/     OPC_MoveChild, 1,
/*44710*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44721*/     OPC_MoveParent,
/*44722*/     OPC_MoveParent,
/*44723*/     OPC_CheckType, MVT::i1,
/*44725*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44728*/     OPC_EmitInteger, MVT::i32, 0, 
/*44731*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44743*/   /*Scope*/ 35|128,1/*163*/, /*->44908*/
/*44745*/     OPC_MoveChild, 0,
/*44747*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44750*/     OPC_Scope, 51, /*->44803*/ // 3 children in Scope
/*44752*/       OPC_RecordChild0, // #0 = $c
/*44753*/       OPC_MoveChild, 1,
/*44755*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44758*/       OPC_RecordChild0, // #1 = $a
/*44759*/       OPC_CheckChild0Type, MVT::f64,
/*44761*/       OPC_RecordChild1, // #2 = $b
/*44762*/       OPC_MoveChild, 2,
/*44764*/       OPC_CheckCondCode, ISD::SETOLE,
/*44766*/       OPC_MoveParent,
/*44767*/       OPC_MoveParent,
/*44768*/       OPC_MoveParent,
/*44769*/       OPC_MoveChild, 1,
/*44771*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44782*/       OPC_MoveParent,
/*44783*/       OPC_CheckType, MVT::i1,
/*44785*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44788*/       OPC_EmitInteger, MVT::i32, 0, 
/*44791*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44803*/     /*Scope*/ 51, /*->44855*/
/*44804*/       OPC_MoveChild, 0,
/*44806*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44809*/       OPC_RecordChild0, // #0 = $a
/*44810*/       OPC_CheckChild0Type, MVT::f64,
/*44812*/       OPC_RecordChild1, // #1 = $b
/*44813*/       OPC_MoveChild, 2,
/*44815*/       OPC_CheckCondCode, ISD::SETOLE,
/*44817*/       OPC_MoveParent,
/*44818*/       OPC_MoveParent,
/*44819*/       OPC_MoveChild, 1,
/*44821*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44832*/       OPC_MoveParent,
/*44833*/       OPC_MoveParent,
/*44834*/       OPC_RecordChild1, // #2 = $c
/*44835*/       OPC_CheckType, MVT::i1,
/*44837*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44840*/       OPC_EmitInteger, MVT::i32, 0, 
/*44843*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44855*/     /*Scope*/ 51, /*->44907*/
/*44856*/       OPC_RecordChild0, // #0 = $c
/*44857*/       OPC_MoveChild, 1,
/*44859*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44870*/       OPC_MoveParent,
/*44871*/       OPC_MoveParent,
/*44872*/       OPC_MoveChild, 1,
/*44874*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44877*/       OPC_RecordChild0, // #1 = $a
/*44878*/       OPC_CheckChild0Type, MVT::f64,
/*44880*/       OPC_RecordChild1, // #2 = $b
/*44881*/       OPC_MoveChild, 2,
/*44883*/       OPC_CheckCondCode, ISD::SETOLE,
/*44885*/       OPC_MoveParent,
/*44886*/       OPC_MoveParent,
/*44887*/       OPC_CheckType, MVT::i1,
/*44889*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44892*/       OPC_EmitInteger, MVT::i32, 0, 
/*44895*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 14
                // Dst: (SETPLEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44907*/     0, /*End of Scope*/
/*44908*/   /*Scope*/ 56, /*->44965*/
/*44909*/     OPC_RecordChild0, // #0 = $c
/*44910*/     OPC_MoveChild, 1,
/*44912*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44915*/     OPC_MoveChild, 0,
/*44917*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44920*/     OPC_RecordChild0, // #1 = $a
/*44921*/     OPC_CheckChild0Type, MVT::f64,
/*44923*/     OPC_RecordChild1, // #2 = $b
/*44924*/     OPC_MoveChild, 2,
/*44926*/     OPC_CheckCondCode, ISD::SETOLE,
/*44928*/     OPC_MoveParent,
/*44929*/     OPC_MoveParent,
/*44930*/     OPC_MoveChild, 1,
/*44932*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44943*/     OPC_MoveParent,
/*44944*/     OPC_MoveParent,
/*44945*/     OPC_CheckType, MVT::i1,
/*44947*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*44950*/     OPC_EmitInteger, MVT::i32, 0, 
/*44953*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPLEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*44965*/   /*Scope*/ 35|128,1/*163*/, /*->45130*/
/*44967*/     OPC_MoveChild, 0,
/*44969*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*44972*/     OPC_Scope, 51, /*->45025*/ // 3 children in Scope
/*44974*/       OPC_RecordChild0, // #0 = $c
/*44975*/       OPC_MoveChild, 1,
/*44977*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*44980*/       OPC_RecordChild0, // #1 = $a
/*44981*/       OPC_CheckChild0Type, MVT::f64,
/*44983*/       OPC_RecordChild1, // #2 = $b
/*44984*/       OPC_MoveChild, 2,
/*44986*/       OPC_CheckCondCode, ISD::SETUGT,
/*44988*/       OPC_MoveParent,
/*44989*/       OPC_MoveParent,
/*44990*/       OPC_MoveParent,
/*44991*/       OPC_MoveChild, 1,
/*44993*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45004*/       OPC_MoveParent,
/*45005*/       OPC_CheckType, MVT::i1,
/*45007*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45010*/       OPC_EmitInteger, MVT::i32, 0, 
/*45013*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45025*/     /*Scope*/ 51, /*->45077*/
/*45026*/       OPC_MoveChild, 0,
/*45028*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45031*/       OPC_RecordChild0, // #0 = $a
/*45032*/       OPC_CheckChild0Type, MVT::f64,
/*45034*/       OPC_RecordChild1, // #1 = $b
/*45035*/       OPC_MoveChild, 2,
/*45037*/       OPC_CheckCondCode, ISD::SETUGT,
/*45039*/       OPC_MoveParent,
/*45040*/       OPC_MoveParent,
/*45041*/       OPC_MoveChild, 1,
/*45043*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45054*/       OPC_MoveParent,
/*45055*/       OPC_MoveParent,
/*45056*/       OPC_RecordChild1, // #2 = $c
/*45057*/       OPC_CheckType, MVT::i1,
/*45059*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45062*/       OPC_EmitInteger, MVT::i32, 0, 
/*45065*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45077*/     /*Scope*/ 51, /*->45129*/
/*45078*/       OPC_RecordChild0, // #0 = $c
/*45079*/       OPC_MoveChild, 1,
/*45081*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45092*/       OPC_MoveParent,
/*45093*/       OPC_MoveParent,
/*45094*/       OPC_MoveChild, 1,
/*45096*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45099*/       OPC_RecordChild0, // #1 = $a
/*45100*/       OPC_CheckChild0Type, MVT::f64,
/*45102*/       OPC_RecordChild1, // #2 = $b
/*45103*/       OPC_MoveChild, 2,
/*45105*/       OPC_CheckCondCode, ISD::SETUGT,
/*45107*/       OPC_MoveParent,
/*45108*/       OPC_MoveParent,
/*45109*/       OPC_CheckType, MVT::i1,
/*45111*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45114*/       OPC_EmitInteger, MVT::i32, 0, 
/*45117*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45129*/     0, /*End of Scope*/
/*45130*/   /*Scope*/ 56, /*->45187*/
/*45131*/     OPC_RecordChild0, // #0 = $c
/*45132*/     OPC_MoveChild, 1,
/*45134*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45137*/     OPC_MoveChild, 0,
/*45139*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45142*/     OPC_RecordChild0, // #1 = $a
/*45143*/     OPC_CheckChild0Type, MVT::f64,
/*45145*/     OPC_RecordChild1, // #2 = $b
/*45146*/     OPC_MoveChild, 2,
/*45148*/     OPC_CheckCondCode, ISD::SETUGT,
/*45150*/     OPC_MoveParent,
/*45151*/     OPC_MoveParent,
/*45152*/     OPC_MoveChild, 1,
/*45154*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45165*/     OPC_MoveParent,
/*45166*/     OPC_MoveParent,
/*45167*/     OPC_CheckType, MVT::i1,
/*45169*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45172*/     OPC_EmitInteger, MVT::i32, 0, 
/*45175*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45187*/   /*Scope*/ 35|128,1/*163*/, /*->45352*/
/*45189*/     OPC_MoveChild, 0,
/*45191*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45194*/     OPC_Scope, 51, /*->45247*/ // 3 children in Scope
/*45196*/       OPC_RecordChild0, // #0 = $c
/*45197*/       OPC_MoveChild, 1,
/*45199*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45202*/       OPC_RecordChild0, // #1 = $a
/*45203*/       OPC_CheckChild0Type, MVT::f64,
/*45205*/       OPC_RecordChild1, // #2 = $b
/*45206*/       OPC_MoveChild, 2,
/*45208*/       OPC_CheckCondCode, ISD::SETOGT,
/*45210*/       OPC_MoveParent,
/*45211*/       OPC_MoveParent,
/*45212*/       OPC_MoveParent,
/*45213*/       OPC_MoveChild, 1,
/*45215*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45226*/       OPC_MoveParent,
/*45227*/       OPC_CheckType, MVT::i1,
/*45229*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45232*/       OPC_EmitInteger, MVT::i32, 0, 
/*45235*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45247*/     /*Scope*/ 51, /*->45299*/
/*45248*/       OPC_MoveChild, 0,
/*45250*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45253*/       OPC_RecordChild0, // #0 = $a
/*45254*/       OPC_CheckChild0Type, MVT::f64,
/*45256*/       OPC_RecordChild1, // #1 = $b
/*45257*/       OPC_MoveChild, 2,
/*45259*/       OPC_CheckCondCode, ISD::SETOGT,
/*45261*/       OPC_MoveParent,
/*45262*/       OPC_MoveParent,
/*45263*/       OPC_MoveChild, 1,
/*45265*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45276*/       OPC_MoveParent,
/*45277*/       OPC_MoveParent,
/*45278*/       OPC_RecordChild1, // #2 = $c
/*45279*/       OPC_CheckType, MVT::i1,
/*45281*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45284*/       OPC_EmitInteger, MVT::i32, 0, 
/*45287*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45299*/     /*Scope*/ 51, /*->45351*/
/*45300*/       OPC_RecordChild0, // #0 = $c
/*45301*/       OPC_MoveChild, 1,
/*45303*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45314*/       OPC_MoveParent,
/*45315*/       OPC_MoveParent,
/*45316*/       OPC_MoveChild, 1,
/*45318*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45321*/       OPC_RecordChild0, // #1 = $a
/*45322*/       OPC_CheckChild0Type, MVT::f64,
/*45324*/       OPC_RecordChild1, // #2 = $b
/*45325*/       OPC_MoveChild, 2,
/*45327*/       OPC_CheckCondCode, ISD::SETOGT,
/*45329*/       OPC_MoveParent,
/*45330*/       OPC_MoveParent,
/*45331*/       OPC_CheckType, MVT::i1,
/*45333*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45336*/       OPC_EmitInteger, MVT::i32, 0, 
/*45339*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 14
                // Dst: (SETPGTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45351*/     0, /*End of Scope*/
/*45352*/   /*Scope*/ 56, /*->45409*/
/*45353*/     OPC_RecordChild0, // #0 = $c
/*45354*/     OPC_MoveChild, 1,
/*45356*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45359*/     OPC_MoveChild, 0,
/*45361*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45364*/     OPC_RecordChild0, // #1 = $a
/*45365*/     OPC_CheckChild0Type, MVT::f64,
/*45367*/     OPC_RecordChild1, // #2 = $b
/*45368*/     OPC_MoveChild, 2,
/*45370*/     OPC_CheckCondCode, ISD::SETOGT,
/*45372*/     OPC_MoveParent,
/*45373*/     OPC_MoveParent,
/*45374*/     OPC_MoveChild, 1,
/*45376*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45387*/     OPC_MoveParent,
/*45388*/     OPC_MoveParent,
/*45389*/     OPC_CheckType, MVT::i1,
/*45391*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45394*/     OPC_EmitInteger, MVT::i32, 0, 
/*45397*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGTf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45409*/   /*Scope*/ 35|128,1/*163*/, /*->45574*/
/*45411*/     OPC_MoveChild, 0,
/*45413*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45416*/     OPC_Scope, 51, /*->45469*/ // 3 children in Scope
/*45418*/       OPC_RecordChild0, // #0 = $c
/*45419*/       OPC_MoveChild, 1,
/*45421*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45424*/       OPC_RecordChild0, // #1 = $a
/*45425*/       OPC_CheckChild0Type, MVT::f64,
/*45427*/       OPC_RecordChild1, // #2 = $b
/*45428*/       OPC_MoveChild, 2,
/*45430*/       OPC_CheckCondCode, ISD::SETUGE,
/*45432*/       OPC_MoveParent,
/*45433*/       OPC_MoveParent,
/*45434*/       OPC_MoveParent,
/*45435*/       OPC_MoveChild, 1,
/*45437*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45448*/       OPC_MoveParent,
/*45449*/       OPC_CheckType, MVT::i1,
/*45451*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45454*/       OPC_EmitInteger, MVT::i32, 0, 
/*45457*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45469*/     /*Scope*/ 51, /*->45521*/
/*45470*/       OPC_MoveChild, 0,
/*45472*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45475*/       OPC_RecordChild0, // #0 = $a
/*45476*/       OPC_CheckChild0Type, MVT::f64,
/*45478*/       OPC_RecordChild1, // #1 = $b
/*45479*/       OPC_MoveChild, 2,
/*45481*/       OPC_CheckCondCode, ISD::SETUGE,
/*45483*/       OPC_MoveParent,
/*45484*/       OPC_MoveParent,
/*45485*/       OPC_MoveChild, 1,
/*45487*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45498*/       OPC_MoveParent,
/*45499*/       OPC_MoveParent,
/*45500*/       OPC_RecordChild1, // #2 = $c
/*45501*/       OPC_CheckType, MVT::i1,
/*45503*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45506*/       OPC_EmitInteger, MVT::i32, 0, 
/*45509*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45521*/     /*Scope*/ 51, /*->45573*/
/*45522*/       OPC_RecordChild0, // #0 = $c
/*45523*/       OPC_MoveChild, 1,
/*45525*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45536*/       OPC_MoveParent,
/*45537*/       OPC_MoveParent,
/*45538*/       OPC_MoveChild, 1,
/*45540*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45543*/       OPC_RecordChild0, // #1 = $a
/*45544*/       OPC_CheckChild0Type, MVT::f64,
/*45546*/       OPC_RecordChild1, // #2 = $b
/*45547*/       OPC_MoveChild, 2,
/*45549*/       OPC_CheckCondCode, ISD::SETUGE,
/*45551*/       OPC_MoveParent,
/*45552*/       OPC_MoveParent,
/*45553*/       OPC_CheckType, MVT::i1,
/*45555*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45558*/       OPC_EmitInteger, MVT::i32, 0, 
/*45561*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_u), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45573*/     0, /*End of Scope*/
/*45574*/   /*Scope*/ 56, /*->45631*/
/*45575*/     OPC_RecordChild0, // #0 = $c
/*45576*/     OPC_MoveChild, 1,
/*45578*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45581*/     OPC_MoveChild, 0,
/*45583*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45586*/     OPC_RecordChild0, // #1 = $a
/*45587*/     OPC_CheckChild0Type, MVT::f64,
/*45589*/     OPC_RecordChild1, // #2 = $b
/*45590*/     OPC_MoveChild, 2,
/*45592*/     OPC_CheckCondCode, ISD::SETUGE,
/*45594*/     OPC_MoveParent,
/*45595*/     OPC_MoveParent,
/*45596*/     OPC_MoveChild, 1,
/*45598*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45609*/     OPC_MoveParent,
/*45610*/     OPC_MoveParent,
/*45611*/     OPC_CheckType, MVT::i1,
/*45613*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45616*/     OPC_EmitInteger, MVT::i32, 0, 
/*45619*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_u), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEf64rr_xor_not_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45631*/   /*Scope*/ 35|128,1/*163*/, /*->45796*/
/*45633*/     OPC_MoveChild, 0,
/*45635*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45638*/     OPC_Scope, 51, /*->45691*/ // 3 children in Scope
/*45640*/       OPC_RecordChild0, // #0 = $c
/*45641*/       OPC_MoveChild, 1,
/*45643*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45646*/       OPC_RecordChild0, // #1 = $a
/*45647*/       OPC_CheckChild0Type, MVT::f64,
/*45649*/       OPC_RecordChild1, // #2 = $b
/*45650*/       OPC_MoveChild, 2,
/*45652*/       OPC_CheckCondCode, ISD::SETOGE,
/*45654*/       OPC_MoveParent,
/*45655*/       OPC_MoveParent,
/*45656*/       OPC_MoveParent,
/*45657*/       OPC_MoveChild, 1,
/*45659*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45670*/       OPC_MoveParent,
/*45671*/       OPC_CheckType, MVT::i1,
/*45673*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45676*/       OPC_EmitInteger, MVT::i32, 0, 
/*45679*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)), -1:i1) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45691*/     /*Scope*/ 51, /*->45743*/
/*45692*/       OPC_MoveChild, 0,
/*45694*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45697*/       OPC_RecordChild0, // #0 = $a
/*45698*/       OPC_CheckChild0Type, MVT::f64,
/*45700*/       OPC_RecordChild1, // #1 = $b
/*45701*/       OPC_MoveChild, 2,
/*45703*/       OPC_CheckCondCode, ISD::SETOGE,
/*45705*/       OPC_MoveParent,
/*45706*/       OPC_MoveParent,
/*45707*/       OPC_MoveChild, 1,
/*45709*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45720*/       OPC_MoveParent,
/*45721*/       OPC_MoveParent,
/*45722*/       OPC_RecordChild1, // #2 = $c
/*45723*/       OPC_CheckType, MVT::i1,
/*45725*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45728*/       OPC_EmitInteger, MVT::i32, 0, 
/*45731*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (xor:i1 (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), -1:i1), RegPred:i1:$c) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45743*/     /*Scope*/ 51, /*->45795*/
/*45744*/       OPC_RecordChild0, // #0 = $c
/*45745*/       OPC_MoveChild, 1,
/*45747*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45758*/       OPC_MoveParent,
/*45759*/       OPC_MoveParent,
/*45760*/       OPC_MoveChild, 1,
/*45762*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45765*/       OPC_RecordChild0, // #1 = $a
/*45766*/       OPC_CheckChild0Type, MVT::f64,
/*45768*/       OPC_RecordChild1, // #2 = $b
/*45769*/       OPC_MoveChild, 2,
/*45771*/       OPC_CheckCondCode, ISD::SETOGE,
/*45773*/       OPC_MoveParent,
/*45774*/       OPC_MoveParent,
/*45775*/       OPC_CheckType, MVT::i1,
/*45777*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45780*/       OPC_EmitInteger, MVT::i32, 0, 
/*45783*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_o), 0,
                    1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (xor:i1 (xor:i1 RegPred:i1:$c, -1:i1), (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 14
                // Dst: (SETPGEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45795*/     0, /*End of Scope*/
/*45796*/   /*Scope*/ 56, /*->45853*/
/*45797*/     OPC_RecordChild0, // #0 = $c
/*45798*/     OPC_MoveChild, 1,
/*45800*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*45803*/     OPC_MoveChild, 0,
/*45805*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45808*/     OPC_RecordChild0, // #1 = $a
/*45809*/     OPC_CheckChild0Type, MVT::f64,
/*45811*/     OPC_RecordChild1, // #2 = $b
/*45812*/     OPC_MoveChild, 2,
/*45814*/     OPC_CheckCondCode, ISD::SETOGE,
/*45816*/     OPC_MoveParent,
/*45817*/     OPC_MoveParent,
/*45818*/     OPC_MoveChild, 1,
/*45820*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45831*/     OPC_MoveParent,
/*45832*/     OPC_MoveParent,
/*45833*/     OPC_CheckType, MVT::i1,
/*45835*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45838*/     OPC_EmitInteger, MVT::i32, 0, 
/*45841*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_not_r_o), 0,
                  1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (xor:i1 RegPred:i1:$c, (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), -1:i1)) - Complexity = 14
              // Dst: (SETPGEf64rr_xor_not_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*45853*/   /*Scope*/ 125|128,6/*893*/, /*->46748*/
/*45855*/     OPC_MoveChild, 0,
/*45857*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*45860*/     OPC_RecordChild0, // #0 = $a
/*45861*/     OPC_Scope, 37|128,2/*293*/, /*->46157*/ // 3 children in Scope
/*45864*/       OPC_CheckChild0Type, MVT::i16,
/*45866*/       OPC_RecordChild1, // #1 = $b
/*45867*/       OPC_MoveChild, 1,
/*45869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45872*/       OPC_MoveParent,
/*45873*/       OPC_MoveChild, 2,
/*45875*/       OPC_Scope, 27, /*->45904*/ // 10 children in Scope
/*45877*/         OPC_CheckCondCode, ISD::SETEQ,
/*45879*/         OPC_MoveParent,
/*45880*/         OPC_MoveParent,
/*45881*/         OPC_RecordChild1, // #2 = $c
/*45882*/         OPC_CheckType, MVT::i1,
/*45884*/         OPC_EmitConvertToTarget, 1,
/*45886*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45889*/         OPC_EmitInteger, MVT::i32, 0, 
/*45892*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPEQu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*45904*/       /*Scope*/ 27, /*->45932*/
/*45905*/         OPC_CheckCondCode, ISD::SETNE,
/*45907*/         OPC_MoveParent,
/*45908*/         OPC_MoveParent,
/*45909*/         OPC_RecordChild1, // #2 = $c
/*45910*/         OPC_CheckType, MVT::i1,
/*45912*/         OPC_EmitConvertToTarget, 1,
/*45914*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45917*/         OPC_EmitInteger, MVT::i32, 0, 
/*45920*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPNEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*45932*/       /*Scope*/ 27, /*->45960*/
/*45933*/         OPC_CheckCondCode, ISD::SETULT,
/*45935*/         OPC_MoveParent,
/*45936*/         OPC_MoveParent,
/*45937*/         OPC_RecordChild1, // #2 = $c
/*45938*/         OPC_CheckType, MVT::i1,
/*45940*/         OPC_EmitConvertToTarget, 1,
/*45942*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45945*/         OPC_EmitInteger, MVT::i32, 0, 
/*45948*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*45960*/       /*Scope*/ 27, /*->45988*/
/*45961*/         OPC_CheckCondCode, ISD::SETULE,
/*45963*/         OPC_MoveParent,
/*45964*/         OPC_MoveParent,
/*45965*/         OPC_RecordChild1, // #2 = $c
/*45966*/         OPC_CheckType, MVT::i1,
/*45968*/         OPC_EmitConvertToTarget, 1,
/*45970*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*45973*/         OPC_EmitInteger, MVT::i32, 0, 
/*45976*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*45988*/       /*Scope*/ 27, /*->46016*/
/*45989*/         OPC_CheckCondCode, ISD::SETUGT,
/*45991*/         OPC_MoveParent,
/*45992*/         OPC_MoveParent,
/*45993*/         OPC_RecordChild1, // #2 = $c
/*45994*/         OPC_CheckType, MVT::i1,
/*45996*/         OPC_EmitConvertToTarget, 1,
/*45998*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46001*/         OPC_EmitInteger, MVT::i32, 0, 
/*46004*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46016*/       /*Scope*/ 27, /*->46044*/
/*46017*/         OPC_CheckCondCode, ISD::SETUGE,
/*46019*/         OPC_MoveParent,
/*46020*/         OPC_MoveParent,
/*46021*/         OPC_RecordChild1, // #2 = $c
/*46022*/         OPC_CheckType, MVT::i1,
/*46024*/         OPC_EmitConvertToTarget, 1,
/*46026*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46029*/         OPC_EmitInteger, MVT::i32, 0, 
/*46032*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46044*/       /*Scope*/ 27, /*->46072*/
/*46045*/         OPC_CheckCondCode, ISD::SETLT,
/*46047*/         OPC_MoveParent,
/*46048*/         OPC_MoveParent,
/*46049*/         OPC_RecordChild1, // #2 = $c
/*46050*/         OPC_CheckType, MVT::i1,
/*46052*/         OPC_EmitConvertToTarget, 1,
/*46054*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46057*/         OPC_EmitInteger, MVT::i32, 0, 
/*46060*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46072*/       /*Scope*/ 27, /*->46100*/
/*46073*/         OPC_CheckCondCode, ISD::SETLE,
/*46075*/         OPC_MoveParent,
/*46076*/         OPC_MoveParent,
/*46077*/         OPC_RecordChild1, // #2 = $c
/*46078*/         OPC_CheckType, MVT::i1,
/*46080*/         OPC_EmitConvertToTarget, 1,
/*46082*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46085*/         OPC_EmitInteger, MVT::i32, 0, 
/*46088*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46100*/       /*Scope*/ 27, /*->46128*/
/*46101*/         OPC_CheckCondCode, ISD::SETGT,
/*46103*/         OPC_MoveParent,
/*46104*/         OPC_MoveParent,
/*46105*/         OPC_RecordChild1, // #2 = $c
/*46106*/         OPC_CheckType, MVT::i1,
/*46108*/         OPC_EmitConvertToTarget, 1,
/*46110*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46113*/         OPC_EmitInteger, MVT::i32, 0, 
/*46116*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46128*/       /*Scope*/ 27, /*->46156*/
/*46129*/         OPC_CheckCondCode, ISD::SETGE,
/*46131*/         OPC_MoveParent,
/*46132*/         OPC_MoveParent,
/*46133*/         OPC_RecordChild1, // #2 = $c
/*46134*/         OPC_CheckType, MVT::i1,
/*46136*/         OPC_EmitConvertToTarget, 1,
/*46138*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46141*/         OPC_EmitInteger, MVT::i32, 0, 
/*46144*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46156*/       0, /*End of Scope*/
/*46157*/     /*Scope*/ 37|128,2/*293*/, /*->46452*/
/*46159*/       OPC_CheckChild0Type, MVT::i32,
/*46161*/       OPC_RecordChild1, // #1 = $b
/*46162*/       OPC_MoveChild, 1,
/*46164*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46167*/       OPC_MoveParent,
/*46168*/       OPC_MoveChild, 2,
/*46170*/       OPC_Scope, 27, /*->46199*/ // 10 children in Scope
/*46172*/         OPC_CheckCondCode, ISD::SETEQ,
/*46174*/         OPC_MoveParent,
/*46175*/         OPC_MoveParent,
/*46176*/         OPC_RecordChild1, // #2 = $c
/*46177*/         OPC_CheckType, MVT::i1,
/*46179*/         OPC_EmitConvertToTarget, 1,
/*46181*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46184*/         OPC_EmitInteger, MVT::i32, 0, 
/*46187*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPEQu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46199*/       /*Scope*/ 27, /*->46227*/
/*46200*/         OPC_CheckCondCode, ISD::SETNE,
/*46202*/         OPC_MoveParent,
/*46203*/         OPC_MoveParent,
/*46204*/         OPC_RecordChild1, // #2 = $c
/*46205*/         OPC_CheckType, MVT::i1,
/*46207*/         OPC_EmitConvertToTarget, 1,
/*46209*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46212*/         OPC_EmitInteger, MVT::i32, 0, 
/*46215*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPNEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46227*/       /*Scope*/ 27, /*->46255*/
/*46228*/         OPC_CheckCondCode, ISD::SETULT,
/*46230*/         OPC_MoveParent,
/*46231*/         OPC_MoveParent,
/*46232*/         OPC_RecordChild1, // #2 = $c
/*46233*/         OPC_CheckType, MVT::i1,
/*46235*/         OPC_EmitConvertToTarget, 1,
/*46237*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46240*/         OPC_EmitInteger, MVT::i32, 0, 
/*46243*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46255*/       /*Scope*/ 27, /*->46283*/
/*46256*/         OPC_CheckCondCode, ISD::SETULE,
/*46258*/         OPC_MoveParent,
/*46259*/         OPC_MoveParent,
/*46260*/         OPC_RecordChild1, // #2 = $c
/*46261*/         OPC_CheckType, MVT::i1,
/*46263*/         OPC_EmitConvertToTarget, 1,
/*46265*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46268*/         OPC_EmitInteger, MVT::i32, 0, 
/*46271*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46283*/       /*Scope*/ 27, /*->46311*/
/*46284*/         OPC_CheckCondCode, ISD::SETUGT,
/*46286*/         OPC_MoveParent,
/*46287*/         OPC_MoveParent,
/*46288*/         OPC_RecordChild1, // #2 = $c
/*46289*/         OPC_CheckType, MVT::i1,
/*46291*/         OPC_EmitConvertToTarget, 1,
/*46293*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46296*/         OPC_EmitInteger, MVT::i32, 0, 
/*46299*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46311*/       /*Scope*/ 27, /*->46339*/
/*46312*/         OPC_CheckCondCode, ISD::SETUGE,
/*46314*/         OPC_MoveParent,
/*46315*/         OPC_MoveParent,
/*46316*/         OPC_RecordChild1, // #2 = $c
/*46317*/         OPC_CheckType, MVT::i1,
/*46319*/         OPC_EmitConvertToTarget, 1,
/*46321*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46324*/         OPC_EmitInteger, MVT::i32, 0, 
/*46327*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46339*/       /*Scope*/ 27, /*->46367*/
/*46340*/         OPC_CheckCondCode, ISD::SETLT,
/*46342*/         OPC_MoveParent,
/*46343*/         OPC_MoveParent,
/*46344*/         OPC_RecordChild1, // #2 = $c
/*46345*/         OPC_CheckType, MVT::i1,
/*46347*/         OPC_EmitConvertToTarget, 1,
/*46349*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46352*/         OPC_EmitInteger, MVT::i32, 0, 
/*46355*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46367*/       /*Scope*/ 27, /*->46395*/
/*46368*/         OPC_CheckCondCode, ISD::SETLE,
/*46370*/         OPC_MoveParent,
/*46371*/         OPC_MoveParent,
/*46372*/         OPC_RecordChild1, // #2 = $c
/*46373*/         OPC_CheckType, MVT::i1,
/*46375*/         OPC_EmitConvertToTarget, 1,
/*46377*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46380*/         OPC_EmitInteger, MVT::i32, 0, 
/*46383*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46395*/       /*Scope*/ 27, /*->46423*/
/*46396*/         OPC_CheckCondCode, ISD::SETGT,
/*46398*/         OPC_MoveParent,
/*46399*/         OPC_MoveParent,
/*46400*/         OPC_RecordChild1, // #2 = $c
/*46401*/         OPC_CheckType, MVT::i1,
/*46403*/         OPC_EmitConvertToTarget, 1,
/*46405*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46408*/         OPC_EmitInteger, MVT::i32, 0, 
/*46411*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46423*/       /*Scope*/ 27, /*->46451*/
/*46424*/         OPC_CheckCondCode, ISD::SETGE,
/*46426*/         OPC_MoveParent,
/*46427*/         OPC_MoveParent,
/*46428*/         OPC_RecordChild1, // #2 = $c
/*46429*/         OPC_CheckType, MVT::i1,
/*46431*/         OPC_EmitConvertToTarget, 1,
/*46433*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46436*/         OPC_EmitInteger, MVT::i32, 0, 
/*46439*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*46451*/       0, /*End of Scope*/
/*46452*/     /*Scope*/ 37|128,2/*293*/, /*->46747*/
/*46454*/       OPC_CheckChild0Type, MVT::i64,
/*46456*/       OPC_RecordChild1, // #1 = $b
/*46457*/       OPC_MoveChild, 1,
/*46459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46462*/       OPC_MoveParent,
/*46463*/       OPC_MoveChild, 2,
/*46465*/       OPC_Scope, 27, /*->46494*/ // 10 children in Scope
/*46467*/         OPC_CheckCondCode, ISD::SETEQ,
/*46469*/         OPC_MoveParent,
/*46470*/         OPC_MoveParent,
/*46471*/         OPC_RecordChild1, // #2 = $c
/*46472*/         OPC_CheckType, MVT::i1,
/*46474*/         OPC_EmitConvertToTarget, 1,
/*46476*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46479*/         OPC_EmitInteger, MVT::i32, 0, 
/*46482*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPEQu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46494*/       /*Scope*/ 27, /*->46522*/
/*46495*/         OPC_CheckCondCode, ISD::SETNE,
/*46497*/         OPC_MoveParent,
/*46498*/         OPC_MoveParent,
/*46499*/         OPC_RecordChild1, // #2 = $c
/*46500*/         OPC_CheckType, MVT::i1,
/*46502*/         OPC_EmitConvertToTarget, 1,
/*46504*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46507*/         OPC_EmitInteger, MVT::i32, 0, 
/*46510*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPNEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46522*/       /*Scope*/ 27, /*->46550*/
/*46523*/         OPC_CheckCondCode, ISD::SETULT,
/*46525*/         OPC_MoveParent,
/*46526*/         OPC_MoveParent,
/*46527*/         OPC_RecordChild1, // #2 = $c
/*46528*/         OPC_CheckType, MVT::i1,
/*46530*/         OPC_EmitConvertToTarget, 1,
/*46532*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46535*/         OPC_EmitInteger, MVT::i32, 0, 
/*46538*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46550*/       /*Scope*/ 27, /*->46578*/
/*46551*/         OPC_CheckCondCode, ISD::SETULE,
/*46553*/         OPC_MoveParent,
/*46554*/         OPC_MoveParent,
/*46555*/         OPC_RecordChild1, // #2 = $c
/*46556*/         OPC_CheckType, MVT::i1,
/*46558*/         OPC_EmitConvertToTarget, 1,
/*46560*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46563*/         OPC_EmitInteger, MVT::i32, 0, 
/*46566*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46578*/       /*Scope*/ 27, /*->46606*/
/*46579*/         OPC_CheckCondCode, ISD::SETUGT,
/*46581*/         OPC_MoveParent,
/*46582*/         OPC_MoveParent,
/*46583*/         OPC_RecordChild1, // #2 = $c
/*46584*/         OPC_CheckType, MVT::i1,
/*46586*/         OPC_EmitConvertToTarget, 1,
/*46588*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46591*/         OPC_EmitInteger, MVT::i32, 0, 
/*46594*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46606*/       /*Scope*/ 27, /*->46634*/
/*46607*/         OPC_CheckCondCode, ISD::SETUGE,
/*46609*/         OPC_MoveParent,
/*46610*/         OPC_MoveParent,
/*46611*/         OPC_RecordChild1, // #2 = $c
/*46612*/         OPC_CheckType, MVT::i1,
/*46614*/         OPC_EmitConvertToTarget, 1,
/*46616*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46619*/         OPC_EmitInteger, MVT::i32, 0, 
/*46622*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46634*/       /*Scope*/ 27, /*->46662*/
/*46635*/         OPC_CheckCondCode, ISD::SETLT,
/*46637*/         OPC_MoveParent,
/*46638*/         OPC_MoveParent,
/*46639*/         OPC_RecordChild1, // #2 = $c
/*46640*/         OPC_CheckType, MVT::i1,
/*46642*/         OPC_EmitConvertToTarget, 1,
/*46644*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46647*/         OPC_EmitInteger, MVT::i32, 0, 
/*46650*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLTs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46662*/       /*Scope*/ 27, /*->46690*/
/*46663*/         OPC_CheckCondCode, ISD::SETLE,
/*46665*/         OPC_MoveParent,
/*46666*/         OPC_MoveParent,
/*46667*/         OPC_RecordChild1, // #2 = $c
/*46668*/         OPC_CheckType, MVT::i1,
/*46670*/         OPC_EmitConvertToTarget, 1,
/*46672*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46675*/         OPC_EmitInteger, MVT::i32, 0, 
/*46678*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPLEs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46690*/       /*Scope*/ 27, /*->46718*/
/*46691*/         OPC_CheckCondCode, ISD::SETGT,
/*46693*/         OPC_MoveParent,
/*46694*/         OPC_MoveParent,
/*46695*/         OPC_RecordChild1, // #2 = $c
/*46696*/         OPC_CheckType, MVT::i1,
/*46698*/         OPC_EmitConvertToTarget, 1,
/*46700*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46703*/         OPC_EmitInteger, MVT::i32, 0, 
/*46706*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGTs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46718*/       /*Scope*/ 27, /*->46746*/
/*46719*/         OPC_CheckCondCode, ISD::SETGE,
/*46721*/         OPC_MoveParent,
/*46722*/         OPC_MoveParent,
/*46723*/         OPC_RecordChild1, // #2 = $c
/*46724*/         OPC_CheckType, MVT::i1,
/*46726*/         OPC_EmitConvertToTarget, 1,
/*46728*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46731*/         OPC_EmitInteger, MVT::i32, 0, 
/*46734*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 3, 2, 4, 5, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other), RegPred:i1:$c) - Complexity = 9
                  // Dst: (SETPGEs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*46746*/       0, /*End of Scope*/
/*46747*/     0, /*End of Scope*/
/*46748*/   /*Scope*/ 96|128,6/*864*/, /*->47614*/
/*46750*/     OPC_RecordChild0, // #0 = $c
/*46751*/     OPC_MoveChild, 1,
/*46753*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*46756*/     OPC_RecordChild0, // #1 = $a
/*46757*/     OPC_Scope, 27|128,2/*283*/, /*->47043*/ // 3 children in Scope
/*46760*/       OPC_CheckChild0Type, MVT::i16,
/*46762*/       OPC_RecordChild1, // #2 = $b
/*46763*/       OPC_MoveChild, 1,
/*46765*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46768*/       OPC_MoveParent,
/*46769*/       OPC_MoveChild, 2,
/*46771*/       OPC_Scope, 26, /*->46799*/ // 10 children in Scope
/*46773*/         OPC_CheckCondCode, ISD::SETEQ,
/*46775*/         OPC_MoveParent,
/*46776*/         OPC_MoveParent,
/*46777*/         OPC_CheckType, MVT::i1,
/*46779*/         OPC_EmitConvertToTarget, 2,
/*46781*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46784*/         OPC_EmitInteger, MVT::i32, 0, 
/*46787*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46799*/       /*Scope*/ 26, /*->46826*/
/*46800*/         OPC_CheckCondCode, ISD::SETNE,
/*46802*/         OPC_MoveParent,
/*46803*/         OPC_MoveParent,
/*46804*/         OPC_CheckType, MVT::i1,
/*46806*/         OPC_EmitConvertToTarget, 2,
/*46808*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46811*/         OPC_EmitInteger, MVT::i32, 0, 
/*46814*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46826*/       /*Scope*/ 26, /*->46853*/
/*46827*/         OPC_CheckCondCode, ISD::SETULT,
/*46829*/         OPC_MoveParent,
/*46830*/         OPC_MoveParent,
/*46831*/         OPC_CheckType, MVT::i1,
/*46833*/         OPC_EmitConvertToTarget, 2,
/*46835*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46838*/         OPC_EmitInteger, MVT::i32, 0, 
/*46841*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46853*/       /*Scope*/ 26, /*->46880*/
/*46854*/         OPC_CheckCondCode, ISD::SETULE,
/*46856*/         OPC_MoveParent,
/*46857*/         OPC_MoveParent,
/*46858*/         OPC_CheckType, MVT::i1,
/*46860*/         OPC_EmitConvertToTarget, 2,
/*46862*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46865*/         OPC_EmitInteger, MVT::i32, 0, 
/*46868*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46880*/       /*Scope*/ 26, /*->46907*/
/*46881*/         OPC_CheckCondCode, ISD::SETUGT,
/*46883*/         OPC_MoveParent,
/*46884*/         OPC_MoveParent,
/*46885*/         OPC_CheckType, MVT::i1,
/*46887*/         OPC_EmitConvertToTarget, 2,
/*46889*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46892*/         OPC_EmitInteger, MVT::i32, 0, 
/*46895*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46907*/       /*Scope*/ 26, /*->46934*/
/*46908*/         OPC_CheckCondCode, ISD::SETUGE,
/*46910*/         OPC_MoveParent,
/*46911*/         OPC_MoveParent,
/*46912*/         OPC_CheckType, MVT::i1,
/*46914*/         OPC_EmitConvertToTarget, 2,
/*46916*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46919*/         OPC_EmitInteger, MVT::i32, 0, 
/*46922*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46934*/       /*Scope*/ 26, /*->46961*/
/*46935*/         OPC_CheckCondCode, ISD::SETLT,
/*46937*/         OPC_MoveParent,
/*46938*/         OPC_MoveParent,
/*46939*/         OPC_CheckType, MVT::i1,
/*46941*/         OPC_EmitConvertToTarget, 2,
/*46943*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46946*/         OPC_EmitInteger, MVT::i32, 0, 
/*46949*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46961*/       /*Scope*/ 26, /*->46988*/
/*46962*/         OPC_CheckCondCode, ISD::SETLE,
/*46964*/         OPC_MoveParent,
/*46965*/         OPC_MoveParent,
/*46966*/         OPC_CheckType, MVT::i1,
/*46968*/         OPC_EmitConvertToTarget, 2,
/*46970*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*46973*/         OPC_EmitInteger, MVT::i32, 0, 
/*46976*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*46988*/       /*Scope*/ 26, /*->47015*/
/*46989*/         OPC_CheckCondCode, ISD::SETGT,
/*46991*/         OPC_MoveParent,
/*46992*/         OPC_MoveParent,
/*46993*/         OPC_CheckType, MVT::i1,
/*46995*/         OPC_EmitConvertToTarget, 2,
/*46997*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47000*/         OPC_EmitInteger, MVT::i32, 0, 
/*47003*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*47015*/       /*Scope*/ 26, /*->47042*/
/*47016*/         OPC_CheckCondCode, ISD::SETGE,
/*47018*/         OPC_MoveParent,
/*47019*/         OPC_MoveParent,
/*47020*/         OPC_CheckType, MVT::i1,
/*47022*/         OPC_EmitConvertToTarget, 2,
/*47024*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47027*/         OPC_EmitInteger, MVT::i32, 0, 
/*47030*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs16ri_xor_r:i1 RegI16:i16:$a, (imm:i16):$b, RegPred:i1:$c)
/*47042*/       0, /*End of Scope*/
/*47043*/     /*Scope*/ 27|128,2/*283*/, /*->47328*/
/*47045*/       OPC_CheckChild0Type, MVT::i32,
/*47047*/       OPC_RecordChild1, // #2 = $b
/*47048*/       OPC_MoveChild, 1,
/*47050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47053*/       OPC_MoveParent,
/*47054*/       OPC_MoveChild, 2,
/*47056*/       OPC_Scope, 26, /*->47084*/ // 10 children in Scope
/*47058*/         OPC_CheckCondCode, ISD::SETEQ,
/*47060*/         OPC_MoveParent,
/*47061*/         OPC_MoveParent,
/*47062*/         OPC_CheckType, MVT::i1,
/*47064*/         OPC_EmitConvertToTarget, 2,
/*47066*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47069*/         OPC_EmitInteger, MVT::i32, 0, 
/*47072*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47084*/       /*Scope*/ 26, /*->47111*/
/*47085*/         OPC_CheckCondCode, ISD::SETNE,
/*47087*/         OPC_MoveParent,
/*47088*/         OPC_MoveParent,
/*47089*/         OPC_CheckType, MVT::i1,
/*47091*/         OPC_EmitConvertToTarget, 2,
/*47093*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47096*/         OPC_EmitInteger, MVT::i32, 0, 
/*47099*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47111*/       /*Scope*/ 26, /*->47138*/
/*47112*/         OPC_CheckCondCode, ISD::SETULT,
/*47114*/         OPC_MoveParent,
/*47115*/         OPC_MoveParent,
/*47116*/         OPC_CheckType, MVT::i1,
/*47118*/         OPC_EmitConvertToTarget, 2,
/*47120*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47123*/         OPC_EmitInteger, MVT::i32, 0, 
/*47126*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47138*/       /*Scope*/ 26, /*->47165*/
/*47139*/         OPC_CheckCondCode, ISD::SETULE,
/*47141*/         OPC_MoveParent,
/*47142*/         OPC_MoveParent,
/*47143*/         OPC_CheckType, MVT::i1,
/*47145*/         OPC_EmitConvertToTarget, 2,
/*47147*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47150*/         OPC_EmitInteger, MVT::i32, 0, 
/*47153*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47165*/       /*Scope*/ 26, /*->47192*/
/*47166*/         OPC_CheckCondCode, ISD::SETUGT,
/*47168*/         OPC_MoveParent,
/*47169*/         OPC_MoveParent,
/*47170*/         OPC_CheckType, MVT::i1,
/*47172*/         OPC_EmitConvertToTarget, 2,
/*47174*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47177*/         OPC_EmitInteger, MVT::i32, 0, 
/*47180*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47192*/       /*Scope*/ 26, /*->47219*/
/*47193*/         OPC_CheckCondCode, ISD::SETUGE,
/*47195*/         OPC_MoveParent,
/*47196*/         OPC_MoveParent,
/*47197*/         OPC_CheckType, MVT::i1,
/*47199*/         OPC_EmitConvertToTarget, 2,
/*47201*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47204*/         OPC_EmitInteger, MVT::i32, 0, 
/*47207*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47219*/       /*Scope*/ 26, /*->47246*/
/*47220*/         OPC_CheckCondCode, ISD::SETLT,
/*47222*/         OPC_MoveParent,
/*47223*/         OPC_MoveParent,
/*47224*/         OPC_CheckType, MVT::i1,
/*47226*/         OPC_EmitConvertToTarget, 2,
/*47228*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47231*/         OPC_EmitInteger, MVT::i32, 0, 
/*47234*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47246*/       /*Scope*/ 26, /*->47273*/
/*47247*/         OPC_CheckCondCode, ISD::SETLE,
/*47249*/         OPC_MoveParent,
/*47250*/         OPC_MoveParent,
/*47251*/         OPC_CheckType, MVT::i1,
/*47253*/         OPC_EmitConvertToTarget, 2,
/*47255*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47258*/         OPC_EmitInteger, MVT::i32, 0, 
/*47261*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47273*/       /*Scope*/ 26, /*->47300*/
/*47274*/         OPC_CheckCondCode, ISD::SETGT,
/*47276*/         OPC_MoveParent,
/*47277*/         OPC_MoveParent,
/*47278*/         OPC_CheckType, MVT::i1,
/*47280*/         OPC_EmitConvertToTarget, 2,
/*47282*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47285*/         OPC_EmitInteger, MVT::i32, 0, 
/*47288*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47300*/       /*Scope*/ 26, /*->47327*/
/*47301*/         OPC_CheckCondCode, ISD::SETGE,
/*47303*/         OPC_MoveParent,
/*47304*/         OPC_MoveParent,
/*47305*/         OPC_CheckType, MVT::i1,
/*47307*/         OPC_EmitConvertToTarget, 2,
/*47309*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47312*/         OPC_EmitInteger, MVT::i32, 0, 
/*47315*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs32ri_xor_r:i1 RegI32:i32:$a, (imm:i32):$b, RegPred:i1:$c)
/*47327*/       0, /*End of Scope*/
/*47328*/     /*Scope*/ 27|128,2/*283*/, /*->47613*/
/*47330*/       OPC_CheckChild0Type, MVT::i64,
/*47332*/       OPC_RecordChild1, // #2 = $b
/*47333*/       OPC_MoveChild, 1,
/*47335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47338*/       OPC_MoveParent,
/*47339*/       OPC_MoveChild, 2,
/*47341*/       OPC_Scope, 26, /*->47369*/ // 10 children in Scope
/*47343*/         OPC_CheckCondCode, ISD::SETEQ,
/*47345*/         OPC_MoveParent,
/*47346*/         OPC_MoveParent,
/*47347*/         OPC_CheckType, MVT::i1,
/*47349*/         OPC_EmitConvertToTarget, 2,
/*47351*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47354*/         OPC_EmitInteger, MVT::i32, 0, 
/*47357*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other)) - Complexity = 9
                  // Dst: (SETPEQu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47369*/       /*Scope*/ 26, /*->47396*/
/*47370*/         OPC_CheckCondCode, ISD::SETNE,
/*47372*/         OPC_MoveParent,
/*47373*/         OPC_MoveParent,
/*47374*/         OPC_CheckType, MVT::i1,
/*47376*/         OPC_EmitConvertToTarget, 2,
/*47378*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47381*/         OPC_EmitInteger, MVT::i32, 0, 
/*47384*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other)) - Complexity = 9
                  // Dst: (SETPNEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47396*/       /*Scope*/ 26, /*->47423*/
/*47397*/         OPC_CheckCondCode, ISD::SETULT,
/*47399*/         OPC_MoveParent,
/*47400*/         OPC_MoveParent,
/*47401*/         OPC_CheckType, MVT::i1,
/*47403*/         OPC_EmitConvertToTarget, 2,
/*47405*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47408*/         OPC_EmitInteger, MVT::i32, 0, 
/*47411*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other)) - Complexity = 9
                  // Dst: (SETPLTu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47423*/       /*Scope*/ 26, /*->47450*/
/*47424*/         OPC_CheckCondCode, ISD::SETULE,
/*47426*/         OPC_MoveParent,
/*47427*/         OPC_MoveParent,
/*47428*/         OPC_CheckType, MVT::i1,
/*47430*/         OPC_EmitConvertToTarget, 2,
/*47432*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47435*/         OPC_EmitInteger, MVT::i32, 0, 
/*47438*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other)) - Complexity = 9
                  // Dst: (SETPLEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47450*/       /*Scope*/ 26, /*->47477*/
/*47451*/         OPC_CheckCondCode, ISD::SETUGT,
/*47453*/         OPC_MoveParent,
/*47454*/         OPC_MoveParent,
/*47455*/         OPC_CheckType, MVT::i1,
/*47457*/         OPC_EmitConvertToTarget, 2,
/*47459*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47462*/         OPC_EmitInteger, MVT::i32, 0, 
/*47465*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other)) - Complexity = 9
                  // Dst: (SETPGTu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47477*/       /*Scope*/ 26, /*->47504*/
/*47478*/         OPC_CheckCondCode, ISD::SETUGE,
/*47480*/         OPC_MoveParent,
/*47481*/         OPC_MoveParent,
/*47482*/         OPC_CheckType, MVT::i1,
/*47484*/         OPC_EmitConvertToTarget, 2,
/*47486*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47489*/         OPC_EmitInteger, MVT::i32, 0, 
/*47492*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other)) - Complexity = 9
                  // Dst: (SETPGEu64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47504*/       /*Scope*/ 26, /*->47531*/
/*47505*/         OPC_CheckCondCode, ISD::SETLT,
/*47507*/         OPC_MoveParent,
/*47508*/         OPC_MoveParent,
/*47509*/         OPC_CheckType, MVT::i1,
/*47511*/         OPC_EmitConvertToTarget, 2,
/*47513*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47516*/         OPC_EmitInteger, MVT::i32, 0, 
/*47519*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other)) - Complexity = 9
                  // Dst: (SETPLTs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47531*/       /*Scope*/ 26, /*->47558*/
/*47532*/         OPC_CheckCondCode, ISD::SETLE,
/*47534*/         OPC_MoveParent,
/*47535*/         OPC_MoveParent,
/*47536*/         OPC_CheckType, MVT::i1,
/*47538*/         OPC_EmitConvertToTarget, 2,
/*47540*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47543*/         OPC_EmitInteger, MVT::i32, 0, 
/*47546*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other)) - Complexity = 9
                  // Dst: (SETPLEs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47558*/       /*Scope*/ 26, /*->47585*/
/*47559*/         OPC_CheckCondCode, ISD::SETGT,
/*47561*/         OPC_MoveParent,
/*47562*/         OPC_MoveParent,
/*47563*/         OPC_CheckType, MVT::i1,
/*47565*/         OPC_EmitConvertToTarget, 2,
/*47567*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47570*/         OPC_EmitInteger, MVT::i32, 0, 
/*47573*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other)) - Complexity = 9
                  // Dst: (SETPGTs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47585*/       /*Scope*/ 26, /*->47612*/
/*47586*/         OPC_CheckCondCode, ISD::SETGE,
/*47588*/         OPC_MoveParent,
/*47589*/         OPC_MoveParent,
/*47590*/         OPC_CheckType, MVT::i1,
/*47592*/         OPC_EmitConvertToTarget, 2,
/*47594*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47597*/         OPC_EmitInteger, MVT::i32, 0, 
/*47600*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 3, 0, 4, 5, 
                  // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other)) - Complexity = 9
                  // Dst: (SETPGEs64ri_xor_r:i1 RegI64:i64:$a, (imm:i64):$b, RegPred:i1:$c)
/*47612*/       0, /*End of Scope*/
/*47613*/     0, /*End of Scope*/
/*47614*/   /*Scope*/ 49|128,11/*1457*/, /*->49073*/
/*47616*/     OPC_MoveChild, 0,
/*47618*/     OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*47621*/     OPC_RecordChild0, // #0 = $a
/*47622*/     OPC_Scope, 11|128,2/*267*/, /*->47892*/ // 5 children in Scope
/*47625*/       OPC_CheckChild0Type, MVT::i16,
/*47627*/       OPC_RecordChild1, // #1 = $b
/*47628*/       OPC_MoveChild, 2,
/*47630*/       OPC_Scope, 25, /*->47657*/ // 10 children in Scope
/*47632*/         OPC_CheckCondCode, ISD::SETEQ,
/*47634*/         OPC_MoveParent,
/*47635*/         OPC_MoveParent,
/*47636*/         OPC_RecordChild1, // #2 = $c
/*47637*/         OPC_CheckType, MVT::i1,
/*47639*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47642*/         OPC_EmitInteger, MVT::i32, 0, 
/*47645*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47657*/       /*Scope*/ 25, /*->47683*/
/*47658*/         OPC_CheckCondCode, ISD::SETNE,
/*47660*/         OPC_MoveParent,
/*47661*/         OPC_MoveParent,
/*47662*/         OPC_RecordChild1, // #2 = $c
/*47663*/         OPC_CheckType, MVT::i1,
/*47665*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47668*/         OPC_EmitInteger, MVT::i32, 0, 
/*47671*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47683*/       /*Scope*/ 25, /*->47709*/
/*47684*/         OPC_CheckCondCode, ISD::SETULT,
/*47686*/         OPC_MoveParent,
/*47687*/         OPC_MoveParent,
/*47688*/         OPC_RecordChild1, // #2 = $c
/*47689*/         OPC_CheckType, MVT::i1,
/*47691*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47694*/         OPC_EmitInteger, MVT::i32, 0, 
/*47697*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47709*/       /*Scope*/ 25, /*->47735*/
/*47710*/         OPC_CheckCondCode, ISD::SETULE,
/*47712*/         OPC_MoveParent,
/*47713*/         OPC_MoveParent,
/*47714*/         OPC_RecordChild1, // #2 = $c
/*47715*/         OPC_CheckType, MVT::i1,
/*47717*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47720*/         OPC_EmitInteger, MVT::i32, 0, 
/*47723*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47735*/       /*Scope*/ 25, /*->47761*/
/*47736*/         OPC_CheckCondCode, ISD::SETUGT,
/*47738*/         OPC_MoveParent,
/*47739*/         OPC_MoveParent,
/*47740*/         OPC_RecordChild1, // #2 = $c
/*47741*/         OPC_CheckType, MVT::i1,
/*47743*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47746*/         OPC_EmitInteger, MVT::i32, 0, 
/*47749*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47761*/       /*Scope*/ 25, /*->47787*/
/*47762*/         OPC_CheckCondCode, ISD::SETUGE,
/*47764*/         OPC_MoveParent,
/*47765*/         OPC_MoveParent,
/*47766*/         OPC_RecordChild1, // #2 = $c
/*47767*/         OPC_CheckType, MVT::i1,
/*47769*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47772*/         OPC_EmitInteger, MVT::i32, 0, 
/*47775*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47787*/       /*Scope*/ 25, /*->47813*/
/*47788*/         OPC_CheckCondCode, ISD::SETLT,
/*47790*/         OPC_MoveParent,
/*47791*/         OPC_MoveParent,
/*47792*/         OPC_RecordChild1, // #2 = $c
/*47793*/         OPC_CheckType, MVT::i1,
/*47795*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47798*/         OPC_EmitInteger, MVT::i32, 0, 
/*47801*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47813*/       /*Scope*/ 25, /*->47839*/
/*47814*/         OPC_CheckCondCode, ISD::SETLE,
/*47816*/         OPC_MoveParent,
/*47817*/         OPC_MoveParent,
/*47818*/         OPC_RecordChild1, // #2 = $c
/*47819*/         OPC_CheckType, MVT::i1,
/*47821*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47824*/         OPC_EmitInteger, MVT::i32, 0, 
/*47827*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47839*/       /*Scope*/ 25, /*->47865*/
/*47840*/         OPC_CheckCondCode, ISD::SETGT,
/*47842*/         OPC_MoveParent,
/*47843*/         OPC_MoveParent,
/*47844*/         OPC_RecordChild1, // #2 = $c
/*47845*/         OPC_CheckType, MVT::i1,
/*47847*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47850*/         OPC_EmitInteger, MVT::i32, 0, 
/*47853*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47865*/       /*Scope*/ 25, /*->47891*/
/*47866*/         OPC_CheckCondCode, ISD::SETGE,
/*47868*/         OPC_MoveParent,
/*47869*/         OPC_MoveParent,
/*47870*/         OPC_RecordChild1, // #2 = $c
/*47871*/         OPC_CheckType, MVT::i1,
/*47873*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47876*/         OPC_EmitInteger, MVT::i32, 0, 
/*47879*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*47891*/       0, /*End of Scope*/
/*47892*/     /*Scope*/ 11|128,2/*267*/, /*->48161*/
/*47894*/       OPC_CheckChild0Type, MVT::i32,
/*47896*/       OPC_RecordChild1, // #1 = $b
/*47897*/       OPC_MoveChild, 2,
/*47899*/       OPC_Scope, 25, /*->47926*/ // 10 children in Scope
/*47901*/         OPC_CheckCondCode, ISD::SETEQ,
/*47903*/         OPC_MoveParent,
/*47904*/         OPC_MoveParent,
/*47905*/         OPC_RecordChild1, // #2 = $c
/*47906*/         OPC_CheckType, MVT::i1,
/*47908*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47911*/         OPC_EmitInteger, MVT::i32, 0, 
/*47914*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*47926*/       /*Scope*/ 25, /*->47952*/
/*47927*/         OPC_CheckCondCode, ISD::SETNE,
/*47929*/         OPC_MoveParent,
/*47930*/         OPC_MoveParent,
/*47931*/         OPC_RecordChild1, // #2 = $c
/*47932*/         OPC_CheckType, MVT::i1,
/*47934*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47937*/         OPC_EmitInteger, MVT::i32, 0, 
/*47940*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*47952*/       /*Scope*/ 25, /*->47978*/
/*47953*/         OPC_CheckCondCode, ISD::SETULT,
/*47955*/         OPC_MoveParent,
/*47956*/         OPC_MoveParent,
/*47957*/         OPC_RecordChild1, // #2 = $c
/*47958*/         OPC_CheckType, MVT::i1,
/*47960*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47963*/         OPC_EmitInteger, MVT::i32, 0, 
/*47966*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*47978*/       /*Scope*/ 25, /*->48004*/
/*47979*/         OPC_CheckCondCode, ISD::SETULE,
/*47981*/         OPC_MoveParent,
/*47982*/         OPC_MoveParent,
/*47983*/         OPC_RecordChild1, // #2 = $c
/*47984*/         OPC_CheckType, MVT::i1,
/*47986*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*47989*/         OPC_EmitInteger, MVT::i32, 0, 
/*47992*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48004*/       /*Scope*/ 25, /*->48030*/
/*48005*/         OPC_CheckCondCode, ISD::SETUGT,
/*48007*/         OPC_MoveParent,
/*48008*/         OPC_MoveParent,
/*48009*/         OPC_RecordChild1, // #2 = $c
/*48010*/         OPC_CheckType, MVT::i1,
/*48012*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48015*/         OPC_EmitInteger, MVT::i32, 0, 
/*48018*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48030*/       /*Scope*/ 25, /*->48056*/
/*48031*/         OPC_CheckCondCode, ISD::SETUGE,
/*48033*/         OPC_MoveParent,
/*48034*/         OPC_MoveParent,
/*48035*/         OPC_RecordChild1, // #2 = $c
/*48036*/         OPC_CheckType, MVT::i1,
/*48038*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48041*/         OPC_EmitInteger, MVT::i32, 0, 
/*48044*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48056*/       /*Scope*/ 25, /*->48082*/
/*48057*/         OPC_CheckCondCode, ISD::SETLT,
/*48059*/         OPC_MoveParent,
/*48060*/         OPC_MoveParent,
/*48061*/         OPC_RecordChild1, // #2 = $c
/*48062*/         OPC_CheckType, MVT::i1,
/*48064*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48067*/         OPC_EmitInteger, MVT::i32, 0, 
/*48070*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48082*/       /*Scope*/ 25, /*->48108*/
/*48083*/         OPC_CheckCondCode, ISD::SETLE,
/*48085*/         OPC_MoveParent,
/*48086*/         OPC_MoveParent,
/*48087*/         OPC_RecordChild1, // #2 = $c
/*48088*/         OPC_CheckType, MVT::i1,
/*48090*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48093*/         OPC_EmitInteger, MVT::i32, 0, 
/*48096*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48108*/       /*Scope*/ 25, /*->48134*/
/*48109*/         OPC_CheckCondCode, ISD::SETGT,
/*48111*/         OPC_MoveParent,
/*48112*/         OPC_MoveParent,
/*48113*/         OPC_RecordChild1, // #2 = $c
/*48114*/         OPC_CheckType, MVT::i1,
/*48116*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48119*/         OPC_EmitInteger, MVT::i32, 0, 
/*48122*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48134*/       /*Scope*/ 25, /*->48160*/
/*48135*/         OPC_CheckCondCode, ISD::SETGE,
/*48137*/         OPC_MoveParent,
/*48138*/         OPC_MoveParent,
/*48139*/         OPC_RecordChild1, // #2 = $c
/*48140*/         OPC_CheckType, MVT::i1,
/*48142*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48145*/         OPC_EmitInteger, MVT::i32, 0, 
/*48148*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*48160*/       0, /*End of Scope*/
/*48161*/     /*Scope*/ 11|128,2/*267*/, /*->48430*/
/*48163*/       OPC_CheckChild0Type, MVT::i64,
/*48165*/       OPC_RecordChild1, // #1 = $b
/*48166*/       OPC_MoveChild, 2,
/*48168*/       OPC_Scope, 25, /*->48195*/ // 10 children in Scope
/*48170*/         OPC_CheckCondCode, ISD::SETEQ,
/*48172*/         OPC_MoveParent,
/*48173*/         OPC_MoveParent,
/*48174*/         OPC_RecordChild1, // #2 = $c
/*48175*/         OPC_CheckType, MVT::i1,
/*48177*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48180*/         OPC_EmitInteger, MVT::i32, 0, 
/*48183*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48195*/       /*Scope*/ 25, /*->48221*/
/*48196*/         OPC_CheckCondCode, ISD::SETNE,
/*48198*/         OPC_MoveParent,
/*48199*/         OPC_MoveParent,
/*48200*/         OPC_RecordChild1, // #2 = $c
/*48201*/         OPC_CheckType, MVT::i1,
/*48203*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48206*/         OPC_EmitInteger, MVT::i32, 0, 
/*48209*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48221*/       /*Scope*/ 25, /*->48247*/
/*48222*/         OPC_CheckCondCode, ISD::SETULT,
/*48224*/         OPC_MoveParent,
/*48225*/         OPC_MoveParent,
/*48226*/         OPC_RecordChild1, // #2 = $c
/*48227*/         OPC_CheckType, MVT::i1,
/*48229*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48232*/         OPC_EmitInteger, MVT::i32, 0, 
/*48235*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48247*/       /*Scope*/ 25, /*->48273*/
/*48248*/         OPC_CheckCondCode, ISD::SETULE,
/*48250*/         OPC_MoveParent,
/*48251*/         OPC_MoveParent,
/*48252*/         OPC_RecordChild1, // #2 = $c
/*48253*/         OPC_CheckType, MVT::i1,
/*48255*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48258*/         OPC_EmitInteger, MVT::i32, 0, 
/*48261*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48273*/       /*Scope*/ 25, /*->48299*/
/*48274*/         OPC_CheckCondCode, ISD::SETUGT,
/*48276*/         OPC_MoveParent,
/*48277*/         OPC_MoveParent,
/*48278*/         OPC_RecordChild1, // #2 = $c
/*48279*/         OPC_CheckType, MVT::i1,
/*48281*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48284*/         OPC_EmitInteger, MVT::i32, 0, 
/*48287*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48299*/       /*Scope*/ 25, /*->48325*/
/*48300*/         OPC_CheckCondCode, ISD::SETUGE,
/*48302*/         OPC_MoveParent,
/*48303*/         OPC_MoveParent,
/*48304*/         OPC_RecordChild1, // #2 = $c
/*48305*/         OPC_CheckType, MVT::i1,
/*48307*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48310*/         OPC_EmitInteger, MVT::i32, 0, 
/*48313*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48325*/       /*Scope*/ 25, /*->48351*/
/*48326*/         OPC_CheckCondCode, ISD::SETLT,
/*48328*/         OPC_MoveParent,
/*48329*/         OPC_MoveParent,
/*48330*/         OPC_RecordChild1, // #2 = $c
/*48331*/         OPC_CheckType, MVT::i1,
/*48333*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48336*/         OPC_EmitInteger, MVT::i32, 0, 
/*48339*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48351*/       /*Scope*/ 25, /*->48377*/
/*48352*/         OPC_CheckCondCode, ISD::SETLE,
/*48354*/         OPC_MoveParent,
/*48355*/         OPC_MoveParent,
/*48356*/         OPC_RecordChild1, // #2 = $c
/*48357*/         OPC_CheckType, MVT::i1,
/*48359*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48362*/         OPC_EmitInteger, MVT::i32, 0, 
/*48365*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48377*/       /*Scope*/ 25, /*->48403*/
/*48378*/         OPC_CheckCondCode, ISD::SETGT,
/*48380*/         OPC_MoveParent,
/*48381*/         OPC_MoveParent,
/*48382*/         OPC_RecordChild1, // #2 = $c
/*48383*/         OPC_CheckType, MVT::i1,
/*48385*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48388*/         OPC_EmitInteger, MVT::i32, 0, 
/*48391*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48403*/       /*Scope*/ 25, /*->48429*/
/*48404*/         OPC_CheckCondCode, ISD::SETGE,
/*48406*/         OPC_MoveParent,
/*48407*/         OPC_MoveParent,
/*48408*/         OPC_RecordChild1, // #2 = $c
/*48409*/         OPC_CheckType, MVT::i1,
/*48411*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48414*/         OPC_EmitInteger, MVT::i32, 0, 
/*48417*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_r), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*48429*/       0, /*End of Scope*/
/*48430*/     /*Scope*/ 63|128,2/*319*/, /*->48751*/
/*48432*/       OPC_CheckChild0Type, MVT::f32,
/*48434*/       OPC_RecordChild1, // #1 = $b
/*48435*/       OPC_MoveChild, 2,
/*48437*/       OPC_Scope, 25, /*->48464*/ // 12 children in Scope
/*48439*/         OPC_CheckCondCode, ISD::SETUEQ,
/*48441*/         OPC_MoveParent,
/*48442*/         OPC_MoveParent,
/*48443*/         OPC_RecordChild1, // #2 = $c
/*48444*/         OPC_CheckType, MVT::i1,
/*48446*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48449*/         OPC_EmitInteger, MVT::i32, 0, 
/*48452*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48464*/       /*Scope*/ 25, /*->48490*/
/*48465*/         OPC_CheckCondCode, ISD::SETOEQ,
/*48467*/         OPC_MoveParent,
/*48468*/         OPC_MoveParent,
/*48469*/         OPC_RecordChild1, // #2 = $c
/*48470*/         OPC_CheckType, MVT::i1,
/*48472*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48475*/         OPC_EmitInteger, MVT::i32, 0, 
/*48478*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48490*/       /*Scope*/ 25, /*->48516*/
/*48491*/         OPC_CheckCondCode, ISD::SETUNE,
/*48493*/         OPC_MoveParent,
/*48494*/         OPC_MoveParent,
/*48495*/         OPC_RecordChild1, // #2 = $c
/*48496*/         OPC_CheckType, MVT::i1,
/*48498*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48501*/         OPC_EmitInteger, MVT::i32, 0, 
/*48504*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48516*/       /*Scope*/ 25, /*->48542*/
/*48517*/         OPC_CheckCondCode, ISD::SETONE,
/*48519*/         OPC_MoveParent,
/*48520*/         OPC_MoveParent,
/*48521*/         OPC_RecordChild1, // #2 = $c
/*48522*/         OPC_CheckType, MVT::i1,
/*48524*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48527*/         OPC_EmitInteger, MVT::i32, 0, 
/*48530*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48542*/       /*Scope*/ 25, /*->48568*/
/*48543*/         OPC_CheckCondCode, ISD::SETULT,
/*48545*/         OPC_MoveParent,
/*48546*/         OPC_MoveParent,
/*48547*/         OPC_RecordChild1, // #2 = $c
/*48548*/         OPC_CheckType, MVT::i1,
/*48550*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48553*/         OPC_EmitInteger, MVT::i32, 0, 
/*48556*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48568*/       /*Scope*/ 25, /*->48594*/
/*48569*/         OPC_CheckCondCode, ISD::SETOLT,
/*48571*/         OPC_MoveParent,
/*48572*/         OPC_MoveParent,
/*48573*/         OPC_RecordChild1, // #2 = $c
/*48574*/         OPC_CheckType, MVT::i1,
/*48576*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48579*/         OPC_EmitInteger, MVT::i32, 0, 
/*48582*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48594*/       /*Scope*/ 25, /*->48620*/
/*48595*/         OPC_CheckCondCode, ISD::SETULE,
/*48597*/         OPC_MoveParent,
/*48598*/         OPC_MoveParent,
/*48599*/         OPC_RecordChild1, // #2 = $c
/*48600*/         OPC_CheckType, MVT::i1,
/*48602*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48605*/         OPC_EmitInteger, MVT::i32, 0, 
/*48608*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48620*/       /*Scope*/ 25, /*->48646*/
/*48621*/         OPC_CheckCondCode, ISD::SETOLE,
/*48623*/         OPC_MoveParent,
/*48624*/         OPC_MoveParent,
/*48625*/         OPC_RecordChild1, // #2 = $c
/*48626*/         OPC_CheckType, MVT::i1,
/*48628*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48631*/         OPC_EmitInteger, MVT::i32, 0, 
/*48634*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48646*/       /*Scope*/ 25, /*->48672*/
/*48647*/         OPC_CheckCondCode, ISD::SETUGT,
/*48649*/         OPC_MoveParent,
/*48650*/         OPC_MoveParent,
/*48651*/         OPC_RecordChild1, // #2 = $c
/*48652*/         OPC_CheckType, MVT::i1,
/*48654*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48657*/         OPC_EmitInteger, MVT::i32, 0, 
/*48660*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48672*/       /*Scope*/ 25, /*->48698*/
/*48673*/         OPC_CheckCondCode, ISD::SETOGT,
/*48675*/         OPC_MoveParent,
/*48676*/         OPC_MoveParent,
/*48677*/         OPC_RecordChild1, // #2 = $c
/*48678*/         OPC_CheckType, MVT::i1,
/*48680*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48683*/         OPC_EmitInteger, MVT::i32, 0, 
/*48686*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48698*/       /*Scope*/ 25, /*->48724*/
/*48699*/         OPC_CheckCondCode, ISD::SETUGE,
/*48701*/         OPC_MoveParent,
/*48702*/         OPC_MoveParent,
/*48703*/         OPC_RecordChild1, // #2 = $c
/*48704*/         OPC_CheckType, MVT::i1,
/*48706*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48709*/         OPC_EmitInteger, MVT::i32, 0, 
/*48712*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48724*/       /*Scope*/ 25, /*->48750*/
/*48725*/         OPC_CheckCondCode, ISD::SETOGE,
/*48727*/         OPC_MoveParent,
/*48728*/         OPC_MoveParent,
/*48729*/         OPC_RecordChild1, // #2 = $c
/*48730*/         OPC_CheckType, MVT::i1,
/*48732*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48735*/         OPC_EmitInteger, MVT::i32, 0, 
/*48738*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*48750*/       0, /*End of Scope*/
/*48751*/     /*Scope*/ 63|128,2/*319*/, /*->49072*/
/*48753*/       OPC_CheckChild0Type, MVT::f64,
/*48755*/       OPC_RecordChild1, // #1 = $b
/*48756*/       OPC_MoveChild, 2,
/*48758*/       OPC_Scope, 25, /*->48785*/ // 12 children in Scope
/*48760*/         OPC_CheckCondCode, ISD::SETUEQ,
/*48762*/         OPC_MoveParent,
/*48763*/         OPC_MoveParent,
/*48764*/         OPC_RecordChild1, // #2 = $c
/*48765*/         OPC_CheckType, MVT::i1,
/*48767*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48770*/         OPC_EmitInteger, MVT::i32, 0, 
/*48773*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48785*/       /*Scope*/ 25, /*->48811*/
/*48786*/         OPC_CheckCondCode, ISD::SETOEQ,
/*48788*/         OPC_MoveParent,
/*48789*/         OPC_MoveParent,
/*48790*/         OPC_RecordChild1, // #2 = $c
/*48791*/         OPC_CheckType, MVT::i1,
/*48793*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48796*/         OPC_EmitInteger, MVT::i32, 0, 
/*48799*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPEQf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48811*/       /*Scope*/ 25, /*->48837*/
/*48812*/         OPC_CheckCondCode, ISD::SETUNE,
/*48814*/         OPC_MoveParent,
/*48815*/         OPC_MoveParent,
/*48816*/         OPC_RecordChild1, // #2 = $c
/*48817*/         OPC_CheckType, MVT::i1,
/*48819*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48822*/         OPC_EmitInteger, MVT::i32, 0, 
/*48825*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48837*/       /*Scope*/ 25, /*->48863*/
/*48838*/         OPC_CheckCondCode, ISD::SETONE,
/*48840*/         OPC_MoveParent,
/*48841*/         OPC_MoveParent,
/*48842*/         OPC_RecordChild1, // #2 = $c
/*48843*/         OPC_CheckType, MVT::i1,
/*48845*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48848*/         OPC_EmitInteger, MVT::i32, 0, 
/*48851*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPNEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48863*/       /*Scope*/ 25, /*->48889*/
/*48864*/         OPC_CheckCondCode, ISD::SETULT,
/*48866*/         OPC_MoveParent,
/*48867*/         OPC_MoveParent,
/*48868*/         OPC_RecordChild1, // #2 = $c
/*48869*/         OPC_CheckType, MVT::i1,
/*48871*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48874*/         OPC_EmitInteger, MVT::i32, 0, 
/*48877*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48889*/       /*Scope*/ 25, /*->48915*/
/*48890*/         OPC_CheckCondCode, ISD::SETOLT,
/*48892*/         OPC_MoveParent,
/*48893*/         OPC_MoveParent,
/*48894*/         OPC_RecordChild1, // #2 = $c
/*48895*/         OPC_CheckType, MVT::i1,
/*48897*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48900*/         OPC_EmitInteger, MVT::i32, 0, 
/*48903*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLTf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48915*/       /*Scope*/ 25, /*->48941*/
/*48916*/         OPC_CheckCondCode, ISD::SETULE,
/*48918*/         OPC_MoveParent,
/*48919*/         OPC_MoveParent,
/*48920*/         OPC_RecordChild1, // #2 = $c
/*48921*/         OPC_CheckType, MVT::i1,
/*48923*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48926*/         OPC_EmitInteger, MVT::i32, 0, 
/*48929*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48941*/       /*Scope*/ 25, /*->48967*/
/*48942*/         OPC_CheckCondCode, ISD::SETOLE,
/*48944*/         OPC_MoveParent,
/*48945*/         OPC_MoveParent,
/*48946*/         OPC_RecordChild1, // #2 = $c
/*48947*/         OPC_CheckType, MVT::i1,
/*48949*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48952*/         OPC_EmitInteger, MVT::i32, 0, 
/*48955*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPLEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48967*/       /*Scope*/ 25, /*->48993*/
/*48968*/         OPC_CheckCondCode, ISD::SETUGT,
/*48970*/         OPC_MoveParent,
/*48971*/         OPC_MoveParent,
/*48972*/         OPC_RecordChild1, // #2 = $c
/*48973*/         OPC_CheckType, MVT::i1,
/*48975*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*48978*/         OPC_EmitInteger, MVT::i32, 0, 
/*48981*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*48993*/       /*Scope*/ 25, /*->49019*/
/*48994*/         OPC_CheckCondCode, ISD::SETOGT,
/*48996*/         OPC_MoveParent,
/*48997*/         OPC_MoveParent,
/*48998*/         OPC_RecordChild1, // #2 = $c
/*48999*/         OPC_CheckType, MVT::i1,
/*49001*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49004*/         OPC_EmitInteger, MVT::i32, 0, 
/*49007*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGTf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*49019*/       /*Scope*/ 25, /*->49045*/
/*49020*/         OPC_CheckCondCode, ISD::SETUGE,
/*49022*/         OPC_MoveParent,
/*49023*/         OPC_MoveParent,
/*49024*/         OPC_RecordChild1, // #2 = $c
/*49025*/         OPC_CheckType, MVT::i1,
/*49027*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49030*/         OPC_EmitInteger, MVT::i32, 0, 
/*49033*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_r_u), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*49045*/       /*Scope*/ 25, /*->49071*/
/*49046*/         OPC_CheckCondCode, ISD::SETOGE,
/*49048*/         OPC_MoveParent,
/*49049*/         OPC_MoveParent,
/*49050*/         OPC_RecordChild1, // #2 = $c
/*49051*/         OPC_CheckType, MVT::i1,
/*49053*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49056*/         OPC_EmitInteger, MVT::i32, 0, 
/*49059*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_r_o), 0,
                      1/*#VTs*/, MVT::i1, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (xor:i1 (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other), RegPred:i1:$c) - Complexity = 6
                  // Dst: (SETPGEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*49071*/       0, /*End of Scope*/
/*49072*/     0, /*End of Scope*/
/*49073*/   /*Scope*/ 46|128,12/*1582*/, /*->50657*/
/*49075*/     OPC_RecordChild0, // #0 = $a
/*49076*/     OPC_Scope, 93, /*->49171*/ // 3 children in Scope
/*49078*/       OPC_RecordChild1, // #1 = $b
/*49079*/       OPC_MoveChild, 1,
/*49081*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49084*/       OPC_MoveParent,
/*49085*/       OPC_SwitchType /*4 cases */, 19,  MVT::i1,// ->49107
/*49088*/         OPC_EmitConvertToTarget, 1,
/*49090*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49093*/         OPC_EmitInteger, MVT::i32, 0, 
/*49096*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORripreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (xor:i1 RegPred:i1:$a, (imm:i1):$b) - Complexity = 6
                  // Dst: (XORripreds:i1 RegPred:i1:$a, (imm:i1):$b)
                /*SwitchType*/ 19,  MVT::i16,// ->49128
/*49109*/         OPC_EmitConvertToTarget, 1,
/*49111*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49114*/         OPC_EmitInteger, MVT::i32, 0, 
/*49117*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORri16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (xor:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                  // Dst: (XORri16:i16 RegI16:i16:$a, (imm:i16):$b)
                /*SwitchType*/ 19,  MVT::i32,// ->49149
/*49130*/         OPC_EmitConvertToTarget, 1,
/*49132*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49135*/         OPC_EmitInteger, MVT::i32, 0, 
/*49138*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORri32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (xor:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                  // Dst: (XORri32:i32 RegI32:i32:$a, (imm:i32):$b)
                /*SwitchType*/ 19,  MVT::i64,// ->49170
/*49151*/         OPC_EmitConvertToTarget, 1,
/*49153*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49156*/         OPC_EmitInteger, MVT::i32, 0, 
/*49159*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORri64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (xor:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                  // Dst: (XORri64:i64 RegI64:i64:$a, (imm:i64):$b)
                0, // EndSwitchType
/*49171*/     /*Scope*/ 123|128,10/*1403*/, /*->50576*/
/*49173*/       OPC_MoveChild, 1,
/*49175*/       OPC_CheckOpcode, TARGET_VAL(ISD::SETCC),
/*49178*/       OPC_RecordChild0, // #1 = $a
/*49179*/       OPC_Scope, 1|128,2/*257*/, /*->49439*/ // 5 children in Scope
/*49182*/         OPC_CheckChild0Type, MVT::i16,
/*49184*/         OPC_RecordChild1, // #2 = $b
/*49185*/         OPC_MoveChild, 2,
/*49187*/         OPC_Scope, 24, /*->49213*/ // 10 children in Scope
/*49189*/           OPC_CheckCondCode, ISD::SETEQ,
/*49191*/           OPC_MoveParent,
/*49192*/           OPC_MoveParent,
/*49193*/           OPC_CheckType, MVT::i1,
/*49195*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49198*/           OPC_EmitInteger, MVT::i32, 0, 
/*49201*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49213*/         /*Scope*/ 24, /*->49238*/
/*49214*/           OPC_CheckCondCode, ISD::SETNE,
/*49216*/           OPC_MoveParent,
/*49217*/           OPC_MoveParent,
/*49218*/           OPC_CheckType, MVT::i1,
/*49220*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49223*/           OPC_EmitInteger, MVT::i32, 0, 
/*49226*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49238*/         /*Scope*/ 24, /*->49263*/
/*49239*/           OPC_CheckCondCode, ISD::SETULT,
/*49241*/           OPC_MoveParent,
/*49242*/           OPC_MoveParent,
/*49243*/           OPC_CheckType, MVT::i1,
/*49245*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49248*/           OPC_EmitInteger, MVT::i32, 0, 
/*49251*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49263*/         /*Scope*/ 24, /*->49288*/
/*49264*/           OPC_CheckCondCode, ISD::SETULE,
/*49266*/           OPC_MoveParent,
/*49267*/           OPC_MoveParent,
/*49268*/           OPC_CheckType, MVT::i1,
/*49270*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49273*/           OPC_EmitInteger, MVT::i32, 0, 
/*49276*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49288*/         /*Scope*/ 24, /*->49313*/
/*49289*/           OPC_CheckCondCode, ISD::SETUGT,
/*49291*/           OPC_MoveParent,
/*49292*/           OPC_MoveParent,
/*49293*/           OPC_CheckType, MVT::i1,
/*49295*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49298*/           OPC_EmitInteger, MVT::i32, 0, 
/*49301*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49313*/         /*Scope*/ 24, /*->49338*/
/*49314*/           OPC_CheckCondCode, ISD::SETUGE,
/*49316*/           OPC_MoveParent,
/*49317*/           OPC_MoveParent,
/*49318*/           OPC_CheckType, MVT::i1,
/*49320*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49323*/           OPC_EmitInteger, MVT::i32, 0, 
/*49326*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49338*/         /*Scope*/ 24, /*->49363*/
/*49339*/           OPC_CheckCondCode, ISD::SETLT,
/*49341*/           OPC_MoveParent,
/*49342*/           OPC_MoveParent,
/*49343*/           OPC_CheckType, MVT::i1,
/*49345*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49348*/           OPC_EmitInteger, MVT::i32, 0, 
/*49351*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49363*/         /*Scope*/ 24, /*->49388*/
/*49364*/           OPC_CheckCondCode, ISD::SETLE,
/*49366*/           OPC_MoveParent,
/*49367*/           OPC_MoveParent,
/*49368*/           OPC_CheckType, MVT::i1,
/*49370*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49373*/           OPC_EmitInteger, MVT::i32, 0, 
/*49376*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49388*/         /*Scope*/ 24, /*->49413*/
/*49389*/           OPC_CheckCondCode, ISD::SETGT,
/*49391*/           OPC_MoveParent,
/*49392*/           OPC_MoveParent,
/*49393*/           OPC_CheckType, MVT::i1,
/*49395*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49398*/           OPC_EmitInteger, MVT::i32, 0, 
/*49401*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49413*/         /*Scope*/ 24, /*->49438*/
/*49414*/           OPC_CheckCondCode, ISD::SETGE,
/*49416*/           OPC_MoveParent,
/*49417*/           OPC_MoveParent,
/*49418*/           OPC_CheckType, MVT::i1,
/*49420*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49423*/           OPC_EmitInteger, MVT::i32, 0, 
/*49426*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs16rr_xor_r:i1 RegI16:i16:$a, RegI16:i16:$b, RegPred:i1:$c)
/*49438*/         0, /*End of Scope*/
/*49439*/       /*Scope*/ 1|128,2/*257*/, /*->49698*/
/*49441*/         OPC_CheckChild0Type, MVT::i32,
/*49443*/         OPC_RecordChild1, // #2 = $b
/*49444*/         OPC_MoveChild, 2,
/*49446*/         OPC_Scope, 24, /*->49472*/ // 10 children in Scope
/*49448*/           OPC_CheckCondCode, ISD::SETEQ,
/*49450*/           OPC_MoveParent,
/*49451*/           OPC_MoveParent,
/*49452*/           OPC_CheckType, MVT::i1,
/*49454*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49457*/           OPC_EmitInteger, MVT::i32, 0, 
/*49460*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49472*/         /*Scope*/ 24, /*->49497*/
/*49473*/           OPC_CheckCondCode, ISD::SETNE,
/*49475*/           OPC_MoveParent,
/*49476*/           OPC_MoveParent,
/*49477*/           OPC_CheckType, MVT::i1,
/*49479*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49482*/           OPC_EmitInteger, MVT::i32, 0, 
/*49485*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49497*/         /*Scope*/ 24, /*->49522*/
/*49498*/           OPC_CheckCondCode, ISD::SETULT,
/*49500*/           OPC_MoveParent,
/*49501*/           OPC_MoveParent,
/*49502*/           OPC_CheckType, MVT::i1,
/*49504*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49507*/           OPC_EmitInteger, MVT::i32, 0, 
/*49510*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49522*/         /*Scope*/ 24, /*->49547*/
/*49523*/           OPC_CheckCondCode, ISD::SETULE,
/*49525*/           OPC_MoveParent,
/*49526*/           OPC_MoveParent,
/*49527*/           OPC_CheckType, MVT::i1,
/*49529*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49532*/           OPC_EmitInteger, MVT::i32, 0, 
/*49535*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49547*/         /*Scope*/ 24, /*->49572*/
/*49548*/           OPC_CheckCondCode, ISD::SETUGT,
/*49550*/           OPC_MoveParent,
/*49551*/           OPC_MoveParent,
/*49552*/           OPC_CheckType, MVT::i1,
/*49554*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49557*/           OPC_EmitInteger, MVT::i32, 0, 
/*49560*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49572*/         /*Scope*/ 24, /*->49597*/
/*49573*/           OPC_CheckCondCode, ISD::SETUGE,
/*49575*/           OPC_MoveParent,
/*49576*/           OPC_MoveParent,
/*49577*/           OPC_CheckType, MVT::i1,
/*49579*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49582*/           OPC_EmitInteger, MVT::i32, 0, 
/*49585*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49597*/         /*Scope*/ 24, /*->49622*/
/*49598*/           OPC_CheckCondCode, ISD::SETLT,
/*49600*/           OPC_MoveParent,
/*49601*/           OPC_MoveParent,
/*49602*/           OPC_CheckType, MVT::i1,
/*49604*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49607*/           OPC_EmitInteger, MVT::i32, 0, 
/*49610*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49622*/         /*Scope*/ 24, /*->49647*/
/*49623*/           OPC_CheckCondCode, ISD::SETLE,
/*49625*/           OPC_MoveParent,
/*49626*/           OPC_MoveParent,
/*49627*/           OPC_CheckType, MVT::i1,
/*49629*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49632*/           OPC_EmitInteger, MVT::i32, 0, 
/*49635*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49647*/         /*Scope*/ 24, /*->49672*/
/*49648*/           OPC_CheckCondCode, ISD::SETGT,
/*49650*/           OPC_MoveParent,
/*49651*/           OPC_MoveParent,
/*49652*/           OPC_CheckType, MVT::i1,
/*49654*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49657*/           OPC_EmitInteger, MVT::i32, 0, 
/*49660*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49672*/         /*Scope*/ 24, /*->49697*/
/*49673*/           OPC_CheckCondCode, ISD::SETGE,
/*49675*/           OPC_MoveParent,
/*49676*/           OPC_MoveParent,
/*49677*/           OPC_CheckType, MVT::i1,
/*49679*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49682*/           OPC_EmitInteger, MVT::i32, 0, 
/*49685*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs32rr_xor_r:i1 RegI32:i32:$a, RegI32:i32:$b, RegPred:i1:$c)
/*49697*/         0, /*End of Scope*/
/*49698*/       /*Scope*/ 1|128,2/*257*/, /*->49957*/
/*49700*/         OPC_CheckChild0Type, MVT::i64,
/*49702*/         OPC_RecordChild1, // #2 = $b
/*49703*/         OPC_MoveChild, 2,
/*49705*/         OPC_Scope, 24, /*->49731*/ // 10 children in Scope
/*49707*/           OPC_CheckCondCode, ISD::SETEQ,
/*49709*/           OPC_MoveParent,
/*49710*/           OPC_MoveParent,
/*49711*/           OPC_CheckType, MVT::i1,
/*49713*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49716*/           OPC_EmitInteger, MVT::i32, 0, 
/*49719*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49731*/         /*Scope*/ 24, /*->49756*/
/*49732*/           OPC_CheckCondCode, ISD::SETNE,
/*49734*/           OPC_MoveParent,
/*49735*/           OPC_MoveParent,
/*49736*/           OPC_CheckType, MVT::i1,
/*49738*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49741*/           OPC_EmitInteger, MVT::i32, 0, 
/*49744*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other)) - Complexity = 6
                    // Dst: (SETPNEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49756*/         /*Scope*/ 24, /*->49781*/
/*49757*/           OPC_CheckCondCode, ISD::SETULT,
/*49759*/           OPC_MoveParent,
/*49760*/           OPC_MoveParent,
/*49761*/           OPC_CheckType, MVT::i1,
/*49763*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49766*/           OPC_EmitInteger, MVT::i32, 0, 
/*49769*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49781*/         /*Scope*/ 24, /*->49806*/
/*49782*/           OPC_CheckCondCode, ISD::SETULE,
/*49784*/           OPC_MoveParent,
/*49785*/           OPC_MoveParent,
/*49786*/           OPC_CheckType, MVT::i1,
/*49788*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49791*/           OPC_EmitInteger, MVT::i32, 0, 
/*49794*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49806*/         /*Scope*/ 24, /*->49831*/
/*49807*/           OPC_CheckCondCode, ISD::SETUGT,
/*49809*/           OPC_MoveParent,
/*49810*/           OPC_MoveParent,
/*49811*/           OPC_CheckType, MVT::i1,
/*49813*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49816*/           OPC_EmitInteger, MVT::i32, 0, 
/*49819*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49831*/         /*Scope*/ 24, /*->49856*/
/*49832*/           OPC_CheckCondCode, ISD::SETUGE,
/*49834*/           OPC_MoveParent,
/*49835*/           OPC_MoveParent,
/*49836*/           OPC_CheckType, MVT::i1,
/*49838*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49841*/           OPC_EmitInteger, MVT::i32, 0, 
/*49844*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEu64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49856*/         /*Scope*/ 24, /*->49881*/
/*49857*/           OPC_CheckCondCode, ISD::SETLT,
/*49859*/           OPC_MoveParent,
/*49860*/           OPC_MoveParent,
/*49861*/           OPC_CheckType, MVT::i1,
/*49863*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49866*/           OPC_EmitInteger, MVT::i32, 0, 
/*49869*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other)) - Complexity = 6
                    // Dst: (SETPLTs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49881*/         /*Scope*/ 24, /*->49906*/
/*49882*/           OPC_CheckCondCode, ISD::SETLE,
/*49884*/           OPC_MoveParent,
/*49885*/           OPC_MoveParent,
/*49886*/           OPC_CheckType, MVT::i1,
/*49888*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49891*/           OPC_EmitInteger, MVT::i32, 0, 
/*49894*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other)) - Complexity = 6
                    // Dst: (SETPLEs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49906*/         /*Scope*/ 24, /*->49931*/
/*49907*/           OPC_CheckCondCode, ISD::SETGT,
/*49909*/           OPC_MoveParent,
/*49910*/           OPC_MoveParent,
/*49911*/           OPC_CheckType, MVT::i1,
/*49913*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49916*/           OPC_EmitInteger, MVT::i32, 0, 
/*49919*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other)) - Complexity = 6
                    // Dst: (SETPGTs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49931*/         /*Scope*/ 24, /*->49956*/
/*49932*/           OPC_CheckCondCode, ISD::SETGE,
/*49934*/           OPC_MoveParent,
/*49935*/           OPC_MoveParent,
/*49936*/           OPC_CheckType, MVT::i1,
/*49938*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49941*/           OPC_EmitInteger, MVT::i32, 0, 
/*49944*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr_xor_r), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other)) - Complexity = 6
                    // Dst: (SETPGEs64rr_xor_r:i1 RegI64:i64:$a, RegI64:i64:$b, RegPred:i1:$c)
/*49956*/         0, /*End of Scope*/
/*49957*/       /*Scope*/ 51|128,2/*307*/, /*->50266*/
/*49959*/         OPC_CheckChild0Type, MVT::f32,
/*49961*/         OPC_RecordChild1, // #2 = $b
/*49962*/         OPC_MoveChild, 2,
/*49964*/         OPC_Scope, 24, /*->49990*/ // 12 children in Scope
/*49966*/           OPC_CheckCondCode, ISD::SETUEQ,
/*49968*/           OPC_MoveParent,
/*49969*/           OPC_MoveParent,
/*49970*/           OPC_CheckType, MVT::i1,
/*49972*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*49975*/           OPC_EmitInteger, MVT::i32, 0, 
/*49978*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*49990*/         /*Scope*/ 24, /*->50015*/
/*49991*/           OPC_CheckCondCode, ISD::SETOEQ,
/*49993*/           OPC_MoveParent,
/*49994*/           OPC_MoveParent,
/*49995*/           OPC_CheckType, MVT::i1,
/*49997*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50000*/           OPC_EmitInteger, MVT::i32, 0, 
/*50003*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50015*/         /*Scope*/ 24, /*->50040*/
/*50016*/           OPC_CheckCondCode, ISD::SETUNE,
/*50018*/           OPC_MoveParent,
/*50019*/           OPC_MoveParent,
/*50020*/           OPC_CheckType, MVT::i1,
/*50022*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50025*/           OPC_EmitInteger, MVT::i32, 0, 
/*50028*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50040*/         /*Scope*/ 24, /*->50065*/
/*50041*/           OPC_CheckCondCode, ISD::SETONE,
/*50043*/           OPC_MoveParent,
/*50044*/           OPC_MoveParent,
/*50045*/           OPC_CheckType, MVT::i1,
/*50047*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50050*/           OPC_EmitInteger, MVT::i32, 0, 
/*50053*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50065*/         /*Scope*/ 24, /*->50090*/
/*50066*/           OPC_CheckCondCode, ISD::SETULT,
/*50068*/           OPC_MoveParent,
/*50069*/           OPC_MoveParent,
/*50070*/           OPC_CheckType, MVT::i1,
/*50072*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50075*/           OPC_EmitInteger, MVT::i32, 0, 
/*50078*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50090*/         /*Scope*/ 24, /*->50115*/
/*50091*/           OPC_CheckCondCode, ISD::SETOLT,
/*50093*/           OPC_MoveParent,
/*50094*/           OPC_MoveParent,
/*50095*/           OPC_CheckType, MVT::i1,
/*50097*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50100*/           OPC_EmitInteger, MVT::i32, 0, 
/*50103*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50115*/         /*Scope*/ 24, /*->50140*/
/*50116*/           OPC_CheckCondCode, ISD::SETULE,
/*50118*/           OPC_MoveParent,
/*50119*/           OPC_MoveParent,
/*50120*/           OPC_CheckType, MVT::i1,
/*50122*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50125*/           OPC_EmitInteger, MVT::i32, 0, 
/*50128*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50140*/         /*Scope*/ 24, /*->50165*/
/*50141*/           OPC_CheckCondCode, ISD::SETOLE,
/*50143*/           OPC_MoveParent,
/*50144*/           OPC_MoveParent,
/*50145*/           OPC_CheckType, MVT::i1,
/*50147*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50150*/           OPC_EmitInteger, MVT::i32, 0, 
/*50153*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50165*/         /*Scope*/ 24, /*->50190*/
/*50166*/           OPC_CheckCondCode, ISD::SETUGT,
/*50168*/           OPC_MoveParent,
/*50169*/           OPC_MoveParent,
/*50170*/           OPC_CheckType, MVT::i1,
/*50172*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50175*/           OPC_EmitInteger, MVT::i32, 0, 
/*50178*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50190*/         /*Scope*/ 24, /*->50215*/
/*50191*/           OPC_CheckCondCode, ISD::SETOGT,
/*50193*/           OPC_MoveParent,
/*50194*/           OPC_MoveParent,
/*50195*/           OPC_CheckType, MVT::i1,
/*50197*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50200*/           OPC_EmitInteger, MVT::i32, 0, 
/*50203*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50215*/         /*Scope*/ 24, /*->50240*/
/*50216*/           OPC_CheckCondCode, ISD::SETUGE,
/*50218*/           OPC_MoveParent,
/*50219*/           OPC_MoveParent,
/*50220*/           OPC_CheckType, MVT::i1,
/*50222*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50225*/           OPC_EmitInteger, MVT::i32, 0, 
/*50228*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_xor_r_u:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50240*/         /*Scope*/ 24, /*->50265*/
/*50241*/           OPC_CheckCondCode, ISD::SETOGE,
/*50243*/           OPC_MoveParent,
/*50244*/           OPC_MoveParent,
/*50245*/           OPC_CheckType, MVT::i1,
/*50247*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50250*/           OPC_EmitInteger, MVT::i32, 0, 
/*50253*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf32rr_xor_r_o:i1 RegF32:f32:$a, RegF32:f32:$b, RegPred:i1:$c)
/*50265*/         0, /*End of Scope*/
/*50266*/       /*Scope*/ 51|128,2/*307*/, /*->50575*/
/*50268*/         OPC_CheckChild0Type, MVT::f64,
/*50270*/         OPC_RecordChild1, // #2 = $b
/*50271*/         OPC_MoveChild, 2,
/*50273*/         OPC_Scope, 24, /*->50299*/ // 12 children in Scope
/*50275*/           OPC_CheckCondCode, ISD::SETUEQ,
/*50277*/           OPC_MoveParent,
/*50278*/           OPC_MoveParent,
/*50279*/           OPC_CheckType, MVT::i1,
/*50281*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50284*/           OPC_EmitInteger, MVT::i32, 0, 
/*50287*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50299*/         /*Scope*/ 24, /*->50324*/
/*50300*/           OPC_CheckCondCode, ISD::SETOEQ,
/*50302*/           OPC_MoveParent,
/*50303*/           OPC_MoveParent,
/*50304*/           OPC_CheckType, MVT::i1,
/*50306*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50309*/           OPC_EmitInteger, MVT::i32, 0, 
/*50312*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other)) - Complexity = 6
                    // Dst: (SETPEQf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50324*/         /*Scope*/ 24, /*->50349*/
/*50325*/           OPC_CheckCondCode, ISD::SETUNE,
/*50327*/           OPC_MoveParent,
/*50328*/           OPC_MoveParent,
/*50329*/           OPC_CheckType, MVT::i1,
/*50331*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50334*/           OPC_EmitInteger, MVT::i32, 0, 
/*50337*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50349*/         /*Scope*/ 24, /*->50374*/
/*50350*/           OPC_CheckCondCode, ISD::SETONE,
/*50352*/           OPC_MoveParent,
/*50353*/           OPC_MoveParent,
/*50354*/           OPC_CheckType, MVT::i1,
/*50356*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50359*/           OPC_EmitInteger, MVT::i32, 0, 
/*50362*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other)) - Complexity = 6
                    // Dst: (SETPNEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50374*/         /*Scope*/ 24, /*->50399*/
/*50375*/           OPC_CheckCondCode, ISD::SETULT,
/*50377*/           OPC_MoveParent,
/*50378*/           OPC_MoveParent,
/*50379*/           OPC_CheckType, MVT::i1,
/*50381*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50384*/           OPC_EmitInteger, MVT::i32, 0, 
/*50387*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50399*/         /*Scope*/ 24, /*->50424*/
/*50400*/           OPC_CheckCondCode, ISD::SETOLT,
/*50402*/           OPC_MoveParent,
/*50403*/           OPC_MoveParent,
/*50404*/           OPC_CheckType, MVT::i1,
/*50406*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50409*/           OPC_EmitInteger, MVT::i32, 0, 
/*50412*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other)) - Complexity = 6
                    // Dst: (SETPLTf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50424*/         /*Scope*/ 24, /*->50449*/
/*50425*/           OPC_CheckCondCode, ISD::SETULE,
/*50427*/           OPC_MoveParent,
/*50428*/           OPC_MoveParent,
/*50429*/           OPC_CheckType, MVT::i1,
/*50431*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50434*/           OPC_EmitInteger, MVT::i32, 0, 
/*50437*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50449*/         /*Scope*/ 24, /*->50474*/
/*50450*/           OPC_CheckCondCode, ISD::SETOLE,
/*50452*/           OPC_MoveParent,
/*50453*/           OPC_MoveParent,
/*50454*/           OPC_CheckType, MVT::i1,
/*50456*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50459*/           OPC_EmitInteger, MVT::i32, 0, 
/*50462*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other)) - Complexity = 6
                    // Dst: (SETPLEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50474*/         /*Scope*/ 24, /*->50499*/
/*50475*/           OPC_CheckCondCode, ISD::SETUGT,
/*50477*/           OPC_MoveParent,
/*50478*/           OPC_MoveParent,
/*50479*/           OPC_CheckType, MVT::i1,
/*50481*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50484*/           OPC_EmitInteger, MVT::i32, 0, 
/*50487*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50499*/         /*Scope*/ 24, /*->50524*/
/*50500*/           OPC_CheckCondCode, ISD::SETOGT,
/*50502*/           OPC_MoveParent,
/*50503*/           OPC_MoveParent,
/*50504*/           OPC_CheckType, MVT::i1,
/*50506*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50509*/           OPC_EmitInteger, MVT::i32, 0, 
/*50512*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other)) - Complexity = 6
                    // Dst: (SETPGTf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50524*/         /*Scope*/ 24, /*->50549*/
/*50525*/           OPC_CheckCondCode, ISD::SETUGE,
/*50527*/           OPC_MoveParent,
/*50528*/           OPC_MoveParent,
/*50529*/           OPC_CheckType, MVT::i1,
/*50531*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50534*/           OPC_EmitInteger, MVT::i32, 0, 
/*50537*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_r_u), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_xor_r_u:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50549*/         /*Scope*/ 24, /*->50574*/
/*50550*/           OPC_CheckCondCode, ISD::SETOGE,
/*50552*/           OPC_MoveParent,
/*50553*/           OPC_MoveParent,
/*50554*/           OPC_CheckType, MVT::i1,
/*50556*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50559*/           OPC_EmitInteger, MVT::i32, 0, 
/*50562*/           OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_xor_r_o), 0,
                        1/*#VTs*/, MVT::i1, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (xor:i1 RegPred:i1:$c, (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other)) - Complexity = 6
                    // Dst: (SETPGEf64rr_xor_r_o:i1 RegF64:f64:$a, RegF64:f64:$b, RegPred:i1:$c)
/*50574*/         0, /*End of Scope*/
/*50575*/       0, /*End of Scope*/
/*50576*/     /*Scope*/ 79, /*->50656*/
/*50577*/       OPC_RecordChild1, // #1 = $b
/*50578*/       OPC_SwitchType /*4 cases */, 17,  MVT::i1,// ->50598
/*50581*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50584*/         OPC_EmitInteger, MVT::i32, 0, 
/*50587*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORrrpreds), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i1 RegPred:i1:$a, RegPred:i1:$b) - Complexity = 3
                  // Dst: (XORrrpreds:i1 RegPred:i1:$a, RegPred:i1:$b)
                /*SwitchType*/ 17,  MVT::i16,// ->50617
/*50600*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50603*/         OPC_EmitInteger, MVT::i32, 0, 
/*50606*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORrr16), 0,
                      1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                  // Dst: (XORrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
                /*SwitchType*/ 17,  MVT::i32,// ->50636
/*50619*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50622*/         OPC_EmitInteger, MVT::i32, 0, 
/*50625*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORrr32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                  // Dst: (XORrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
                /*SwitchType*/ 17,  MVT::i64,// ->50655
/*50638*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50641*/         OPC_EmitInteger, MVT::i32, 0, 
/*50644*/         OPC_MorphNodeTo, TARGET_VAL(PTX::XORrr64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                  // Dst: (XORrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
                0, // EndSwitchType
/*50656*/     0, /*End of Scope*/
/*50657*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57|128,23/*3001*/,  TARGET_VAL(ISD::LOAD),// ->53663
/*50662*/   OPC_RecordMemRef,
/*50663*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*50664*/   OPC_RecordChild1, // #1 = $a
/*50665*/   OPC_Scope, 88|128,11/*1496*/, /*->52164*/ // 2 children in Scope
/*50668*/     OPC_CheckChild1Type, MVT::i32,
/*50670*/     OPC_CheckPredicate, 0, // Predicate_unindexedload
/*50672*/     OPC_CheckPredicate, 1, // Predicate_load
/*50674*/     OPC_Scope, 92|128,1/*220*/, /*->50897*/ // 8 children in Scope
/*50677*/       OPC_CheckPredicate, 2, // Predicate_load_global
/*50679*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->50752
/*50682*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*50684*/         OPC_Scope, 21, /*->50707*/ // 3 children in Scope
/*50686*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*50689*/           OPC_EmitMergeInputChains1_0,
/*50690*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50693*/           OPC_EmitInteger, MVT::i32, 0, 
/*50696*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16rr32:i16 ADDRrr32:i32:$a)
/*50707*/         /*Scope*/ 21, /*->50729*/
/*50708*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*50711*/           OPC_EmitMergeInputChains1_0,
/*50712*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50715*/           OPC_EmitInteger, MVT::i32, 0, 
/*50718*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16ri32:i16 ADDRri32:i32:$a)
/*50729*/         /*Scope*/ 21, /*->50751*/
/*50730*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*50733*/           OPC_EmitMergeInputChains1_0,
/*50734*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50737*/           OPC_EmitInteger, MVT::i32, 0, 
/*50740*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16ii32:i16 ADDRii32:i32:$a)
/*50751*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->50824
/*50754*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*50756*/         OPC_Scope, 21, /*->50779*/ // 3 children in Scope
/*50758*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*50761*/           OPC_EmitMergeInputChains1_0,
/*50762*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50765*/           OPC_EmitInteger, MVT::i32, 0, 
/*50768*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32rr32:i32 ADDRrr32:i32:$a)
/*50779*/         /*Scope*/ 21, /*->50801*/
/*50780*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*50783*/           OPC_EmitMergeInputChains1_0,
/*50784*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50787*/           OPC_EmitInteger, MVT::i32, 0, 
/*50790*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32ri32:i32 ADDRri32:i32:$a)
/*50801*/         /*Scope*/ 21, /*->50823*/
/*50802*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*50805*/           OPC_EmitMergeInputChains1_0,
/*50806*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50809*/           OPC_EmitInteger, MVT::i32, 0, 
/*50812*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32ii32:i32 ADDRii32:i32:$a)
/*50823*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->50896
/*50826*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*50828*/         OPC_Scope, 21, /*->50851*/ // 3 children in Scope
/*50830*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*50833*/           OPC_EmitMergeInputChains1_0,
/*50834*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50837*/           OPC_EmitInteger, MVT::i32, 0, 
/*50840*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64rr32:i64 ADDRrr32:i32:$a)
/*50851*/         /*Scope*/ 21, /*->50873*/
/*50852*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*50855*/           OPC_EmitMergeInputChains1_0,
/*50856*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50859*/           OPC_EmitInteger, MVT::i32, 0, 
/*50862*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64ri32:i64 ADDRri32:i32:$a)
/*50873*/         /*Scope*/ 21, /*->50895*/
/*50874*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*50877*/           OPC_EmitMergeInputChains1_0,
/*50878*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50881*/           OPC_EmitInteger, MVT::i32, 0, 
/*50884*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64ii32:i64 ADDRii32:i32:$a)
/*50895*/         0, /*End of Scope*/
                0, // EndSwitchType
/*50897*/     /*Scope*/ 92|128,1/*220*/, /*->51119*/
/*50899*/       OPC_CheckPredicate, 3, // Predicate_load_constant
/*50901*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->50974
/*50904*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*50906*/         OPC_Scope, 21, /*->50929*/ // 3 children in Scope
/*50908*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*50911*/           OPC_EmitMergeInputChains1_0,
/*50912*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50915*/           OPC_EmitInteger, MVT::i32, 0, 
/*50918*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16rr32:i16 ADDRrr32:i32:$a)
/*50929*/         /*Scope*/ 21, /*->50951*/
/*50930*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*50933*/           OPC_EmitMergeInputChains1_0,
/*50934*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50937*/           OPC_EmitInteger, MVT::i32, 0, 
/*50940*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16ri32:i16 ADDRri32:i32:$a)
/*50951*/         /*Scope*/ 21, /*->50973*/
/*50952*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*50955*/           OPC_EmitMergeInputChains1_0,
/*50956*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50959*/           OPC_EmitInteger, MVT::i32, 0, 
/*50962*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16ii32:i16 ADDRii32:i32:$a)
/*50973*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->51046
/*50976*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*50978*/         OPC_Scope, 21, /*->51001*/ // 3 children in Scope
/*50980*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*50983*/           OPC_EmitMergeInputChains1_0,
/*50984*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*50987*/           OPC_EmitInteger, MVT::i32, 0, 
/*50990*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32rr32:i32 ADDRrr32:i32:$a)
/*51001*/         /*Scope*/ 21, /*->51023*/
/*51002*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51005*/           OPC_EmitMergeInputChains1_0,
/*51006*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51009*/           OPC_EmitInteger, MVT::i32, 0, 
/*51012*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32ri32:i32 ADDRri32:i32:$a)
/*51023*/         /*Scope*/ 21, /*->51045*/
/*51024*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51027*/           OPC_EmitMergeInputChains1_0,
/*51028*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51031*/           OPC_EmitInteger, MVT::i32, 0, 
/*51034*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32ii32:i32 ADDRii32:i32:$a)
/*51045*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->51118
/*51048*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51050*/         OPC_Scope, 21, /*->51073*/ // 3 children in Scope
/*51052*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51055*/           OPC_EmitMergeInputChains1_0,
/*51056*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51059*/           OPC_EmitInteger, MVT::i32, 0, 
/*51062*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64rr32:i64 ADDRrr32:i32:$a)
/*51073*/         /*Scope*/ 21, /*->51095*/
/*51074*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51077*/           OPC_EmitMergeInputChains1_0,
/*51078*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51081*/           OPC_EmitInteger, MVT::i32, 0, 
/*51084*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64ri32:i64 ADDRri32:i32:$a)
/*51095*/         /*Scope*/ 21, /*->51117*/
/*51096*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51099*/           OPC_EmitMergeInputChains1_0,
/*51100*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51103*/           OPC_EmitInteger, MVT::i32, 0, 
/*51106*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64ii32:i64 ADDRii32:i32:$a)
/*51117*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51119*/     /*Scope*/ 92|128,1/*220*/, /*->51341*/
/*51121*/       OPC_CheckPredicate, 4, // Predicate_load_local
/*51123*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->51196
/*51126*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51128*/         OPC_Scope, 21, /*->51151*/ // 3 children in Scope
/*51130*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51133*/           OPC_EmitMergeInputChains1_0,
/*51134*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51137*/           OPC_EmitInteger, MVT::i32, 0, 
/*51140*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16rr32:i16 ADDRrr32:i32:$a)
/*51151*/         /*Scope*/ 21, /*->51173*/
/*51152*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51155*/           OPC_EmitMergeInputChains1_0,
/*51156*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51159*/           OPC_EmitInteger, MVT::i32, 0, 
/*51162*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16ri32:i16 ADDRri32:i32:$a)
/*51173*/         /*Scope*/ 21, /*->51195*/
/*51174*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51177*/           OPC_EmitMergeInputChains1_0,
/*51178*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51181*/           OPC_EmitInteger, MVT::i32, 0, 
/*51184*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16ii32:i16 ADDRii32:i32:$a)
/*51195*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->51268
/*51198*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51200*/         OPC_Scope, 21, /*->51223*/ // 3 children in Scope
/*51202*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51205*/           OPC_EmitMergeInputChains1_0,
/*51206*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51209*/           OPC_EmitInteger, MVT::i32, 0, 
/*51212*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32rr32:i32 ADDRrr32:i32:$a)
/*51223*/         /*Scope*/ 21, /*->51245*/
/*51224*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51227*/           OPC_EmitMergeInputChains1_0,
/*51228*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51231*/           OPC_EmitInteger, MVT::i32, 0, 
/*51234*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32ri32:i32 ADDRri32:i32:$a)
/*51245*/         /*Scope*/ 21, /*->51267*/
/*51246*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51249*/           OPC_EmitMergeInputChains1_0,
/*51250*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51253*/           OPC_EmitInteger, MVT::i32, 0, 
/*51256*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32ii32:i32 ADDRii32:i32:$a)
/*51267*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->51340
/*51270*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51272*/         OPC_Scope, 21, /*->51295*/ // 3 children in Scope
/*51274*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51277*/           OPC_EmitMergeInputChains1_0,
/*51278*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51281*/           OPC_EmitInteger, MVT::i32, 0, 
/*51284*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64rr32:i64 ADDRrr32:i32:$a)
/*51295*/         /*Scope*/ 21, /*->51317*/
/*51296*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51299*/           OPC_EmitMergeInputChains1_0,
/*51300*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51303*/           OPC_EmitInteger, MVT::i32, 0, 
/*51306*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64ri32:i64 ADDRri32:i32:$a)
/*51317*/         /*Scope*/ 21, /*->51339*/
/*51318*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51321*/           OPC_EmitMergeInputChains1_0,
/*51322*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51325*/           OPC_EmitInteger, MVT::i32, 0, 
/*51328*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64ii32:i64 ADDRii32:i32:$a)
/*51339*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51341*/     /*Scope*/ 92|128,1/*220*/, /*->51563*/
/*51343*/       OPC_CheckPredicate, 5, // Predicate_load_shared
/*51345*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->51418
/*51348*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51350*/         OPC_Scope, 21, /*->51373*/ // 3 children in Scope
/*51352*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51355*/           OPC_EmitMergeInputChains1_0,
/*51356*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51359*/           OPC_EmitInteger, MVT::i32, 0, 
/*51362*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16rr32:i16 ADDRrr32:i32:$a)
/*51373*/         /*Scope*/ 21, /*->51395*/
/*51374*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51377*/           OPC_EmitMergeInputChains1_0,
/*51378*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51381*/           OPC_EmitInteger, MVT::i32, 0, 
/*51384*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16ri32:i16 ADDRri32:i32:$a)
/*51395*/         /*Scope*/ 21, /*->51417*/
/*51396*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51399*/           OPC_EmitMergeInputChains1_0,
/*51400*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51403*/           OPC_EmitInteger, MVT::i32, 0, 
/*51406*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16ii32:i16 ADDRii32:i32:$a)
/*51417*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->51490
/*51420*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51422*/         OPC_Scope, 21, /*->51445*/ // 3 children in Scope
/*51424*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51427*/           OPC_EmitMergeInputChains1_0,
/*51428*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51431*/           OPC_EmitInteger, MVT::i32, 0, 
/*51434*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32rr32:i32 ADDRrr32:i32:$a)
/*51445*/         /*Scope*/ 21, /*->51467*/
/*51446*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51449*/           OPC_EmitMergeInputChains1_0,
/*51450*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51453*/           OPC_EmitInteger, MVT::i32, 0, 
/*51456*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32ri32:i32 ADDRri32:i32:$a)
/*51467*/         /*Scope*/ 21, /*->51489*/
/*51468*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51471*/           OPC_EmitMergeInputChains1_0,
/*51472*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51475*/           OPC_EmitInteger, MVT::i32, 0, 
/*51478*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32ii32:i32 ADDRii32:i32:$a)
/*51489*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->51562
/*51492*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51494*/         OPC_Scope, 21, /*->51517*/ // 3 children in Scope
/*51496*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51499*/           OPC_EmitMergeInputChains1_0,
/*51500*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51503*/           OPC_EmitInteger, MVT::i32, 0, 
/*51506*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64rr32:i64 ADDRrr32:i32:$a)
/*51517*/         /*Scope*/ 21, /*->51539*/
/*51518*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51521*/           OPC_EmitMergeInputChains1_0,
/*51522*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51525*/           OPC_EmitInteger, MVT::i32, 0, 
/*51528*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64ri32:i64 ADDRri32:i32:$a)
/*51539*/         /*Scope*/ 21, /*->51561*/
/*51540*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51543*/           OPC_EmitMergeInputChains1_0,
/*51544*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51547*/           OPC_EmitInteger, MVT::i32, 0, 
/*51550*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64ii32:i64 ADDRii32:i32:$a)
/*51561*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51563*/     /*Scope*/ 20|128,1/*148*/, /*->51713*/
/*51565*/       OPC_CheckPredicate, 2, // Predicate_load_global
/*51567*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->51640
/*51570*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51572*/         OPC_Scope, 21, /*->51595*/ // 3 children in Scope
/*51574*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51577*/           OPC_EmitMergeInputChains1_0,
/*51578*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51581*/           OPC_EmitInteger, MVT::i32, 0, 
/*51584*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32rr32:f32 ADDRrr32:i32:$a)
/*51595*/         /*Scope*/ 21, /*->51617*/
/*51596*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51599*/           OPC_EmitMergeInputChains1_0,
/*51600*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51603*/           OPC_EmitInteger, MVT::i32, 0, 
/*51606*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32ri32:f32 ADDRri32:i32:$a)
/*51617*/         /*Scope*/ 21, /*->51639*/
/*51618*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51621*/           OPC_EmitMergeInputChains1_0,
/*51622*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51625*/           OPC_EmitInteger, MVT::i32, 0, 
/*51628*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32ii32:f32 ADDRii32:i32:$a)
/*51639*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->51712
/*51642*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51644*/         OPC_Scope, 21, /*->51667*/ // 3 children in Scope
/*51646*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51649*/           OPC_EmitMergeInputChains1_0,
/*51650*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51653*/           OPC_EmitInteger, MVT::i32, 0, 
/*51656*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64rr32:f64 ADDRrr32:i32:$a)
/*51667*/         /*Scope*/ 21, /*->51689*/
/*51668*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51671*/           OPC_EmitMergeInputChains1_0,
/*51672*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51675*/           OPC_EmitInteger, MVT::i32, 0, 
/*51678*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64ri32:f64 ADDRri32:i32:$a)
/*51689*/         /*Scope*/ 21, /*->51711*/
/*51690*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51693*/           OPC_EmitMergeInputChains1_0,
/*51694*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51697*/           OPC_EmitInteger, MVT::i32, 0, 
/*51700*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64ii32:f64 ADDRii32:i32:$a)
/*51711*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51713*/     /*Scope*/ 20|128,1/*148*/, /*->51863*/
/*51715*/       OPC_CheckPredicate, 3, // Predicate_load_constant
/*51717*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->51790
/*51720*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51722*/         OPC_Scope, 21, /*->51745*/ // 3 children in Scope
/*51724*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51727*/           OPC_EmitMergeInputChains1_0,
/*51728*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51731*/           OPC_EmitInteger, MVT::i32, 0, 
/*51734*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32rr32:f32 ADDRrr32:i32:$a)
/*51745*/         /*Scope*/ 21, /*->51767*/
/*51746*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51749*/           OPC_EmitMergeInputChains1_0,
/*51750*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51753*/           OPC_EmitInteger, MVT::i32, 0, 
/*51756*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32ri32:f32 ADDRri32:i32:$a)
/*51767*/         /*Scope*/ 21, /*->51789*/
/*51768*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51771*/           OPC_EmitMergeInputChains1_0,
/*51772*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51775*/           OPC_EmitInteger, MVT::i32, 0, 
/*51778*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32ii32:f32 ADDRii32:i32:$a)
/*51789*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->51862
/*51792*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51794*/         OPC_Scope, 21, /*->51817*/ // 3 children in Scope
/*51796*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51799*/           OPC_EmitMergeInputChains1_0,
/*51800*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51803*/           OPC_EmitInteger, MVT::i32, 0, 
/*51806*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64rr32:f64 ADDRrr32:i32:$a)
/*51817*/         /*Scope*/ 21, /*->51839*/
/*51818*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51821*/           OPC_EmitMergeInputChains1_0,
/*51822*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51825*/           OPC_EmitInteger, MVT::i32, 0, 
/*51828*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64ri32:f64 ADDRri32:i32:$a)
/*51839*/         /*Scope*/ 21, /*->51861*/
/*51840*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51843*/           OPC_EmitMergeInputChains1_0,
/*51844*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51847*/           OPC_EmitInteger, MVT::i32, 0, 
/*51850*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64ii32:f64 ADDRii32:i32:$a)
/*51861*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51863*/     /*Scope*/ 20|128,1/*148*/, /*->52013*/
/*51865*/       OPC_CheckPredicate, 4, // Predicate_load_local
/*51867*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->51940
/*51870*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51872*/         OPC_Scope, 21, /*->51895*/ // 3 children in Scope
/*51874*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51877*/           OPC_EmitMergeInputChains1_0,
/*51878*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51881*/           OPC_EmitInteger, MVT::i32, 0, 
/*51884*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32rr32:f32 ADDRrr32:i32:$a)
/*51895*/         /*Scope*/ 21, /*->51917*/
/*51896*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51899*/           OPC_EmitMergeInputChains1_0,
/*51900*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51903*/           OPC_EmitInteger, MVT::i32, 0, 
/*51906*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32ri32:f32 ADDRri32:i32:$a)
/*51917*/         /*Scope*/ 21, /*->51939*/
/*51918*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51921*/           OPC_EmitMergeInputChains1_0,
/*51922*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51925*/           OPC_EmitInteger, MVT::i32, 0, 
/*51928*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32ii32:f32 ADDRii32:i32:$a)
/*51939*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->52012
/*51942*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*51944*/         OPC_Scope, 21, /*->51967*/ // 3 children in Scope
/*51946*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*51949*/           OPC_EmitMergeInputChains1_0,
/*51950*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51953*/           OPC_EmitInteger, MVT::i32, 0, 
/*51956*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64rr32:f64 ADDRrr32:i32:$a)
/*51967*/         /*Scope*/ 21, /*->51989*/
/*51968*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*51971*/           OPC_EmitMergeInputChains1_0,
/*51972*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51975*/           OPC_EmitInteger, MVT::i32, 0, 
/*51978*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64ri32:f64 ADDRri32:i32:$a)
/*51989*/         /*Scope*/ 21, /*->52011*/
/*51990*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*51993*/           OPC_EmitMergeInputChains1_0,
/*51994*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*51997*/           OPC_EmitInteger, MVT::i32, 0, 
/*52000*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64ii32:f64 ADDRii32:i32:$a)
/*52011*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52013*/     /*Scope*/ 20|128,1/*148*/, /*->52163*/
/*52015*/       OPC_CheckPredicate, 5, // Predicate_load_shared
/*52017*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->52090
/*52020*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*52022*/         OPC_Scope, 21, /*->52045*/ // 3 children in Scope
/*52024*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*52027*/           OPC_EmitMergeInputChains1_0,
/*52028*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52031*/           OPC_EmitInteger, MVT::i32, 0, 
/*52034*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32rr32:f32 ADDRrr32:i32:$a)
/*52045*/         /*Scope*/ 21, /*->52067*/
/*52046*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*52049*/           OPC_EmitMergeInputChains1_0,
/*52050*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52053*/           OPC_EmitInteger, MVT::i32, 0, 
/*52056*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32ri32:f32 ADDRri32:i32:$a)
/*52067*/         /*Scope*/ 21, /*->52089*/
/*52068*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*52071*/           OPC_EmitMergeInputChains1_0,
/*52072*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52075*/           OPC_EmitInteger, MVT::i32, 0, 
/*52078*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32ii32:f32 ADDRii32:i32:$a)
/*52089*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->52162
/*52092*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*52094*/         OPC_Scope, 21, /*->52117*/ // 3 children in Scope
/*52096*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectADDRrr:$a #2 #3
/*52099*/           OPC_EmitMergeInputChains1_0,
/*52100*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52103*/           OPC_EmitInteger, MVT::i32, 0, 
/*52106*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64rr32:f64 ADDRrr32:i32:$a)
/*52117*/         /*Scope*/ 21, /*->52139*/
/*52118*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectADDRri:$a #2 #3
/*52121*/           OPC_EmitMergeInputChains1_0,
/*52122*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52125*/           OPC_EmitInteger, MVT::i32, 0, 
/*52128*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64ri32:f64 ADDRri32:i32:$a)
/*52139*/         /*Scope*/ 21, /*->52161*/
/*52140*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectADDRii:$a #2 #3
/*52143*/           OPC_EmitMergeInputChains1_0,
/*52144*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52147*/           OPC_EmitInteger, MVT::i32, 0, 
/*52150*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii32:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64ii32:f64 ADDRii32:i32:$a)
/*52161*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52163*/     0, /*End of Scope*/
/*52164*/   /*Scope*/ 88|128,11/*1496*/, /*->53662*/
/*52166*/     OPC_CheckChild1Type, MVT::i64,
/*52168*/     OPC_CheckPredicate, 0, // Predicate_unindexedload
/*52170*/     OPC_CheckPredicate, 1, // Predicate_load
/*52172*/     OPC_Scope, 92|128,1/*220*/, /*->52395*/ // 8 children in Scope
/*52175*/       OPC_CheckPredicate, 2, // Predicate_load_global
/*52177*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->52250
/*52180*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52182*/         OPC_Scope, 21, /*->52205*/ // 3 children in Scope
/*52184*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52187*/           OPC_EmitMergeInputChains1_0,
/*52188*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52191*/           OPC_EmitInteger, MVT::i32, 0, 
/*52194*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16rr64:i16 ADDRrr64:i64:$a)
/*52205*/         /*Scope*/ 21, /*->52227*/
/*52206*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52209*/           OPC_EmitMergeInputChains1_0,
/*52210*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52213*/           OPC_EmitInteger, MVT::i32, 0, 
/*52216*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16ri64:i16 ADDRri64:i64:$a)
/*52227*/         /*Scope*/ 21, /*->52249*/
/*52228*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52231*/           OPC_EmitMergeInputChains1_0,
/*52232*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52235*/           OPC_EmitInteger, MVT::i32, 0, 
/*52238*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu16ii64:i16 ADDRii64:i64:$a)
/*52249*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->52322
/*52252*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52254*/         OPC_Scope, 21, /*->52277*/ // 3 children in Scope
/*52256*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52259*/           OPC_EmitMergeInputChains1_0,
/*52260*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52263*/           OPC_EmitInteger, MVT::i32, 0, 
/*52266*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32rr64:i32 ADDRrr64:i64:$a)
/*52277*/         /*Scope*/ 21, /*->52299*/
/*52278*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52281*/           OPC_EmitMergeInputChains1_0,
/*52282*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52285*/           OPC_EmitInteger, MVT::i32, 0, 
/*52288*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32ri64:i32 ADDRri64:i64:$a)
/*52299*/         /*Scope*/ 21, /*->52321*/
/*52300*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52303*/           OPC_EmitMergeInputChains1_0,
/*52304*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52307*/           OPC_EmitInteger, MVT::i32, 0, 
/*52310*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu32ii64:i32 ADDRii64:i64:$a)
/*52321*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->52394
/*52324*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52326*/         OPC_Scope, 21, /*->52349*/ // 3 children in Scope
/*52328*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52331*/           OPC_EmitMergeInputChains1_0,
/*52332*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52335*/           OPC_EmitInteger, MVT::i32, 0, 
/*52338*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64rr64:i64 ADDRrr64:i64:$a)
/*52349*/         /*Scope*/ 21, /*->52371*/
/*52350*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52353*/           OPC_EmitMergeInputChains1_0,
/*52354*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52357*/           OPC_EmitInteger, MVT::i32, 0, 
/*52360*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64ri64:i64 ADDRri64:i64:$a)
/*52371*/         /*Scope*/ 21, /*->52393*/
/*52372*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52375*/           OPC_EmitMergeInputChains1_0,
/*52376*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52379*/           OPC_EmitInteger, MVT::i32, 0, 
/*52382*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgu64ii64:i64 ADDRii64:i64:$a)
/*52393*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52395*/     /*Scope*/ 92|128,1/*220*/, /*->52617*/
/*52397*/       OPC_CheckPredicate, 3, // Predicate_load_constant
/*52399*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->52472
/*52402*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52404*/         OPC_Scope, 21, /*->52427*/ // 3 children in Scope
/*52406*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52409*/           OPC_EmitMergeInputChains1_0,
/*52410*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52413*/           OPC_EmitInteger, MVT::i32, 0, 
/*52416*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16rr64:i16 ADDRrr64:i64:$a)
/*52427*/         /*Scope*/ 21, /*->52449*/
/*52428*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52431*/           OPC_EmitMergeInputChains1_0,
/*52432*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52435*/           OPC_EmitInteger, MVT::i32, 0, 
/*52438*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16ri64:i16 ADDRri64:i64:$a)
/*52449*/         /*Scope*/ 21, /*->52471*/
/*52450*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52453*/           OPC_EmitMergeInputChains1_0,
/*52454*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52457*/           OPC_EmitInteger, MVT::i32, 0, 
/*52460*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu16ii64:i16 ADDRii64:i64:$a)
/*52471*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->52544
/*52474*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52476*/         OPC_Scope, 21, /*->52499*/ // 3 children in Scope
/*52478*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52481*/           OPC_EmitMergeInputChains1_0,
/*52482*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52485*/           OPC_EmitInteger, MVT::i32, 0, 
/*52488*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32rr64:i32 ADDRrr64:i64:$a)
/*52499*/         /*Scope*/ 21, /*->52521*/
/*52500*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52503*/           OPC_EmitMergeInputChains1_0,
/*52504*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52507*/           OPC_EmitInteger, MVT::i32, 0, 
/*52510*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32ri64:i32 ADDRri64:i64:$a)
/*52521*/         /*Scope*/ 21, /*->52543*/
/*52522*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52525*/           OPC_EmitMergeInputChains1_0,
/*52526*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52529*/           OPC_EmitInteger, MVT::i32, 0, 
/*52532*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu32ii64:i32 ADDRii64:i64:$a)
/*52543*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->52616
/*52546*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52548*/         OPC_Scope, 21, /*->52571*/ // 3 children in Scope
/*52550*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52553*/           OPC_EmitMergeInputChains1_0,
/*52554*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52557*/           OPC_EmitInteger, MVT::i32, 0, 
/*52560*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64rr64:i64 ADDRrr64:i64:$a)
/*52571*/         /*Scope*/ 21, /*->52593*/
/*52572*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52575*/           OPC_EmitMergeInputChains1_0,
/*52576*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52579*/           OPC_EmitInteger, MVT::i32, 0, 
/*52582*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64ri64:i64 ADDRri64:i64:$a)
/*52593*/         /*Scope*/ 21, /*->52615*/
/*52594*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52597*/           OPC_EmitMergeInputChains1_0,
/*52598*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52601*/           OPC_EmitInteger, MVT::i32, 0, 
/*52604*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcu64ii64:i64 ADDRii64:i64:$a)
/*52615*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52617*/     /*Scope*/ 92|128,1/*220*/, /*->52839*/
/*52619*/       OPC_CheckPredicate, 4, // Predicate_load_local
/*52621*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->52694
/*52624*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52626*/         OPC_Scope, 21, /*->52649*/ // 3 children in Scope
/*52628*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52631*/           OPC_EmitMergeInputChains1_0,
/*52632*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52635*/           OPC_EmitInteger, MVT::i32, 0, 
/*52638*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16rr64:i16 ADDRrr64:i64:$a)
/*52649*/         /*Scope*/ 21, /*->52671*/
/*52650*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52653*/           OPC_EmitMergeInputChains1_0,
/*52654*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52657*/           OPC_EmitInteger, MVT::i32, 0, 
/*52660*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16ri64:i16 ADDRri64:i64:$a)
/*52671*/         /*Scope*/ 21, /*->52693*/
/*52672*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52675*/           OPC_EmitMergeInputChains1_0,
/*52676*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52679*/           OPC_EmitInteger, MVT::i32, 0, 
/*52682*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu16ii64:i16 ADDRii64:i64:$a)
/*52693*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->52766
/*52696*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52698*/         OPC_Scope, 21, /*->52721*/ // 3 children in Scope
/*52700*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52703*/           OPC_EmitMergeInputChains1_0,
/*52704*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52707*/           OPC_EmitInteger, MVT::i32, 0, 
/*52710*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32rr64:i32 ADDRrr64:i64:$a)
/*52721*/         /*Scope*/ 21, /*->52743*/
/*52722*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52725*/           OPC_EmitMergeInputChains1_0,
/*52726*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52729*/           OPC_EmitInteger, MVT::i32, 0, 
/*52732*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32ri64:i32 ADDRri64:i64:$a)
/*52743*/         /*Scope*/ 21, /*->52765*/
/*52744*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52747*/           OPC_EmitMergeInputChains1_0,
/*52748*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52751*/           OPC_EmitInteger, MVT::i32, 0, 
/*52754*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu32ii64:i32 ADDRii64:i64:$a)
/*52765*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->52838
/*52768*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52770*/         OPC_Scope, 21, /*->52793*/ // 3 children in Scope
/*52772*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52775*/           OPC_EmitMergeInputChains1_0,
/*52776*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52779*/           OPC_EmitInteger, MVT::i32, 0, 
/*52782*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64rr64:i64 ADDRrr64:i64:$a)
/*52793*/         /*Scope*/ 21, /*->52815*/
/*52794*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52797*/           OPC_EmitMergeInputChains1_0,
/*52798*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52801*/           OPC_EmitInteger, MVT::i32, 0, 
/*52804*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64ri64:i64 ADDRri64:i64:$a)
/*52815*/         /*Scope*/ 21, /*->52837*/
/*52816*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52819*/           OPC_EmitMergeInputChains1_0,
/*52820*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52823*/           OPC_EmitInteger, MVT::i32, 0, 
/*52826*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlu64ii64:i64 ADDRii64:i64:$a)
/*52837*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52839*/     /*Scope*/ 92|128,1/*220*/, /*->53061*/
/*52841*/       OPC_CheckPredicate, 5, // Predicate_load_shared
/*52843*/       OPC_SwitchType /*3 cases */, 70,  MVT::i16,// ->52916
/*52846*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52848*/         OPC_Scope, 21, /*->52871*/ // 3 children in Scope
/*52850*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52853*/           OPC_EmitMergeInputChains1_0,
/*52854*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52857*/           OPC_EmitInteger, MVT::i32, 0, 
/*52860*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16rr64:i16 ADDRrr64:i64:$a)
/*52871*/         /*Scope*/ 21, /*->52893*/
/*52872*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52875*/           OPC_EmitMergeInputChains1_0,
/*52876*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52879*/           OPC_EmitInteger, MVT::i32, 0, 
/*52882*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16ri64:i16 ADDRri64:i64:$a)
/*52893*/         /*Scope*/ 21, /*->52915*/
/*52894*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52897*/           OPC_EmitMergeInputChains1_0,
/*52898*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52901*/           OPC_EmitInteger, MVT::i32, 0, 
/*52904*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i16 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu16ii64:i16 ADDRii64:i64:$a)
/*52915*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i32,// ->52988
/*52918*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52920*/         OPC_Scope, 21, /*->52943*/ // 3 children in Scope
/*52922*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52925*/           OPC_EmitMergeInputChains1_0,
/*52926*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52929*/           OPC_EmitInteger, MVT::i32, 0, 
/*52932*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32rr64:i32 ADDRrr64:i64:$a)
/*52943*/         /*Scope*/ 21, /*->52965*/
/*52944*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*52947*/           OPC_EmitMergeInputChains1_0,
/*52948*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52951*/           OPC_EmitInteger, MVT::i32, 0, 
/*52954*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32ri64:i32 ADDRri64:i64:$a)
/*52965*/         /*Scope*/ 21, /*->52987*/
/*52966*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*52969*/           OPC_EmitMergeInputChains1_0,
/*52970*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*52973*/           OPC_EmitInteger, MVT::i32, 0, 
/*52976*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu32ii64:i32 ADDRii64:i64:$a)
/*52987*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::i64,// ->53060
/*52990*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*52992*/         OPC_Scope, 21, /*->53015*/ // 3 children in Scope
/*52994*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*52997*/           OPC_EmitMergeInputChains1_0,
/*52998*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53001*/           OPC_EmitInteger, MVT::i32, 0, 
/*53004*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64rr64:i64 ADDRrr64:i64:$a)
/*53015*/         /*Scope*/ 21, /*->53037*/
/*53016*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53019*/           OPC_EmitMergeInputChains1_0,
/*53020*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53023*/           OPC_EmitInteger, MVT::i32, 0, 
/*53026*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64ri64:i64 ADDRri64:i64:$a)
/*53037*/         /*Scope*/ 21, /*->53059*/
/*53038*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53041*/           OPC_EmitMergeInputChains1_0,
/*53042*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53045*/           OPC_EmitInteger, MVT::i32, 0, 
/*53048*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsu64ii64:i64 ADDRii64:i64:$a)
/*53059*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53061*/     /*Scope*/ 20|128,1/*148*/, /*->53211*/
/*53063*/       OPC_CheckPredicate, 2, // Predicate_load_global
/*53065*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->53138
/*53068*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53070*/         OPC_Scope, 21, /*->53093*/ // 3 children in Scope
/*53072*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53075*/           OPC_EmitMergeInputChains1_0,
/*53076*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53079*/           OPC_EmitInteger, MVT::i32, 0, 
/*53082*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32rr64:f32 ADDRrr64:i64:$a)
/*53093*/         /*Scope*/ 21, /*->53115*/
/*53094*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53097*/           OPC_EmitMergeInputChains1_0,
/*53098*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53101*/           OPC_EmitInteger, MVT::i32, 0, 
/*53104*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32ri64:f32 ADDRri64:i64:$a)
/*53115*/         /*Scope*/ 21, /*->53137*/
/*53116*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53119*/           OPC_EmitMergeInputChains1_0,
/*53120*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53123*/           OPC_EmitInteger, MVT::i32, 0, 
/*53126*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf32ii64:f32 ADDRii64:i64:$a)
/*53137*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->53210
/*53140*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53142*/         OPC_Scope, 21, /*->53165*/ // 3 children in Scope
/*53144*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53147*/           OPC_EmitMergeInputChains1_0,
/*53148*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53151*/           OPC_EmitInteger, MVT::i32, 0, 
/*53154*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64rr64:f64 ADDRrr64:i64:$a)
/*53165*/         /*Scope*/ 21, /*->53187*/
/*53166*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53169*/           OPC_EmitMergeInputChains1_0,
/*53170*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53173*/           OPC_EmitInteger, MVT::i32, 0, 
/*53176*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64ri64:f64 ADDRri64:i64:$a)
/*53187*/         /*Scope*/ 21, /*->53209*/
/*53188*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53191*/           OPC_EmitMergeInputChains1_0,
/*53192*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53195*/           OPC_EmitInteger, MVT::i32, 0, 
/*53198*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDgf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_global>> - Complexity = 13
                    // Dst: (LDgf64ii64:f64 ADDRii64:i64:$a)
/*53209*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53211*/     /*Scope*/ 20|128,1/*148*/, /*->53361*/
/*53213*/       OPC_CheckPredicate, 3, // Predicate_load_constant
/*53215*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->53288
/*53218*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53220*/         OPC_Scope, 21, /*->53243*/ // 3 children in Scope
/*53222*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53225*/           OPC_EmitMergeInputChains1_0,
/*53226*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53229*/           OPC_EmitInteger, MVT::i32, 0, 
/*53232*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32rr64:f32 ADDRrr64:i64:$a)
/*53243*/         /*Scope*/ 21, /*->53265*/
/*53244*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53247*/           OPC_EmitMergeInputChains1_0,
/*53248*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53251*/           OPC_EmitInteger, MVT::i32, 0, 
/*53254*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32ri64:f32 ADDRri64:i64:$a)
/*53265*/         /*Scope*/ 21, /*->53287*/
/*53266*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53269*/           OPC_EmitMergeInputChains1_0,
/*53270*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53273*/           OPC_EmitInteger, MVT::i32, 0, 
/*53276*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf32ii64:f32 ADDRii64:i64:$a)
/*53287*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->53360
/*53290*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53292*/         OPC_Scope, 21, /*->53315*/ // 3 children in Scope
/*53294*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53297*/           OPC_EmitMergeInputChains1_0,
/*53298*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53301*/           OPC_EmitInteger, MVT::i32, 0, 
/*53304*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64rr64:f64 ADDRrr64:i64:$a)
/*53315*/         /*Scope*/ 21, /*->53337*/
/*53316*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53319*/           OPC_EmitMergeInputChains1_0,
/*53320*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53323*/           OPC_EmitInteger, MVT::i32, 0, 
/*53326*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64ri64:f64 ADDRri64:i64:$a)
/*53337*/         /*Scope*/ 21, /*->53359*/
/*53338*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53341*/           OPC_EmitMergeInputChains1_0,
/*53342*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53345*/           OPC_EmitInteger, MVT::i32, 0, 
/*53348*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDcf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_constant>> - Complexity = 13
                    // Dst: (LDcf64ii64:f64 ADDRii64:i64:$a)
/*53359*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53361*/     /*Scope*/ 20|128,1/*148*/, /*->53511*/
/*53363*/       OPC_CheckPredicate, 4, // Predicate_load_local
/*53365*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->53438
/*53368*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53370*/         OPC_Scope, 21, /*->53393*/ // 3 children in Scope
/*53372*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53375*/           OPC_EmitMergeInputChains1_0,
/*53376*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53379*/           OPC_EmitInteger, MVT::i32, 0, 
/*53382*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32rr64:f32 ADDRrr64:i64:$a)
/*53393*/         /*Scope*/ 21, /*->53415*/
/*53394*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53397*/           OPC_EmitMergeInputChains1_0,
/*53398*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53401*/           OPC_EmitInteger, MVT::i32, 0, 
/*53404*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32ri64:f32 ADDRri64:i64:$a)
/*53415*/         /*Scope*/ 21, /*->53437*/
/*53416*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53419*/           OPC_EmitMergeInputChains1_0,
/*53420*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53423*/           OPC_EmitInteger, MVT::i32, 0, 
/*53426*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf32ii64:f32 ADDRii64:i64:$a)
/*53437*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->53510
/*53440*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53442*/         OPC_Scope, 21, /*->53465*/ // 3 children in Scope
/*53444*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53447*/           OPC_EmitMergeInputChains1_0,
/*53448*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53451*/           OPC_EmitInteger, MVT::i32, 0, 
/*53454*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64rr64:f64 ADDRrr64:i64:$a)
/*53465*/         /*Scope*/ 21, /*->53487*/
/*53466*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53469*/           OPC_EmitMergeInputChains1_0,
/*53470*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53473*/           OPC_EmitInteger, MVT::i32, 0, 
/*53476*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64ri64:f64 ADDRri64:i64:$a)
/*53487*/         /*Scope*/ 21, /*->53509*/
/*53488*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53491*/           OPC_EmitMergeInputChains1_0,
/*53492*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53495*/           OPC_EmitInteger, MVT::i32, 0, 
/*53498*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDlf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_local>> - Complexity = 13
                    // Dst: (LDlf64ii64:f64 ADDRii64:i64:$a)
/*53509*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53511*/     /*Scope*/ 20|128,1/*148*/, /*->53661*/
/*53513*/       OPC_CheckPredicate, 5, // Predicate_load_shared
/*53515*/       OPC_SwitchType /*2 cases */, 70,  MVT::f32,// ->53588
/*53518*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53520*/         OPC_Scope, 21, /*->53543*/ // 3 children in Scope
/*53522*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53525*/           OPC_EmitMergeInputChains1_0,
/*53526*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53529*/           OPC_EmitInteger, MVT::i32, 0, 
/*53532*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32rr64:f32 ADDRrr64:i64:$a)
/*53543*/         /*Scope*/ 21, /*->53565*/
/*53544*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53547*/           OPC_EmitMergeInputChains1_0,
/*53548*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53551*/           OPC_EmitInteger, MVT::i32, 0, 
/*53554*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32ri64:f32 ADDRri64:i64:$a)
/*53565*/         /*Scope*/ 21, /*->53587*/
/*53566*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53569*/           OPC_EmitMergeInputChains1_0,
/*53570*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53573*/           OPC_EmitInteger, MVT::i32, 0, 
/*53576*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf32ii64:f32 ADDRii64:i64:$a)
/*53587*/         0, /*End of Scope*/
                /*SwitchType*/ 70,  MVT::f64,// ->53660
/*53590*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53592*/         OPC_Scope, 21, /*->53615*/ // 3 children in Scope
/*53594*/           OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectADDRrr:$a #2 #3
/*53597*/           OPC_EmitMergeInputChains1_0,
/*53598*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53601*/           OPC_EmitInteger, MVT::i32, 0, 
/*53604*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRrr64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64rr64:f64 ADDRrr64:i64:$a)
/*53615*/         /*Scope*/ 21, /*->53637*/
/*53616*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectADDRri:$a #2 #3
/*53619*/           OPC_EmitMergeInputChains1_0,
/*53620*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53623*/           OPC_EmitInteger, MVT::i32, 0, 
/*53626*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRri64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64ri64:f64 ADDRri64:i64:$a)
/*53637*/         /*Scope*/ 21, /*->53659*/
/*53638*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRii:$a #2 #3
/*53641*/           OPC_EmitMergeInputChains1_0,
/*53642*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53645*/           OPC_EmitInteger, MVT::i32, 0, 
/*53648*/           OPC_MorphNodeTo, TARGET_VAL(PTX::LDsf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 ADDRii64:i64:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_shared>> - Complexity = 13
                    // Dst: (LDsf64ii64:f64 ADDRii64:i64:$a)
/*53659*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53661*/     0, /*End of Scope*/
/*53662*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 26|128,18/*2330*/,  TARGET_VAL(ISD::STORE),// ->55997
/*53667*/   OPC_RecordMemRef,
/*53668*/   OPC_RecordNode,   // #0 = 'st' chained node
/*53669*/   OPC_RecordChild1, // #1 = $d
/*53670*/   OPC_Scope, 79|128,3/*463*/, /*->54136*/ // 5 children in Scope
/*53673*/     OPC_CheckChild1Type, MVT::i16,
/*53675*/     OPC_RecordChild2, // #2 = $a
/*53676*/     OPC_Scope, 99|128,1/*227*/, /*->53906*/ // 2 children in Scope
/*53679*/       OPC_CheckChild2Type, MVT::i32,
/*53681*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*53683*/       OPC_CheckPredicate, 7, // Predicate_store
/*53685*/       OPC_Scope, 72, /*->53759*/ // 3 children in Scope
/*53687*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*53689*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*53691*/         OPC_Scope, 21, /*->53714*/ // 3 children in Scope
/*53693*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*53696*/           OPC_EmitMergeInputChains1_0,
/*53697*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53700*/           OPC_EmitInteger, MVT::i32, 0, 
/*53703*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16rr32 RegI16:i16:$d, ADDRrr32:i32:$a)
/*53714*/         /*Scope*/ 21, /*->53736*/
/*53715*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*53718*/           OPC_EmitMergeInputChains1_0,
/*53719*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53722*/           OPC_EmitInteger, MVT::i32, 0, 
/*53725*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16ri32 RegI16:i16:$d, ADDRri32:i32:$a)
/*53736*/         /*Scope*/ 21, /*->53758*/
/*53737*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*53740*/           OPC_EmitMergeInputChains1_0,
/*53741*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53744*/           OPC_EmitInteger, MVT::i32, 0, 
/*53747*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16ii32 RegI16:i16:$d, ADDRii32:i32:$a)
/*53758*/         0, /*End of Scope*/
/*53759*/       /*Scope*/ 72, /*->53832*/
/*53760*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*53762*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*53764*/         OPC_Scope, 21, /*->53787*/ // 3 children in Scope
/*53766*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*53769*/           OPC_EmitMergeInputChains1_0,
/*53770*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53773*/           OPC_EmitInteger, MVT::i32, 0, 
/*53776*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16rr32 RegI16:i16:$d, ADDRrr32:i32:$a)
/*53787*/         /*Scope*/ 21, /*->53809*/
/*53788*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*53791*/           OPC_EmitMergeInputChains1_0,
/*53792*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53795*/           OPC_EmitInteger, MVT::i32, 0, 
/*53798*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16ri32 RegI16:i16:$d, ADDRri32:i32:$a)
/*53809*/         /*Scope*/ 21, /*->53831*/
/*53810*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*53813*/           OPC_EmitMergeInputChains1_0,
/*53814*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53817*/           OPC_EmitInteger, MVT::i32, 0, 
/*53820*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16ii32 RegI16:i16:$d, ADDRii32:i32:$a)
/*53831*/         0, /*End of Scope*/
/*53832*/       /*Scope*/ 72, /*->53905*/
/*53833*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*53835*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*53837*/         OPC_Scope, 21, /*->53860*/ // 3 children in Scope
/*53839*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*53842*/           OPC_EmitMergeInputChains1_0,
/*53843*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53846*/           OPC_EmitInteger, MVT::i32, 0, 
/*53849*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16rr32 RegI16:i16:$d, ADDRrr32:i32:$a)
/*53860*/         /*Scope*/ 21, /*->53882*/
/*53861*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*53864*/           OPC_EmitMergeInputChains1_0,
/*53865*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53868*/           OPC_EmitInteger, MVT::i32, 0, 
/*53871*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16ri32 RegI16:i16:$d, ADDRri32:i32:$a)
/*53882*/         /*Scope*/ 21, /*->53904*/
/*53883*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*53886*/           OPC_EmitMergeInputChains1_0,
/*53887*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53890*/           OPC_EmitInteger, MVT::i32, 0, 
/*53893*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16ii32 RegI16:i16:$d, ADDRii32:i32:$a)
/*53904*/         0, /*End of Scope*/
/*53905*/       0, /*End of Scope*/
/*53906*/     /*Scope*/ 99|128,1/*227*/, /*->54135*/
/*53908*/       OPC_CheckChild2Type, MVT::i64,
/*53910*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*53912*/       OPC_CheckPredicate, 7, // Predicate_store
/*53914*/       OPC_Scope, 72, /*->53988*/ // 3 children in Scope
/*53916*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*53918*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53920*/         OPC_Scope, 21, /*->53943*/ // 3 children in Scope
/*53922*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*53925*/           OPC_EmitMergeInputChains1_0,
/*53926*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53929*/           OPC_EmitInteger, MVT::i32, 0, 
/*53932*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16rr64 RegI16:i16:$d, ADDRrr64:i64:$a)
/*53943*/         /*Scope*/ 21, /*->53965*/
/*53944*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*53947*/           OPC_EmitMergeInputChains1_0,
/*53948*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53951*/           OPC_EmitInteger, MVT::i32, 0, 
/*53954*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16ri64 RegI16:i16:$d, ADDRri64:i64:$a)
/*53965*/         /*Scope*/ 21, /*->53987*/
/*53966*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*53969*/           OPC_EmitMergeInputChains1_0,
/*53970*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*53973*/           OPC_EmitInteger, MVT::i32, 0, 
/*53976*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu16ii64 RegI16:i16:$d, ADDRii64:i64:$a)
/*53987*/         0, /*End of Scope*/
/*53988*/       /*Scope*/ 72, /*->54061*/
/*53989*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*53991*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*53993*/         OPC_Scope, 21, /*->54016*/ // 3 children in Scope
/*53995*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*53998*/           OPC_EmitMergeInputChains1_0,
/*53999*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54002*/           OPC_EmitInteger, MVT::i32, 0, 
/*54005*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16rr64 RegI16:i16:$d, ADDRrr64:i64:$a)
/*54016*/         /*Scope*/ 21, /*->54038*/
/*54017*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54020*/           OPC_EmitMergeInputChains1_0,
/*54021*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54024*/           OPC_EmitInteger, MVT::i32, 0, 
/*54027*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16ri64 RegI16:i16:$d, ADDRri64:i64:$a)
/*54038*/         /*Scope*/ 21, /*->54060*/
/*54039*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54042*/           OPC_EmitMergeInputChains1_0,
/*54043*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54046*/           OPC_EmitInteger, MVT::i32, 0, 
/*54049*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu16ii64 RegI16:i16:$d, ADDRii64:i64:$a)
/*54060*/         0, /*End of Scope*/
/*54061*/       /*Scope*/ 72, /*->54134*/
/*54062*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*54064*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54066*/         OPC_Scope, 21, /*->54089*/ // 3 children in Scope
/*54068*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54071*/           OPC_EmitMergeInputChains1_0,
/*54072*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54075*/           OPC_EmitInteger, MVT::i32, 0, 
/*54078*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16rr64 RegI16:i16:$d, ADDRrr64:i64:$a)
/*54089*/         /*Scope*/ 21, /*->54111*/
/*54090*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54093*/           OPC_EmitMergeInputChains1_0,
/*54094*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54097*/           OPC_EmitInteger, MVT::i32, 0, 
/*54100*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16ri64 RegI16:i16:$d, ADDRri64:i64:$a)
/*54111*/         /*Scope*/ 21, /*->54133*/
/*54112*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54115*/           OPC_EmitMergeInputChains1_0,
/*54116*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54119*/           OPC_EmitInteger, MVT::i32, 0, 
/*54122*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu16ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI16:i16:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu16ii64 RegI16:i16:$d, ADDRii64:i64:$a)
/*54133*/         0, /*End of Scope*/
/*54134*/       0, /*End of Scope*/
/*54135*/     0, /*End of Scope*/
/*54136*/   /*Scope*/ 79|128,3/*463*/, /*->54601*/
/*54138*/     OPC_CheckChild1Type, MVT::i32,
/*54140*/     OPC_RecordChild2, // #2 = $a
/*54141*/     OPC_Scope, 99|128,1/*227*/, /*->54371*/ // 2 children in Scope
/*54144*/       OPC_CheckChild2Type, MVT::i32,
/*54146*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*54148*/       OPC_CheckPredicate, 7, // Predicate_store
/*54150*/       OPC_Scope, 72, /*->54224*/ // 3 children in Scope
/*54152*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*54154*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54156*/         OPC_Scope, 21, /*->54179*/ // 3 children in Scope
/*54158*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54161*/           OPC_EmitMergeInputChains1_0,
/*54162*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54165*/           OPC_EmitInteger, MVT::i32, 0, 
/*54168*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32rr32 RegI32:i32:$d, ADDRrr32:i32:$a)
/*54179*/         /*Scope*/ 21, /*->54201*/
/*54180*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54183*/           OPC_EmitMergeInputChains1_0,
/*54184*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54187*/           OPC_EmitInteger, MVT::i32, 0, 
/*54190*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32ri32 RegI32:i32:$d, ADDRri32:i32:$a)
/*54201*/         /*Scope*/ 21, /*->54223*/
/*54202*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54205*/           OPC_EmitMergeInputChains1_0,
/*54206*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54209*/           OPC_EmitInteger, MVT::i32, 0, 
/*54212*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32ii32 RegI32:i32:$d, ADDRii32:i32:$a)
/*54223*/         0, /*End of Scope*/
/*54224*/       /*Scope*/ 72, /*->54297*/
/*54225*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*54227*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54229*/         OPC_Scope, 21, /*->54252*/ // 3 children in Scope
/*54231*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54234*/           OPC_EmitMergeInputChains1_0,
/*54235*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54238*/           OPC_EmitInteger, MVT::i32, 0, 
/*54241*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32rr32 RegI32:i32:$d, ADDRrr32:i32:$a)
/*54252*/         /*Scope*/ 21, /*->54274*/
/*54253*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54256*/           OPC_EmitMergeInputChains1_0,
/*54257*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54260*/           OPC_EmitInteger, MVT::i32, 0, 
/*54263*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32ri32 RegI32:i32:$d, ADDRri32:i32:$a)
/*54274*/         /*Scope*/ 21, /*->54296*/
/*54275*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54278*/           OPC_EmitMergeInputChains1_0,
/*54279*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54282*/           OPC_EmitInteger, MVT::i32, 0, 
/*54285*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32ii32 RegI32:i32:$d, ADDRii32:i32:$a)
/*54296*/         0, /*End of Scope*/
/*54297*/       /*Scope*/ 72, /*->54370*/
/*54298*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*54300*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54302*/         OPC_Scope, 21, /*->54325*/ // 3 children in Scope
/*54304*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54307*/           OPC_EmitMergeInputChains1_0,
/*54308*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54311*/           OPC_EmitInteger, MVT::i32, 0, 
/*54314*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32rr32 RegI32:i32:$d, ADDRrr32:i32:$a)
/*54325*/         /*Scope*/ 21, /*->54347*/
/*54326*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54329*/           OPC_EmitMergeInputChains1_0,
/*54330*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54333*/           OPC_EmitInteger, MVT::i32, 0, 
/*54336*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32ri32 RegI32:i32:$d, ADDRri32:i32:$a)
/*54347*/         /*Scope*/ 21, /*->54369*/
/*54348*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54351*/           OPC_EmitMergeInputChains1_0,
/*54352*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54355*/           OPC_EmitInteger, MVT::i32, 0, 
/*54358*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32ii32 RegI32:i32:$d, ADDRii32:i32:$a)
/*54369*/         0, /*End of Scope*/
/*54370*/       0, /*End of Scope*/
/*54371*/     /*Scope*/ 99|128,1/*227*/, /*->54600*/
/*54373*/       OPC_CheckChild2Type, MVT::i64,
/*54375*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*54377*/       OPC_CheckPredicate, 7, // Predicate_store
/*54379*/       OPC_Scope, 72, /*->54453*/ // 3 children in Scope
/*54381*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*54383*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54385*/         OPC_Scope, 21, /*->54408*/ // 3 children in Scope
/*54387*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54390*/           OPC_EmitMergeInputChains1_0,
/*54391*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54394*/           OPC_EmitInteger, MVT::i32, 0, 
/*54397*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32rr64 RegI32:i32:$d, ADDRrr64:i64:$a)
/*54408*/         /*Scope*/ 21, /*->54430*/
/*54409*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54412*/           OPC_EmitMergeInputChains1_0,
/*54413*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54416*/           OPC_EmitInteger, MVT::i32, 0, 
/*54419*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32ri64 RegI32:i32:$d, ADDRri64:i64:$a)
/*54430*/         /*Scope*/ 21, /*->54452*/
/*54431*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54434*/           OPC_EmitMergeInputChains1_0,
/*54435*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54438*/           OPC_EmitInteger, MVT::i32, 0, 
/*54441*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu32ii64 RegI32:i32:$d, ADDRii64:i64:$a)
/*54452*/         0, /*End of Scope*/
/*54453*/       /*Scope*/ 72, /*->54526*/
/*54454*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*54456*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54458*/         OPC_Scope, 21, /*->54481*/ // 3 children in Scope
/*54460*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54463*/           OPC_EmitMergeInputChains1_0,
/*54464*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54467*/           OPC_EmitInteger, MVT::i32, 0, 
/*54470*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32rr64 RegI32:i32:$d, ADDRrr64:i64:$a)
/*54481*/         /*Scope*/ 21, /*->54503*/
/*54482*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54485*/           OPC_EmitMergeInputChains1_0,
/*54486*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54489*/           OPC_EmitInteger, MVT::i32, 0, 
/*54492*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32ri64 RegI32:i32:$d, ADDRri64:i64:$a)
/*54503*/         /*Scope*/ 21, /*->54525*/
/*54504*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54507*/           OPC_EmitMergeInputChains1_0,
/*54508*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54511*/           OPC_EmitInteger, MVT::i32, 0, 
/*54514*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu32ii64 RegI32:i32:$d, ADDRii64:i64:$a)
/*54525*/         0, /*End of Scope*/
/*54526*/       /*Scope*/ 72, /*->54599*/
/*54527*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*54529*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54531*/         OPC_Scope, 21, /*->54554*/ // 3 children in Scope
/*54533*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54536*/           OPC_EmitMergeInputChains1_0,
/*54537*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54540*/           OPC_EmitInteger, MVT::i32, 0, 
/*54543*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32rr64 RegI32:i32:$d, ADDRrr64:i64:$a)
/*54554*/         /*Scope*/ 21, /*->54576*/
/*54555*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54558*/           OPC_EmitMergeInputChains1_0,
/*54559*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54562*/           OPC_EmitInteger, MVT::i32, 0, 
/*54565*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32ri64 RegI32:i32:$d, ADDRri64:i64:$a)
/*54576*/         /*Scope*/ 21, /*->54598*/
/*54577*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54580*/           OPC_EmitMergeInputChains1_0,
/*54581*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54584*/           OPC_EmitInteger, MVT::i32, 0, 
/*54587*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI32:i32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu32ii64 RegI32:i32:$d, ADDRii64:i64:$a)
/*54598*/         0, /*End of Scope*/
/*54599*/       0, /*End of Scope*/
/*54600*/     0, /*End of Scope*/
/*54601*/   /*Scope*/ 79|128,3/*463*/, /*->55066*/
/*54603*/     OPC_CheckChild1Type, MVT::i64,
/*54605*/     OPC_RecordChild2, // #2 = $a
/*54606*/     OPC_Scope, 99|128,1/*227*/, /*->54836*/ // 2 children in Scope
/*54609*/       OPC_CheckChild2Type, MVT::i32,
/*54611*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*54613*/       OPC_CheckPredicate, 7, // Predicate_store
/*54615*/       OPC_Scope, 72, /*->54689*/ // 3 children in Scope
/*54617*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*54619*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54621*/         OPC_Scope, 21, /*->54644*/ // 3 children in Scope
/*54623*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54626*/           OPC_EmitMergeInputChains1_0,
/*54627*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54630*/           OPC_EmitInteger, MVT::i32, 0, 
/*54633*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64rr32 RegI64:i64:$d, ADDRrr32:i32:$a)
/*54644*/         /*Scope*/ 21, /*->54666*/
/*54645*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54648*/           OPC_EmitMergeInputChains1_0,
/*54649*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54652*/           OPC_EmitInteger, MVT::i32, 0, 
/*54655*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64ri32 RegI64:i64:$d, ADDRri32:i32:$a)
/*54666*/         /*Scope*/ 21, /*->54688*/
/*54667*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54670*/           OPC_EmitMergeInputChains1_0,
/*54671*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54674*/           OPC_EmitInteger, MVT::i32, 0, 
/*54677*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64ii32 RegI64:i64:$d, ADDRii32:i32:$a)
/*54688*/         0, /*End of Scope*/
/*54689*/       /*Scope*/ 72, /*->54762*/
/*54690*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*54692*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54694*/         OPC_Scope, 21, /*->54717*/ // 3 children in Scope
/*54696*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54699*/           OPC_EmitMergeInputChains1_0,
/*54700*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54703*/           OPC_EmitInteger, MVT::i32, 0, 
/*54706*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64rr32 RegI64:i64:$d, ADDRrr32:i32:$a)
/*54717*/         /*Scope*/ 21, /*->54739*/
/*54718*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54721*/           OPC_EmitMergeInputChains1_0,
/*54722*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54725*/           OPC_EmitInteger, MVT::i32, 0, 
/*54728*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64ri32 RegI64:i64:$d, ADDRri32:i32:$a)
/*54739*/         /*Scope*/ 21, /*->54761*/
/*54740*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54743*/           OPC_EmitMergeInputChains1_0,
/*54744*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54747*/           OPC_EmitInteger, MVT::i32, 0, 
/*54750*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64ii32 RegI64:i64:$d, ADDRii32:i32:$a)
/*54761*/         0, /*End of Scope*/
/*54762*/       /*Scope*/ 72, /*->54835*/
/*54763*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*54765*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*54767*/         OPC_Scope, 21, /*->54790*/ // 3 children in Scope
/*54769*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*54772*/           OPC_EmitMergeInputChains1_0,
/*54773*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54776*/           OPC_EmitInteger, MVT::i32, 0, 
/*54779*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64rr32 RegI64:i64:$d, ADDRrr32:i32:$a)
/*54790*/         /*Scope*/ 21, /*->54812*/
/*54791*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*54794*/           OPC_EmitMergeInputChains1_0,
/*54795*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54798*/           OPC_EmitInteger, MVT::i32, 0, 
/*54801*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64ri32 RegI64:i64:$d, ADDRri32:i32:$a)
/*54812*/         /*Scope*/ 21, /*->54834*/
/*54813*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*54816*/           OPC_EmitMergeInputChains1_0,
/*54817*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54820*/           OPC_EmitInteger, MVT::i32, 0, 
/*54823*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64ii32 RegI64:i64:$d, ADDRii32:i32:$a)
/*54834*/         0, /*End of Scope*/
/*54835*/       0, /*End of Scope*/
/*54836*/     /*Scope*/ 99|128,1/*227*/, /*->55065*/
/*54838*/       OPC_CheckChild2Type, MVT::i64,
/*54840*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*54842*/       OPC_CheckPredicate, 7, // Predicate_store
/*54844*/       OPC_Scope, 72, /*->54918*/ // 3 children in Scope
/*54846*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*54848*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54850*/         OPC_Scope, 21, /*->54873*/ // 3 children in Scope
/*54852*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54855*/           OPC_EmitMergeInputChains1_0,
/*54856*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54859*/           OPC_EmitInteger, MVT::i32, 0, 
/*54862*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64rr64 RegI64:i64:$d, ADDRrr64:i64:$a)
/*54873*/         /*Scope*/ 21, /*->54895*/
/*54874*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54877*/           OPC_EmitMergeInputChains1_0,
/*54878*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54881*/           OPC_EmitInteger, MVT::i32, 0, 
/*54884*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64ri64 RegI64:i64:$d, ADDRri64:i64:$a)
/*54895*/         /*Scope*/ 21, /*->54917*/
/*54896*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54899*/           OPC_EmitMergeInputChains1_0,
/*54900*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54903*/           OPC_EmitInteger, MVT::i32, 0, 
/*54906*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgu64ii64 RegI64:i64:$d, ADDRii64:i64:$a)
/*54917*/         0, /*End of Scope*/
/*54918*/       /*Scope*/ 72, /*->54991*/
/*54919*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*54921*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54923*/         OPC_Scope, 21, /*->54946*/ // 3 children in Scope
/*54925*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*54928*/           OPC_EmitMergeInputChains1_0,
/*54929*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54932*/           OPC_EmitInteger, MVT::i32, 0, 
/*54935*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64rr64 RegI64:i64:$d, ADDRrr64:i64:$a)
/*54946*/         /*Scope*/ 21, /*->54968*/
/*54947*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*54950*/           OPC_EmitMergeInputChains1_0,
/*54951*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54954*/           OPC_EmitInteger, MVT::i32, 0, 
/*54957*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64ri64 RegI64:i64:$d, ADDRri64:i64:$a)
/*54968*/         /*Scope*/ 21, /*->54990*/
/*54969*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*54972*/           OPC_EmitMergeInputChains1_0,
/*54973*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*54976*/           OPC_EmitInteger, MVT::i32, 0, 
/*54979*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlu64ii64 RegI64:i64:$d, ADDRii64:i64:$a)
/*54990*/         0, /*End of Scope*/
/*54991*/       /*Scope*/ 72, /*->55064*/
/*54992*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*54994*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*54996*/         OPC_Scope, 21, /*->55019*/ // 3 children in Scope
/*54998*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55001*/           OPC_EmitMergeInputChains1_0,
/*55002*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55005*/           OPC_EmitInteger, MVT::i32, 0, 
/*55008*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64rr64 RegI64:i64:$d, ADDRrr64:i64:$a)
/*55019*/         /*Scope*/ 21, /*->55041*/
/*55020*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55023*/           OPC_EmitMergeInputChains1_0,
/*55024*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55027*/           OPC_EmitInteger, MVT::i32, 0, 
/*55030*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64ri64 RegI64:i64:$d, ADDRri64:i64:$a)
/*55041*/         /*Scope*/ 21, /*->55063*/
/*55042*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55045*/           OPC_EmitMergeInputChains1_0,
/*55046*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55049*/           OPC_EmitInteger, MVT::i32, 0, 
/*55052*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsu64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegI64:i64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsu64ii64 RegI64:i64:$d, ADDRii64:i64:$a)
/*55063*/         0, /*End of Scope*/
/*55064*/       0, /*End of Scope*/
/*55065*/     0, /*End of Scope*/
/*55066*/   /*Scope*/ 79|128,3/*463*/, /*->55531*/
/*55068*/     OPC_CheckChild1Type, MVT::f32,
/*55070*/     OPC_RecordChild2, // #2 = $a
/*55071*/     OPC_Scope, 99|128,1/*227*/, /*->55301*/ // 2 children in Scope
/*55074*/       OPC_CheckChild2Type, MVT::i32,
/*55076*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*55078*/       OPC_CheckPredicate, 7, // Predicate_store
/*55080*/       OPC_Scope, 72, /*->55154*/ // 3 children in Scope
/*55082*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*55084*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55086*/         OPC_Scope, 21, /*->55109*/ // 3 children in Scope
/*55088*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55091*/           OPC_EmitMergeInputChains1_0,
/*55092*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55095*/           OPC_EmitInteger, MVT::i32, 0, 
/*55098*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32rr32 RegF32:f32:$d, ADDRrr32:i32:$a)
/*55109*/         /*Scope*/ 21, /*->55131*/
/*55110*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55113*/           OPC_EmitMergeInputChains1_0,
/*55114*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55117*/           OPC_EmitInteger, MVT::i32, 0, 
/*55120*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32ri32 RegF32:f32:$d, ADDRri32:i32:$a)
/*55131*/         /*Scope*/ 21, /*->55153*/
/*55132*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55135*/           OPC_EmitMergeInputChains1_0,
/*55136*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55139*/           OPC_EmitInteger, MVT::i32, 0, 
/*55142*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32ii32 RegF32:f32:$d, ADDRii32:i32:$a)
/*55153*/         0, /*End of Scope*/
/*55154*/       /*Scope*/ 72, /*->55227*/
/*55155*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*55157*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55159*/         OPC_Scope, 21, /*->55182*/ // 3 children in Scope
/*55161*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55164*/           OPC_EmitMergeInputChains1_0,
/*55165*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55168*/           OPC_EmitInteger, MVT::i32, 0, 
/*55171*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32rr32 RegF32:f32:$d, ADDRrr32:i32:$a)
/*55182*/         /*Scope*/ 21, /*->55204*/
/*55183*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55186*/           OPC_EmitMergeInputChains1_0,
/*55187*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55190*/           OPC_EmitInteger, MVT::i32, 0, 
/*55193*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32ri32 RegF32:f32:$d, ADDRri32:i32:$a)
/*55204*/         /*Scope*/ 21, /*->55226*/
/*55205*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55208*/           OPC_EmitMergeInputChains1_0,
/*55209*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55212*/           OPC_EmitInteger, MVT::i32, 0, 
/*55215*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32ii32 RegF32:f32:$d, ADDRii32:i32:$a)
/*55226*/         0, /*End of Scope*/
/*55227*/       /*Scope*/ 72, /*->55300*/
/*55228*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*55230*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55232*/         OPC_Scope, 21, /*->55255*/ // 3 children in Scope
/*55234*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55237*/           OPC_EmitMergeInputChains1_0,
/*55238*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55241*/           OPC_EmitInteger, MVT::i32, 0, 
/*55244*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32rr32 RegF32:f32:$d, ADDRrr32:i32:$a)
/*55255*/         /*Scope*/ 21, /*->55277*/
/*55256*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55259*/           OPC_EmitMergeInputChains1_0,
/*55260*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55263*/           OPC_EmitInteger, MVT::i32, 0, 
/*55266*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32ri32 RegF32:f32:$d, ADDRri32:i32:$a)
/*55277*/         /*Scope*/ 21, /*->55299*/
/*55278*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55281*/           OPC_EmitMergeInputChains1_0,
/*55282*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55285*/           OPC_EmitInteger, MVT::i32, 0, 
/*55288*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32ii32 RegF32:f32:$d, ADDRii32:i32:$a)
/*55299*/         0, /*End of Scope*/
/*55300*/       0, /*End of Scope*/
/*55301*/     /*Scope*/ 99|128,1/*227*/, /*->55530*/
/*55303*/       OPC_CheckChild2Type, MVT::i64,
/*55305*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*55307*/       OPC_CheckPredicate, 7, // Predicate_store
/*55309*/       OPC_Scope, 72, /*->55383*/ // 3 children in Scope
/*55311*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*55313*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55315*/         OPC_Scope, 21, /*->55338*/ // 3 children in Scope
/*55317*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55320*/           OPC_EmitMergeInputChains1_0,
/*55321*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55324*/           OPC_EmitInteger, MVT::i32, 0, 
/*55327*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32rr64 RegF32:f32:$d, ADDRrr64:i64:$a)
/*55338*/         /*Scope*/ 21, /*->55360*/
/*55339*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55342*/           OPC_EmitMergeInputChains1_0,
/*55343*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55346*/           OPC_EmitInteger, MVT::i32, 0, 
/*55349*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32ri64 RegF32:f32:$d, ADDRri64:i64:$a)
/*55360*/         /*Scope*/ 21, /*->55382*/
/*55361*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55364*/           OPC_EmitMergeInputChains1_0,
/*55365*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55368*/           OPC_EmitInteger, MVT::i32, 0, 
/*55371*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf32ii64 RegF32:f32:$d, ADDRii64:i64:$a)
/*55382*/         0, /*End of Scope*/
/*55383*/       /*Scope*/ 72, /*->55456*/
/*55384*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*55386*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55388*/         OPC_Scope, 21, /*->55411*/ // 3 children in Scope
/*55390*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55393*/           OPC_EmitMergeInputChains1_0,
/*55394*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55397*/           OPC_EmitInteger, MVT::i32, 0, 
/*55400*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32rr64 RegF32:f32:$d, ADDRrr64:i64:$a)
/*55411*/         /*Scope*/ 21, /*->55433*/
/*55412*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55415*/           OPC_EmitMergeInputChains1_0,
/*55416*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55419*/           OPC_EmitInteger, MVT::i32, 0, 
/*55422*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32ri64 RegF32:f32:$d, ADDRri64:i64:$a)
/*55433*/         /*Scope*/ 21, /*->55455*/
/*55434*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55437*/           OPC_EmitMergeInputChains1_0,
/*55438*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55441*/           OPC_EmitInteger, MVT::i32, 0, 
/*55444*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf32ii64 RegF32:f32:$d, ADDRii64:i64:$a)
/*55455*/         0, /*End of Scope*/
/*55456*/       /*Scope*/ 72, /*->55529*/
/*55457*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*55459*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55461*/         OPC_Scope, 21, /*->55484*/ // 3 children in Scope
/*55463*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55466*/           OPC_EmitMergeInputChains1_0,
/*55467*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55470*/           OPC_EmitInteger, MVT::i32, 0, 
/*55473*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32rr64 RegF32:f32:$d, ADDRrr64:i64:$a)
/*55484*/         /*Scope*/ 21, /*->55506*/
/*55485*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55488*/           OPC_EmitMergeInputChains1_0,
/*55489*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55492*/           OPC_EmitInteger, MVT::i32, 0, 
/*55495*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32ri64 RegF32:f32:$d, ADDRri64:i64:$a)
/*55506*/         /*Scope*/ 21, /*->55528*/
/*55507*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55510*/           OPC_EmitMergeInputChains1_0,
/*55511*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55514*/           OPC_EmitInteger, MVT::i32, 0, 
/*55517*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf32ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF32:f32:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf32ii64 RegF32:f32:$d, ADDRii64:i64:$a)
/*55528*/         0, /*End of Scope*/
/*55529*/       0, /*End of Scope*/
/*55530*/     0, /*End of Scope*/
/*55531*/   /*Scope*/ 79|128,3/*463*/, /*->55996*/
/*55533*/     OPC_CheckChild1Type, MVT::f64,
/*55535*/     OPC_RecordChild2, // #2 = $a
/*55536*/     OPC_Scope, 99|128,1/*227*/, /*->55766*/ // 2 children in Scope
/*55539*/       OPC_CheckChild2Type, MVT::i32,
/*55541*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*55543*/       OPC_CheckPredicate, 7, // Predicate_store
/*55545*/       OPC_Scope, 72, /*->55619*/ // 3 children in Scope
/*55547*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*55549*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55551*/         OPC_Scope, 21, /*->55574*/ // 3 children in Scope
/*55553*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55556*/           OPC_EmitMergeInputChains1_0,
/*55557*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55560*/           OPC_EmitInteger, MVT::i32, 0, 
/*55563*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64rr32 RegF64:f64:$d, ADDRrr32:i32:$a)
/*55574*/         /*Scope*/ 21, /*->55596*/
/*55575*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55578*/           OPC_EmitMergeInputChains1_0,
/*55579*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55582*/           OPC_EmitInteger, MVT::i32, 0, 
/*55585*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64ri32 RegF64:f64:$d, ADDRri32:i32:$a)
/*55596*/         /*Scope*/ 21, /*->55618*/
/*55597*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55600*/           OPC_EmitMergeInputChains1_0,
/*55601*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55604*/           OPC_EmitInteger, MVT::i32, 0, 
/*55607*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64ii32 RegF64:f64:$d, ADDRii32:i32:$a)
/*55618*/         0, /*End of Scope*/
/*55619*/       /*Scope*/ 72, /*->55692*/
/*55620*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*55622*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55624*/         OPC_Scope, 21, /*->55647*/ // 3 children in Scope
/*55626*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55629*/           OPC_EmitMergeInputChains1_0,
/*55630*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55633*/           OPC_EmitInteger, MVT::i32, 0, 
/*55636*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64rr32 RegF64:f64:$d, ADDRrr32:i32:$a)
/*55647*/         /*Scope*/ 21, /*->55669*/
/*55648*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55651*/           OPC_EmitMergeInputChains1_0,
/*55652*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55655*/           OPC_EmitInteger, MVT::i32, 0, 
/*55658*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64ri32 RegF64:f64:$d, ADDRri32:i32:$a)
/*55669*/         /*Scope*/ 21, /*->55691*/
/*55670*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55673*/           OPC_EmitMergeInputChains1_0,
/*55674*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55677*/           OPC_EmitInteger, MVT::i32, 0, 
/*55680*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64ii32 RegF64:f64:$d, ADDRii32:i32:$a)
/*55691*/         0, /*End of Scope*/
/*55692*/       /*Scope*/ 72, /*->55765*/
/*55693*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*55695*/         OPC_CheckPatternPredicate, 0, // (!getSubtarget().is64Bit())
/*55697*/         OPC_Scope, 21, /*->55720*/ // 3 children in Scope
/*55699*/           OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectADDRrr:$a #3 #4
/*55702*/           OPC_EmitMergeInputChains1_0,
/*55703*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55706*/           OPC_EmitInteger, MVT::i32, 0, 
/*55709*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64rr32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64rr32 RegF64:f64:$d, ADDRrr32:i32:$a)
/*55720*/         /*Scope*/ 21, /*->55742*/
/*55721*/           OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectADDRri:$a #3 #4
/*55724*/           OPC_EmitMergeInputChains1_0,
/*55725*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55728*/           OPC_EmitInteger, MVT::i32, 0, 
/*55731*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64ri32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64ri32 RegF64:f64:$d, ADDRri32:i32:$a)
/*55742*/         /*Scope*/ 21, /*->55764*/
/*55743*/           OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectADDRii:$a #3 #4
/*55746*/           OPC_EmitMergeInputChains1_0,
/*55747*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55750*/           OPC_EmitInteger, MVT::i32, 0, 
/*55753*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64ii32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii32:i32:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64ii32 RegF64:f64:$d, ADDRii32:i32:$a)
/*55764*/         0, /*End of Scope*/
/*55765*/       0, /*End of Scope*/
/*55766*/     /*Scope*/ 99|128,1/*227*/, /*->55995*/
/*55768*/       OPC_CheckChild2Type, MVT::i64,
/*55770*/       OPC_CheckPredicate, 6, // Predicate_unindexedstore
/*55772*/       OPC_CheckPredicate, 7, // Predicate_store
/*55774*/       OPC_Scope, 72, /*->55848*/ // 3 children in Scope
/*55776*/         OPC_CheckPredicate, 8, // Predicate_store_global
/*55778*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55780*/         OPC_Scope, 21, /*->55803*/ // 3 children in Scope
/*55782*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55785*/           OPC_EmitMergeInputChains1_0,
/*55786*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55789*/           OPC_EmitInteger, MVT::i32, 0, 
/*55792*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64rr64 RegF64:f64:$d, ADDRrr64:i64:$a)
/*55803*/         /*Scope*/ 21, /*->55825*/
/*55804*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55807*/           OPC_EmitMergeInputChains1_0,
/*55808*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55811*/           OPC_EmitInteger, MVT::i32, 0, 
/*55814*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64ri64 RegF64:f64:$d, ADDRri64:i64:$a)
/*55825*/         /*Scope*/ 21, /*->55847*/
/*55826*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55829*/           OPC_EmitMergeInputChains1_0,
/*55830*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55833*/           OPC_EmitInteger, MVT::i32, 0, 
/*55836*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STgf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_global>> - Complexity = 13
                    // Dst: (STgf64ii64 RegF64:f64:$d, ADDRii64:i64:$a)
/*55847*/         0, /*End of Scope*/
/*55848*/       /*Scope*/ 72, /*->55921*/
/*55849*/         OPC_CheckPredicate, 9, // Predicate_store_local
/*55851*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55853*/         OPC_Scope, 21, /*->55876*/ // 3 children in Scope
/*55855*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55858*/           OPC_EmitMergeInputChains1_0,
/*55859*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55862*/           OPC_EmitInteger, MVT::i32, 0, 
/*55865*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64rr64 RegF64:f64:$d, ADDRrr64:i64:$a)
/*55876*/         /*Scope*/ 21, /*->55898*/
/*55877*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55880*/           OPC_EmitMergeInputChains1_0,
/*55881*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55884*/           OPC_EmitInteger, MVT::i32, 0, 
/*55887*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64ri64 RegF64:f64:$d, ADDRri64:i64:$a)
/*55898*/         /*Scope*/ 21, /*->55920*/
/*55899*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55902*/           OPC_EmitMergeInputChains1_0,
/*55903*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55906*/           OPC_EmitInteger, MVT::i32, 0, 
/*55909*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STlf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_local>> - Complexity = 13
                    // Dst: (STlf64ii64 RegF64:f64:$d, ADDRii64:i64:$a)
/*55920*/         0, /*End of Scope*/
/*55921*/       /*Scope*/ 72, /*->55994*/
/*55922*/         OPC_CheckPredicate, 10, // Predicate_store_shared
/*55924*/         OPC_CheckPatternPredicate, 1, // (getSubtarget().is64Bit())
/*55926*/         OPC_Scope, 21, /*->55949*/ // 3 children in Scope
/*55928*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectADDRrr:$a #3 #4
/*55931*/           OPC_EmitMergeInputChains1_0,
/*55932*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55935*/           OPC_EmitInteger, MVT::i32, 0, 
/*55938*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64rr64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRrr64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64rr64 RegF64:f64:$d, ADDRrr64:i64:$a)
/*55949*/         /*Scope*/ 21, /*->55971*/
/*55950*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectADDRri:$a #3 #4
/*55953*/           OPC_EmitMergeInputChains1_0,
/*55954*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55957*/           OPC_EmitInteger, MVT::i32, 0, 
/*55960*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64ri64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRri64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64ri64 RegF64:f64:$d, ADDRri64:i64:$a)
/*55971*/         /*Scope*/ 21, /*->55993*/
/*55972*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectADDRii:$a #3 #4
/*55975*/           OPC_EmitMergeInputChains1_0,
/*55976*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*55979*/           OPC_EmitInteger, MVT::i32, 0, 
/*55982*/           OPC_MorphNodeTo, TARGET_VAL(PTX::STsf64ii64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st RegF64:f64:$d, ADDRii64:i64:$a)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_shared>> - Complexity = 13
                    // Dst: (STsf64ii64 RegF64:f64:$d, ADDRii64:i64:$a)
/*55993*/         0, /*End of Scope*/
/*55994*/       0, /*End of Scope*/
/*55995*/     0, /*End of Scope*/
/*55996*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 32,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->56032
/*56000*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*56001*/   OPC_MoveChild, 1,
/*56003*/   OPC_CheckInteger, 96|128,2/*352*/, 
/*56006*/   OPC_MoveParent,
/*56007*/   OPC_RecordChild2, // #1 = $i
/*56008*/   OPC_MoveChild, 2,
/*56010*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56013*/   OPC_MoveParent,
/*56014*/   OPC_EmitMergeInputChains1_0,
/*56015*/   OPC_EmitConvertToTarget, 1,
/*56017*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56020*/   OPC_EmitInteger, MVT::i32, 0, 
/*56023*/   OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_BAR_SYNC), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
            // Src: (intrinsic_void 352:iPTR, (imm:i32):$i) - Complexity = 11
            // Dst: (PTX_BAR_SYNC (imm:i32):$i)
          /*SwitchOpcode*/ 24|128,5/*664*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56700
/*56036*/   OPC_MoveChild, 0,
/*56038*/   OPC_Scope, 19, /*->56059*/ // 33 children in Scope
/*56040*/     OPC_CheckInteger, 126|128,2/*382*/, 
/*56043*/     OPC_MoveParent,
/*56044*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56047*/     OPC_EmitInteger, MVT::i32, 0, 
/*56050*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_TID_X), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 382:iPTR) - Complexity = 8
              // Dst: (PTX_READ_TID_X:i32)
/*56059*/   /*Scope*/ 19, /*->56079*/
/*56060*/     OPC_CheckInteger, 127|128,2/*383*/, 
/*56063*/     OPC_MoveParent,
/*56064*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56067*/     OPC_EmitInteger, MVT::i32, 0, 
/*56070*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_TID_Y), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 383:iPTR) - Complexity = 8
              // Dst: (PTX_READ_TID_Y:i32)
/*56079*/   /*Scope*/ 19, /*->56099*/
/*56080*/     OPC_CheckInteger, 0|128,3/*384*/, 
/*56083*/     OPC_MoveParent,
/*56084*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56087*/     OPC_EmitInteger, MVT::i32, 0, 
/*56090*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_TID_Z), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 384:iPTR) - Complexity = 8
              // Dst: (PTX_READ_TID_Z:i32)
/*56099*/   /*Scope*/ 19, /*->56119*/
/*56100*/     OPC_CheckInteger, 125|128,2/*381*/, 
/*56103*/     OPC_MoveParent,
/*56104*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56107*/     OPC_EmitInteger, MVT::i32, 0, 
/*56110*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_TID_W), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 381:iPTR) - Complexity = 8
              // Dst: (PTX_READ_TID_W:i32)
/*56119*/   /*Scope*/ 19, /*->56139*/
/*56120*/     OPC_CheckInteger, 116|128,2/*372*/, 
/*56123*/     OPC_MoveParent,
/*56124*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56127*/     OPC_EmitInteger, MVT::i32, 0, 
/*56130*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NTID_X), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 372:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NTID_X:i32)
/*56139*/   /*Scope*/ 19, /*->56159*/
/*56140*/     OPC_CheckInteger, 117|128,2/*373*/, 
/*56143*/     OPC_MoveParent,
/*56144*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56147*/     OPC_EmitInteger, MVT::i32, 0, 
/*56150*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NTID_Y), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 373:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NTID_Y:i32)
/*56159*/   /*Scope*/ 19, /*->56179*/
/*56160*/     OPC_CheckInteger, 118|128,2/*374*/, 
/*56163*/     OPC_MoveParent,
/*56164*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56167*/     OPC_EmitInteger, MVT::i32, 0, 
/*56170*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NTID_Z), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 374:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NTID_Z:i32)
/*56179*/   /*Scope*/ 19, /*->56199*/
/*56180*/     OPC_CheckInteger, 115|128,2/*371*/, 
/*56183*/     OPC_MoveParent,
/*56184*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56187*/     OPC_EmitInteger, MVT::i32, 0, 
/*56190*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NTID_W), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 371:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NTID_W:i32)
/*56199*/   /*Scope*/ 19, /*->56219*/
/*56200*/     OPC_CheckInteger, 104|128,2/*360*/, 
/*56203*/     OPC_MoveParent,
/*56204*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56207*/     OPC_EmitInteger, MVT::i32, 0, 
/*56210*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 360:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEID:i32)
/*56219*/   /*Scope*/ 19, /*->56239*/
/*56220*/     OPC_CheckInteger, 1|128,3/*385*/, 
/*56223*/     OPC_MoveParent,
/*56224*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56227*/     OPC_EmitInteger, MVT::i32, 0, 
/*56230*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_WARPID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 385:iPTR) - Complexity = 8
              // Dst: (PTX_READ_WARPID:i32)
/*56239*/   /*Scope*/ 19, /*->56259*/
/*56240*/     OPC_CheckInteger, 119|128,2/*375*/, 
/*56243*/     OPC_MoveParent,
/*56244*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56247*/     OPC_EmitInteger, MVT::i32, 0, 
/*56250*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NWARPID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 375:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NWARPID:i32)
/*56259*/   /*Scope*/ 19, /*->56279*/
/*56260*/     OPC_CheckInteger, 100|128,2/*356*/, 
/*56263*/     OPC_MoveParent,
/*56264*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56267*/     OPC_EmitInteger, MVT::i32, 0, 
/*56270*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CTAID_X), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 356:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CTAID_X:i32)
/*56279*/   /*Scope*/ 19, /*->56299*/
/*56280*/     OPC_CheckInteger, 101|128,2/*357*/, 
/*56283*/     OPC_MoveParent,
/*56284*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56287*/     OPC_EmitInteger, MVT::i32, 0, 
/*56290*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CTAID_Y), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 357:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CTAID_Y:i32)
/*56299*/   /*Scope*/ 19, /*->56319*/
/*56300*/     OPC_CheckInteger, 102|128,2/*358*/, 
/*56303*/     OPC_MoveParent,
/*56304*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56307*/     OPC_EmitInteger, MVT::i32, 0, 
/*56310*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CTAID_Z), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 358:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CTAID_Z:i32)
/*56319*/   /*Scope*/ 19, /*->56339*/
/*56320*/     OPC_CheckInteger, 99|128,2/*355*/, 
/*56323*/     OPC_MoveParent,
/*56324*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56327*/     OPC_EmitInteger, MVT::i32, 0, 
/*56330*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CTAID_W), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 355:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CTAID_W:i32)
/*56339*/   /*Scope*/ 19, /*->56359*/
/*56340*/     OPC_CheckInteger, 111|128,2/*367*/, 
/*56343*/     OPC_MoveParent,
/*56344*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56347*/     OPC_EmitInteger, MVT::i32, 0, 
/*56350*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NCTAID_X), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 367:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NCTAID_X:i32)
/*56359*/   /*Scope*/ 19, /*->56379*/
/*56360*/     OPC_CheckInteger, 112|128,2/*368*/, 
/*56363*/     OPC_MoveParent,
/*56364*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56367*/     OPC_EmitInteger, MVT::i32, 0, 
/*56370*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NCTAID_Y), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 368:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NCTAID_Y:i32)
/*56379*/   /*Scope*/ 19, /*->56399*/
/*56380*/     OPC_CheckInteger, 113|128,2/*369*/, 
/*56383*/     OPC_MoveParent,
/*56384*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56387*/     OPC_EmitInteger, MVT::i32, 0, 
/*56390*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NCTAID_Z), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 369:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NCTAID_Z:i32)
/*56399*/   /*Scope*/ 19, /*->56419*/
/*56400*/     OPC_CheckInteger, 110|128,2/*366*/, 
/*56403*/     OPC_MoveParent,
/*56404*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56407*/     OPC_EmitInteger, MVT::i32, 0, 
/*56410*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NCTAID_W), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 366:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NCTAID_W:i32)
/*56419*/   /*Scope*/ 19, /*->56439*/
/*56420*/     OPC_CheckInteger, 124|128,2/*380*/, 
/*56423*/     OPC_MoveParent,
/*56424*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56427*/     OPC_EmitInteger, MVT::i32, 0, 
/*56430*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_SMID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 380:iPTR) - Complexity = 8
              // Dst: (PTX_READ_SMID:i32)
/*56439*/   /*Scope*/ 19, /*->56459*/
/*56440*/     OPC_CheckInteger, 114|128,2/*370*/, 
/*56443*/     OPC_MoveParent,
/*56444*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56447*/     OPC_EmitInteger, MVT::i32, 0, 
/*56450*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_NSMID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 370:iPTR) - Complexity = 8
              // Dst: (PTX_READ_NSMID:i32)
/*56459*/   /*Scope*/ 19, /*->56479*/
/*56460*/     OPC_CheckInteger, 103|128,2/*359*/, 
/*56463*/     OPC_MoveParent,
/*56464*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56467*/     OPC_EmitInteger, MVT::i32, 0, 
/*56470*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_GRIDID), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 359:iPTR) - Complexity = 8
              // Dst: (PTX_READ_GRIDID:i32)
/*56479*/   /*Scope*/ 19, /*->56499*/
/*56480*/     OPC_CheckInteger, 105|128,2/*361*/, 
/*56483*/     OPC_MoveParent,
/*56484*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56487*/     OPC_EmitInteger, MVT::i32, 0, 
/*56490*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEMASK_EQ), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 361:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEMASK_EQ:i32)
/*56499*/   /*Scope*/ 19, /*->56519*/
/*56500*/     OPC_CheckInteger, 108|128,2/*364*/, 
/*56503*/     OPC_MoveParent,
/*56504*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56507*/     OPC_EmitInteger, MVT::i32, 0, 
/*56510*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEMASK_LE), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 364:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEMASK_LE:i32)
/*56519*/   /*Scope*/ 19, /*->56539*/
/*56520*/     OPC_CheckInteger, 109|128,2/*365*/, 
/*56523*/     OPC_MoveParent,
/*56524*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56527*/     OPC_EmitInteger, MVT::i32, 0, 
/*56530*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEMASK_LT), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 365:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEMASK_LT:i32)
/*56539*/   /*Scope*/ 19, /*->56559*/
/*56540*/     OPC_CheckInteger, 106|128,2/*362*/, 
/*56543*/     OPC_MoveParent,
/*56544*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56547*/     OPC_EmitInteger, MVT::i32, 0, 
/*56550*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEMASK_GE), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 362:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEMASK_GE:i32)
/*56559*/   /*Scope*/ 19, /*->56579*/
/*56560*/     OPC_CheckInteger, 107|128,2/*363*/, 
/*56563*/     OPC_MoveParent,
/*56564*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56567*/     OPC_EmitInteger, MVT::i32, 0, 
/*56570*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_LANEMASK_GT), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 363:iPTR) - Complexity = 8
              // Dst: (PTX_READ_LANEMASK_GT:i32)
/*56579*/   /*Scope*/ 19, /*->56599*/
/*56580*/     OPC_CheckInteger, 97|128,2/*353*/, 
/*56583*/     OPC_MoveParent,
/*56584*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56587*/     OPC_EmitInteger, MVT::i32, 0, 
/*56590*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CLOCK), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 353:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CLOCK:i32)
/*56599*/   /*Scope*/ 19, /*->56619*/
/*56600*/     OPC_CheckInteger, 98|128,2/*354*/, 
/*56603*/     OPC_MoveParent,
/*56604*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56607*/     OPC_EmitInteger, MVT::i32, 0, 
/*56610*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_CLOCK64), 0,
                  1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i64 354:iPTR) - Complexity = 8
              // Dst: (PTX_READ_CLOCK64:i64)
/*56619*/   /*Scope*/ 19, /*->56639*/
/*56620*/     OPC_CheckInteger, 120|128,2/*376*/, 
/*56623*/     OPC_MoveParent,
/*56624*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56627*/     OPC_EmitInteger, MVT::i32, 0, 
/*56630*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_PM0), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 376:iPTR) - Complexity = 8
              // Dst: (PTX_READ_PM0:i32)
/*56639*/   /*Scope*/ 19, /*->56659*/
/*56640*/     OPC_CheckInteger, 121|128,2/*377*/, 
/*56643*/     OPC_MoveParent,
/*56644*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56647*/     OPC_EmitInteger, MVT::i32, 0, 
/*56650*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_PM1), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 377:iPTR) - Complexity = 8
              // Dst: (PTX_READ_PM1:i32)
/*56659*/   /*Scope*/ 19, /*->56679*/
/*56660*/     OPC_CheckInteger, 122|128,2/*378*/, 
/*56663*/     OPC_MoveParent,
/*56664*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56667*/     OPC_EmitInteger, MVT::i32, 0, 
/*56670*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_PM2), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 378:iPTR) - Complexity = 8
              // Dst: (PTX_READ_PM2:i32)
/*56679*/   /*Scope*/ 19, /*->56699*/
/*56680*/     OPC_CheckInteger, 123|128,2/*379*/, 
/*56683*/     OPC_MoveParent,
/*56684*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56687*/     OPC_EmitInteger, MVT::i32, 0, 
/*56690*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_READ_PM3), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 379:iPTR) - Complexity = 8
              // Dst: (PTX_READ_PM3:i32)
/*56699*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::ADD),// ->56840
/*56704*/   OPC_RecordChild0, // #0 = $a
/*56705*/   OPC_RecordChild1, // #1 = $b
/*56706*/   OPC_Scope, 71, /*->56779*/ // 4 children in Scope
/*56708*/     OPC_MoveChild, 1,
/*56710*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56713*/     OPC_MoveParent,
/*56714*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->56736
/*56717*/       OPC_EmitConvertToTarget, 1,
/*56719*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56722*/       OPC_EmitInteger, MVT::i32, 0, 
/*56725*/       OPC_MorphNodeTo, TARGET_VAL(PTX::ADDri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (ADDri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->56757
/*56738*/       OPC_EmitConvertToTarget, 1,
/*56740*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56743*/       OPC_EmitInteger, MVT::i32, 0, 
/*56746*/       OPC_MorphNodeTo, TARGET_VAL(PTX::ADDri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (ADDri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->56778
/*56759*/       OPC_EmitConvertToTarget, 1,
/*56761*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56764*/       OPC_EmitInteger, MVT::i32, 0, 
/*56767*/       OPC_MorphNodeTo, TARGET_VAL(PTX::ADDri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (ADDri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*56779*/   /*Scope*/ 19, /*->56799*/
/*56780*/     OPC_CheckType, MVT::i16,
/*56782*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56785*/     OPC_EmitInteger, MVT::i32, 0, 
/*56788*/     OPC_MorphNodeTo, TARGET_VAL(PTX::ADDrr16), 0,
                  1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (add:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
              // Dst: (ADDrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
/*56799*/   /*Scope*/ 19, /*->56819*/
/*56800*/     OPC_CheckType, MVT::i32,
/*56802*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56805*/     OPC_EmitInteger, MVT::i32, 0, 
/*56808*/     OPC_MorphNodeTo, TARGET_VAL(PTX::ADDrr32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (add:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
              // Dst: (ADDrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
/*56819*/   /*Scope*/ 19, /*->56839*/
/*56820*/     OPC_CheckType, MVT::i64,
/*56822*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56825*/     OPC_EmitInteger, MVT::i32, 0, 
/*56828*/     OPC_MorphNodeTo, TARGET_VAL(PTX::ADDrr64), 0,
                  1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (add:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
              // Dst: (ADDrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
/*56839*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::SUB),// ->56980
/*56844*/   OPC_RecordChild0, // #0 = $a
/*56845*/   OPC_RecordChild1, // #1 = $b
/*56846*/   OPC_Scope, 71, /*->56919*/ // 4 children in Scope
/*56848*/     OPC_MoveChild, 1,
/*56850*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56853*/     OPC_MoveParent,
/*56854*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->56876
/*56857*/       OPC_EmitConvertToTarget, 1,
/*56859*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56862*/       OPC_EmitInteger, MVT::i32, 0, 
/*56865*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SUBri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sub:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (SUBri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->56897
/*56878*/       OPC_EmitConvertToTarget, 1,
/*56880*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56883*/       OPC_EmitInteger, MVT::i32, 0, 
/*56886*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SUBri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sub:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (SUBri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->56918
/*56899*/       OPC_EmitConvertToTarget, 1,
/*56901*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56904*/       OPC_EmitInteger, MVT::i32, 0, 
/*56907*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SUBri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sub:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (SUBri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*56919*/   /*Scope*/ 19, /*->56939*/
/*56920*/     OPC_CheckType, MVT::i16,
/*56922*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56925*/     OPC_EmitInteger, MVT::i32, 0, 
/*56928*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SUBrr16), 0,
                  1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sub:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
              // Dst: (SUBrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
/*56939*/   /*Scope*/ 19, /*->56959*/
/*56940*/     OPC_CheckType, MVT::i32,
/*56942*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56945*/     OPC_EmitInteger, MVT::i32, 0, 
/*56948*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SUBrr32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sub:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
              // Dst: (SUBrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
/*56959*/   /*Scope*/ 19, /*->56979*/
/*56960*/     OPC_CheckType, MVT::i64,
/*56962*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*56965*/     OPC_EmitInteger, MVT::i32, 0, 
/*56968*/     OPC_MorphNodeTo, TARGET_VAL(PTX::SUBrr64), 0,
                  1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sub:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
              // Dst: (SUBrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
/*56979*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::MUL),// ->57120
/*56984*/   OPC_RecordChild0, // #0 = $a
/*56985*/   OPC_RecordChild1, // #1 = $b
/*56986*/   OPC_Scope, 71, /*->57059*/ // 4 children in Scope
/*56988*/     OPC_MoveChild, 1,
/*56990*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56993*/     OPC_MoveParent,
/*56994*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->57016
/*56997*/       OPC_EmitConvertToTarget, 1,
/*56999*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57002*/       OPC_EmitInteger, MVT::i32, 0, 
/*57005*/       OPC_MorphNodeTo, TARGET_VAL(PTX::MULri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (mul:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (MULri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->57037
/*57018*/       OPC_EmitConvertToTarget, 1,
/*57020*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57023*/       OPC_EmitInteger, MVT::i32, 0, 
/*57026*/       OPC_MorphNodeTo, TARGET_VAL(PTX::MULri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (mul:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (MULri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->57058
/*57039*/       OPC_EmitConvertToTarget, 1,
/*57041*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57044*/       OPC_EmitInteger, MVT::i32, 0, 
/*57047*/       OPC_MorphNodeTo, TARGET_VAL(PTX::MULri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (mul:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (MULri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*57059*/   /*Scope*/ 19, /*->57079*/
/*57060*/     OPC_CheckType, MVT::i16,
/*57062*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57065*/     OPC_EmitInteger, MVT::i32, 0, 
/*57068*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MULrr16), 0,
                  1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
              // Dst: (MULrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
/*57079*/   /*Scope*/ 19, /*->57099*/
/*57080*/     OPC_CheckType, MVT::i32,
/*57082*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57085*/     OPC_EmitInteger, MVT::i32, 0, 
/*57088*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MULrr32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
              // Dst: (MULrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
/*57099*/   /*Scope*/ 19, /*->57119*/
/*57100*/     OPC_CheckType, MVT::i64,
/*57102*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57105*/     OPC_EmitInteger, MVT::i32, 0, 
/*57108*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MULrr64), 0,
                  1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
              // Dst: (MULrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
/*57119*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::UDIV),// ->57260
/*57124*/   OPC_RecordChild0, // #0 = $a
/*57125*/   OPC_RecordChild1, // #1 = $b
/*57126*/   OPC_Scope, 71, /*->57199*/ // 4 children in Scope
/*57128*/     OPC_MoveChild, 1,
/*57130*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57133*/     OPC_MoveParent,
/*57134*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->57156
/*57137*/       OPC_EmitConvertToTarget, 1,
/*57139*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57142*/       OPC_EmitInteger, MVT::i32, 0, 
/*57145*/       OPC_MorphNodeTo, TARGET_VAL(PTX::DIVri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (udiv:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (DIVri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->57177
/*57158*/       OPC_EmitConvertToTarget, 1,
/*57160*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57163*/       OPC_EmitInteger, MVT::i32, 0, 
/*57166*/       OPC_MorphNodeTo, TARGET_VAL(PTX::DIVri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (udiv:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (DIVri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->57198
/*57179*/       OPC_EmitConvertToTarget, 1,
/*57181*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57184*/       OPC_EmitInteger, MVT::i32, 0, 
/*57187*/       OPC_MorphNodeTo, TARGET_VAL(PTX::DIVri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (udiv:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (DIVri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*57199*/   /*Scope*/ 19, /*->57219*/
/*57200*/     OPC_CheckType, MVT::i16,
/*57202*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57205*/     OPC_EmitInteger, MVT::i32, 0, 
/*57208*/     OPC_MorphNodeTo, TARGET_VAL(PTX::DIVrr16), 0,
                  1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
              // Dst: (DIVrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
/*57219*/   /*Scope*/ 19, /*->57239*/
/*57220*/     OPC_CheckType, MVT::i32,
/*57222*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57225*/     OPC_EmitInteger, MVT::i32, 0, 
/*57228*/     OPC_MorphNodeTo, TARGET_VAL(PTX::DIVrr32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
              // Dst: (DIVrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
/*57239*/   /*Scope*/ 19, /*->57259*/
/*57240*/     OPC_CheckType, MVT::i64,
/*57242*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57245*/     OPC_EmitInteger, MVT::i32, 0, 
/*57248*/     OPC_MorphNodeTo, TARGET_VAL(PTX::DIVrr64), 0,
                  1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
              // Dst: (DIVrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
/*57259*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 8|128,1/*136*/,  TARGET_VAL(ISD::UREM),// ->57400
/*57264*/   OPC_RecordChild0, // #0 = $a
/*57265*/   OPC_RecordChild1, // #1 = $b
/*57266*/   OPC_Scope, 71, /*->57339*/ // 4 children in Scope
/*57268*/     OPC_MoveChild, 1,
/*57270*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57273*/     OPC_MoveParent,
/*57274*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->57296
/*57277*/       OPC_EmitConvertToTarget, 1,
/*57279*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57282*/       OPC_EmitInteger, MVT::i32, 0, 
/*57285*/       OPC_MorphNodeTo, TARGET_VAL(PTX::REMri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (urem:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (REMri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->57317
/*57298*/       OPC_EmitConvertToTarget, 1,
/*57300*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57303*/       OPC_EmitInteger, MVT::i32, 0, 
/*57306*/       OPC_MorphNodeTo, TARGET_VAL(PTX::REMri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (urem:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (REMri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->57338
/*57319*/       OPC_EmitConvertToTarget, 1,
/*57321*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57324*/       OPC_EmitInteger, MVT::i32, 0, 
/*57327*/       OPC_MorphNodeTo, TARGET_VAL(PTX::REMri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (urem:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (REMri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*57339*/   /*Scope*/ 19, /*->57359*/
/*57340*/     OPC_CheckType, MVT::i16,
/*57342*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57345*/     OPC_EmitInteger, MVT::i32, 0, 
/*57348*/     OPC_MorphNodeTo, TARGET_VAL(PTX::REMrr16), 0,
                  1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (urem:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
              // Dst: (REMrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
/*57359*/   /*Scope*/ 19, /*->57379*/
/*57360*/     OPC_CheckType, MVT::i32,
/*57362*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57365*/     OPC_EmitInteger, MVT::i32, 0, 
/*57368*/     OPC_MorphNodeTo, TARGET_VAL(PTX::REMrr32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (urem:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
              // Dst: (REMrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
/*57379*/   /*Scope*/ 19, /*->57399*/
/*57380*/     OPC_CheckType, MVT::i64,
/*57382*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57385*/     OPC_EmitInteger, MVT::i32, 0, 
/*57388*/     OPC_MorphNodeTo, TARGET_VAL(PTX::REMrr64), 0,
                  1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (urem:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
              // Dst: (REMrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
/*57399*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40|128,16/*2088*/,  TARGET_VAL(ISD::SETCC),// ->59492
/*57404*/   OPC_RecordChild0, // #0 = $a
/*57405*/   OPC_Scope, 119|128,3/*503*/, /*->57911*/ // 5 children in Scope
/*57408*/     OPC_CheckChild0Type, MVT::i16,
/*57410*/     OPC_RecordChild1, // #1 = $b
/*57411*/     OPC_Scope, 4|128,2/*260*/, /*->57674*/ // 2 children in Scope
/*57414*/       OPC_MoveChild, 1,
/*57416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57419*/       OPC_MoveParent,
/*57420*/       OPC_MoveChild, 2,
/*57422*/       OPC_Scope, 24, /*->57448*/ // 10 children in Scope
/*57424*/         OPC_CheckCondCode, ISD::SETEQ,
/*57426*/         OPC_MoveParent,
/*57427*/         OPC_CheckType, MVT::i1,
/*57429*/         OPC_EmitConvertToTarget, 1,
/*57431*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57434*/         OPC_EmitInteger, MVT::i32, 0, 
/*57437*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETEQ:Other) - Complexity = 6
                  // Dst: (SETPEQu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57448*/       /*Scope*/ 24, /*->57473*/
/*57449*/         OPC_CheckCondCode, ISD::SETNE,
/*57451*/         OPC_MoveParent,
/*57452*/         OPC_CheckType, MVT::i1,
/*57454*/         OPC_EmitConvertToTarget, 1,
/*57456*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57459*/         OPC_EmitInteger, MVT::i32, 0, 
/*57462*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETNE:Other) - Complexity = 6
                  // Dst: (SETPNEu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57473*/       /*Scope*/ 24, /*->57498*/
/*57474*/         OPC_CheckCondCode, ISD::SETULT,
/*57476*/         OPC_MoveParent,
/*57477*/         OPC_CheckType, MVT::i1,
/*57479*/         OPC_EmitConvertToTarget, 1,
/*57481*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57484*/         OPC_EmitInteger, MVT::i32, 0, 
/*57487*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULT:Other) - Complexity = 6
                  // Dst: (SETPLTu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57498*/       /*Scope*/ 24, /*->57523*/
/*57499*/         OPC_CheckCondCode, ISD::SETULE,
/*57501*/         OPC_MoveParent,
/*57502*/         OPC_CheckType, MVT::i1,
/*57504*/         OPC_EmitConvertToTarget, 1,
/*57506*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57509*/         OPC_EmitInteger, MVT::i32, 0, 
/*57512*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETULE:Other) - Complexity = 6
                  // Dst: (SETPLEu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57523*/       /*Scope*/ 24, /*->57548*/
/*57524*/         OPC_CheckCondCode, ISD::SETUGT,
/*57526*/         OPC_MoveParent,
/*57527*/         OPC_CheckType, MVT::i1,
/*57529*/         OPC_EmitConvertToTarget, 1,
/*57531*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57534*/         OPC_EmitInteger, MVT::i32, 0, 
/*57537*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGT:Other) - Complexity = 6
                  // Dst: (SETPGTu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57548*/       /*Scope*/ 24, /*->57573*/
/*57549*/         OPC_CheckCondCode, ISD::SETUGE,
/*57551*/         OPC_MoveParent,
/*57552*/         OPC_CheckType, MVT::i1,
/*57554*/         OPC_EmitConvertToTarget, 1,
/*57556*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57559*/         OPC_EmitInteger, MVT::i32, 0, 
/*57562*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETUGE:Other) - Complexity = 6
                  // Dst: (SETPGEu16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57573*/       /*Scope*/ 24, /*->57598*/
/*57574*/         OPC_CheckCondCode, ISD::SETLT,
/*57576*/         OPC_MoveParent,
/*57577*/         OPC_CheckType, MVT::i1,
/*57579*/         OPC_EmitConvertToTarget, 1,
/*57581*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57584*/         OPC_EmitInteger, MVT::i32, 0, 
/*57587*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLT:Other) - Complexity = 6
                  // Dst: (SETPLTs16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57598*/       /*Scope*/ 24, /*->57623*/
/*57599*/         OPC_CheckCondCode, ISD::SETLE,
/*57601*/         OPC_MoveParent,
/*57602*/         OPC_CheckType, MVT::i1,
/*57604*/         OPC_EmitConvertToTarget, 1,
/*57606*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57609*/         OPC_EmitInteger, MVT::i32, 0, 
/*57612*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETLE:Other) - Complexity = 6
                  // Dst: (SETPLEs16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57623*/       /*Scope*/ 24, /*->57648*/
/*57624*/         OPC_CheckCondCode, ISD::SETGT,
/*57626*/         OPC_MoveParent,
/*57627*/         OPC_CheckType, MVT::i1,
/*57629*/         OPC_EmitConvertToTarget, 1,
/*57631*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57634*/         OPC_EmitInteger, MVT::i32, 0, 
/*57637*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGT:Other) - Complexity = 6
                  // Dst: (SETPGTs16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57648*/       /*Scope*/ 24, /*->57673*/
/*57649*/         OPC_CheckCondCode, ISD::SETGE,
/*57651*/         OPC_MoveParent,
/*57652*/         OPC_CheckType, MVT::i1,
/*57654*/         OPC_EmitConvertToTarget, 1,
/*57656*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57659*/         OPC_EmitInteger, MVT::i32, 0, 
/*57662*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI16:i16:$a, (imm:i16):$b, SETGE:Other) - Complexity = 6
                  // Dst: (SETPGEs16ri:i1 RegI16:i16:$a, (imm:i16):$b)
/*57673*/       0, /*End of Scope*/
/*57674*/     /*Scope*/ 106|128,1/*234*/, /*->57910*/
/*57676*/       OPC_MoveChild, 2,
/*57678*/       OPC_Scope, 22, /*->57702*/ // 10 children in Scope
/*57680*/         OPC_CheckCondCode, ISD::SETEQ,
/*57682*/         OPC_MoveParent,
/*57683*/         OPC_CheckType, MVT::i1,
/*57685*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57688*/         OPC_EmitInteger, MVT::i32, 0, 
/*57691*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETEQ:Other) - Complexity = 3
                  // Dst: (SETPEQu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57702*/       /*Scope*/ 22, /*->57725*/
/*57703*/         OPC_CheckCondCode, ISD::SETNE,
/*57705*/         OPC_MoveParent,
/*57706*/         OPC_CheckType, MVT::i1,
/*57708*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57711*/         OPC_EmitInteger, MVT::i32, 0, 
/*57714*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETNE:Other) - Complexity = 3
                  // Dst: (SETPNEu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57725*/       /*Scope*/ 22, /*->57748*/
/*57726*/         OPC_CheckCondCode, ISD::SETULT,
/*57728*/         OPC_MoveParent,
/*57729*/         OPC_CheckType, MVT::i1,
/*57731*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57734*/         OPC_EmitInteger, MVT::i32, 0, 
/*57737*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULT:Other) - Complexity = 3
                  // Dst: (SETPLTu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57748*/       /*Scope*/ 22, /*->57771*/
/*57749*/         OPC_CheckCondCode, ISD::SETULE,
/*57751*/         OPC_MoveParent,
/*57752*/         OPC_CheckType, MVT::i1,
/*57754*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57757*/         OPC_EmitInteger, MVT::i32, 0, 
/*57760*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETULE:Other) - Complexity = 3
                  // Dst: (SETPLEu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57771*/       /*Scope*/ 22, /*->57794*/
/*57772*/         OPC_CheckCondCode, ISD::SETUGT,
/*57774*/         OPC_MoveParent,
/*57775*/         OPC_CheckType, MVT::i1,
/*57777*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57780*/         OPC_EmitInteger, MVT::i32, 0, 
/*57783*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGT:Other) - Complexity = 3
                  // Dst: (SETPGTu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57794*/       /*Scope*/ 22, /*->57817*/
/*57795*/         OPC_CheckCondCode, ISD::SETUGE,
/*57797*/         OPC_MoveParent,
/*57798*/         OPC_CheckType, MVT::i1,
/*57800*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57803*/         OPC_EmitInteger, MVT::i32, 0, 
/*57806*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETUGE:Other) - Complexity = 3
                  // Dst: (SETPGEu16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57817*/       /*Scope*/ 22, /*->57840*/
/*57818*/         OPC_CheckCondCode, ISD::SETLT,
/*57820*/         OPC_MoveParent,
/*57821*/         OPC_CheckType, MVT::i1,
/*57823*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57826*/         OPC_EmitInteger, MVT::i32, 0, 
/*57829*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLT:Other) - Complexity = 3
                  // Dst: (SETPLTs16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57840*/       /*Scope*/ 22, /*->57863*/
/*57841*/         OPC_CheckCondCode, ISD::SETLE,
/*57843*/         OPC_MoveParent,
/*57844*/         OPC_CheckType, MVT::i1,
/*57846*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57849*/         OPC_EmitInteger, MVT::i32, 0, 
/*57852*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETLE:Other) - Complexity = 3
                  // Dst: (SETPLEs16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57863*/       /*Scope*/ 22, /*->57886*/
/*57864*/         OPC_CheckCondCode, ISD::SETGT,
/*57866*/         OPC_MoveParent,
/*57867*/         OPC_CheckType, MVT::i1,
/*57869*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57872*/         OPC_EmitInteger, MVT::i32, 0, 
/*57875*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGT:Other) - Complexity = 3
                  // Dst: (SETPGTs16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57886*/       /*Scope*/ 22, /*->57909*/
/*57887*/         OPC_CheckCondCode, ISD::SETGE,
/*57889*/         OPC_MoveParent,
/*57890*/         OPC_CheckType, MVT::i1,
/*57892*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57895*/         OPC_EmitInteger, MVT::i32, 0, 
/*57898*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs16rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI16:i16:$a, RegI16:i16:$b, SETGE:Other) - Complexity = 3
                  // Dst: (SETPGEs16rr:i1 RegI16:i16:$a, RegI16:i16:$b)
/*57909*/       0, /*End of Scope*/
/*57910*/     0, /*End of Scope*/
/*57911*/   /*Scope*/ 119|128,3/*503*/, /*->58416*/
/*57913*/     OPC_CheckChild0Type, MVT::i32,
/*57915*/     OPC_RecordChild1, // #1 = $b
/*57916*/     OPC_Scope, 4|128,2/*260*/, /*->58179*/ // 2 children in Scope
/*57919*/       OPC_MoveChild, 1,
/*57921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57924*/       OPC_MoveParent,
/*57925*/       OPC_MoveChild, 2,
/*57927*/       OPC_Scope, 24, /*->57953*/ // 10 children in Scope
/*57929*/         OPC_CheckCondCode, ISD::SETEQ,
/*57931*/         OPC_MoveParent,
/*57932*/         OPC_CheckType, MVT::i1,
/*57934*/         OPC_EmitConvertToTarget, 1,
/*57936*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57939*/         OPC_EmitInteger, MVT::i32, 0, 
/*57942*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETEQ:Other) - Complexity = 6
                  // Dst: (SETPEQu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*57953*/       /*Scope*/ 24, /*->57978*/
/*57954*/         OPC_CheckCondCode, ISD::SETNE,
/*57956*/         OPC_MoveParent,
/*57957*/         OPC_CheckType, MVT::i1,
/*57959*/         OPC_EmitConvertToTarget, 1,
/*57961*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57964*/         OPC_EmitInteger, MVT::i32, 0, 
/*57967*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETNE:Other) - Complexity = 6
                  // Dst: (SETPNEu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*57978*/       /*Scope*/ 24, /*->58003*/
/*57979*/         OPC_CheckCondCode, ISD::SETULT,
/*57981*/         OPC_MoveParent,
/*57982*/         OPC_CheckType, MVT::i1,
/*57984*/         OPC_EmitConvertToTarget, 1,
/*57986*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*57989*/         OPC_EmitInteger, MVT::i32, 0, 
/*57992*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULT:Other) - Complexity = 6
                  // Dst: (SETPLTu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58003*/       /*Scope*/ 24, /*->58028*/
/*58004*/         OPC_CheckCondCode, ISD::SETULE,
/*58006*/         OPC_MoveParent,
/*58007*/         OPC_CheckType, MVT::i1,
/*58009*/         OPC_EmitConvertToTarget, 1,
/*58011*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58014*/         OPC_EmitInteger, MVT::i32, 0, 
/*58017*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETULE:Other) - Complexity = 6
                  // Dst: (SETPLEu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58028*/       /*Scope*/ 24, /*->58053*/
/*58029*/         OPC_CheckCondCode, ISD::SETUGT,
/*58031*/         OPC_MoveParent,
/*58032*/         OPC_CheckType, MVT::i1,
/*58034*/         OPC_EmitConvertToTarget, 1,
/*58036*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58039*/         OPC_EmitInteger, MVT::i32, 0, 
/*58042*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGT:Other) - Complexity = 6
                  // Dst: (SETPGTu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58053*/       /*Scope*/ 24, /*->58078*/
/*58054*/         OPC_CheckCondCode, ISD::SETUGE,
/*58056*/         OPC_MoveParent,
/*58057*/         OPC_CheckType, MVT::i1,
/*58059*/         OPC_EmitConvertToTarget, 1,
/*58061*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58064*/         OPC_EmitInteger, MVT::i32, 0, 
/*58067*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETUGE:Other) - Complexity = 6
                  // Dst: (SETPGEu32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58078*/       /*Scope*/ 24, /*->58103*/
/*58079*/         OPC_CheckCondCode, ISD::SETLT,
/*58081*/         OPC_MoveParent,
/*58082*/         OPC_CheckType, MVT::i1,
/*58084*/         OPC_EmitConvertToTarget, 1,
/*58086*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58089*/         OPC_EmitInteger, MVT::i32, 0, 
/*58092*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLT:Other) - Complexity = 6
                  // Dst: (SETPLTs32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58103*/       /*Scope*/ 24, /*->58128*/
/*58104*/         OPC_CheckCondCode, ISD::SETLE,
/*58106*/         OPC_MoveParent,
/*58107*/         OPC_CheckType, MVT::i1,
/*58109*/         OPC_EmitConvertToTarget, 1,
/*58111*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58114*/         OPC_EmitInteger, MVT::i32, 0, 
/*58117*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETLE:Other) - Complexity = 6
                  // Dst: (SETPLEs32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58128*/       /*Scope*/ 24, /*->58153*/
/*58129*/         OPC_CheckCondCode, ISD::SETGT,
/*58131*/         OPC_MoveParent,
/*58132*/         OPC_CheckType, MVT::i1,
/*58134*/         OPC_EmitConvertToTarget, 1,
/*58136*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58139*/         OPC_EmitInteger, MVT::i32, 0, 
/*58142*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGT:Other) - Complexity = 6
                  // Dst: (SETPGTs32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58153*/       /*Scope*/ 24, /*->58178*/
/*58154*/         OPC_CheckCondCode, ISD::SETGE,
/*58156*/         OPC_MoveParent,
/*58157*/         OPC_CheckType, MVT::i1,
/*58159*/         OPC_EmitConvertToTarget, 1,
/*58161*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58164*/         OPC_EmitInteger, MVT::i32, 0, 
/*58167*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI32:i32:$a, (imm:i32):$b, SETGE:Other) - Complexity = 6
                  // Dst: (SETPGEs32ri:i1 RegI32:i32:$a, (imm:i32):$b)
/*58178*/       0, /*End of Scope*/
/*58179*/     /*Scope*/ 106|128,1/*234*/, /*->58415*/
/*58181*/       OPC_MoveChild, 2,
/*58183*/       OPC_Scope, 22, /*->58207*/ // 10 children in Scope
/*58185*/         OPC_CheckCondCode, ISD::SETEQ,
/*58187*/         OPC_MoveParent,
/*58188*/         OPC_CheckType, MVT::i1,
/*58190*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58193*/         OPC_EmitInteger, MVT::i32, 0, 
/*58196*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETEQ:Other) - Complexity = 3
                  // Dst: (SETPEQu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58207*/       /*Scope*/ 22, /*->58230*/
/*58208*/         OPC_CheckCondCode, ISD::SETNE,
/*58210*/         OPC_MoveParent,
/*58211*/         OPC_CheckType, MVT::i1,
/*58213*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58216*/         OPC_EmitInteger, MVT::i32, 0, 
/*58219*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETNE:Other) - Complexity = 3
                  // Dst: (SETPNEu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58230*/       /*Scope*/ 22, /*->58253*/
/*58231*/         OPC_CheckCondCode, ISD::SETULT,
/*58233*/         OPC_MoveParent,
/*58234*/         OPC_CheckType, MVT::i1,
/*58236*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58239*/         OPC_EmitInteger, MVT::i32, 0, 
/*58242*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULT:Other) - Complexity = 3
                  // Dst: (SETPLTu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58253*/       /*Scope*/ 22, /*->58276*/
/*58254*/         OPC_CheckCondCode, ISD::SETULE,
/*58256*/         OPC_MoveParent,
/*58257*/         OPC_CheckType, MVT::i1,
/*58259*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58262*/         OPC_EmitInteger, MVT::i32, 0, 
/*58265*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETULE:Other) - Complexity = 3
                  // Dst: (SETPLEu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58276*/       /*Scope*/ 22, /*->58299*/
/*58277*/         OPC_CheckCondCode, ISD::SETUGT,
/*58279*/         OPC_MoveParent,
/*58280*/         OPC_CheckType, MVT::i1,
/*58282*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58285*/         OPC_EmitInteger, MVT::i32, 0, 
/*58288*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGT:Other) - Complexity = 3
                  // Dst: (SETPGTu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58299*/       /*Scope*/ 22, /*->58322*/
/*58300*/         OPC_CheckCondCode, ISD::SETUGE,
/*58302*/         OPC_MoveParent,
/*58303*/         OPC_CheckType, MVT::i1,
/*58305*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58308*/         OPC_EmitInteger, MVT::i32, 0, 
/*58311*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETUGE:Other) - Complexity = 3
                  // Dst: (SETPGEu32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58322*/       /*Scope*/ 22, /*->58345*/
/*58323*/         OPC_CheckCondCode, ISD::SETLT,
/*58325*/         OPC_MoveParent,
/*58326*/         OPC_CheckType, MVT::i1,
/*58328*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58331*/         OPC_EmitInteger, MVT::i32, 0, 
/*58334*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLT:Other) - Complexity = 3
                  // Dst: (SETPLTs32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58345*/       /*Scope*/ 22, /*->58368*/
/*58346*/         OPC_CheckCondCode, ISD::SETLE,
/*58348*/         OPC_MoveParent,
/*58349*/         OPC_CheckType, MVT::i1,
/*58351*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58354*/         OPC_EmitInteger, MVT::i32, 0, 
/*58357*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETLE:Other) - Complexity = 3
                  // Dst: (SETPLEs32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58368*/       /*Scope*/ 22, /*->58391*/
/*58369*/         OPC_CheckCondCode, ISD::SETGT,
/*58371*/         OPC_MoveParent,
/*58372*/         OPC_CheckType, MVT::i1,
/*58374*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58377*/         OPC_EmitInteger, MVT::i32, 0, 
/*58380*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGT:Other) - Complexity = 3
                  // Dst: (SETPGTs32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58391*/       /*Scope*/ 22, /*->58414*/
/*58392*/         OPC_CheckCondCode, ISD::SETGE,
/*58394*/         OPC_MoveParent,
/*58395*/         OPC_CheckType, MVT::i1,
/*58397*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58400*/         OPC_EmitInteger, MVT::i32, 0, 
/*58403*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs32rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI32:i32:$a, RegI32:i32:$b, SETGE:Other) - Complexity = 3
                  // Dst: (SETPGEs32rr:i1 RegI32:i32:$a, RegI32:i32:$b)
/*58414*/       0, /*End of Scope*/
/*58415*/     0, /*End of Scope*/
/*58416*/   /*Scope*/ 119|128,3/*503*/, /*->58921*/
/*58418*/     OPC_CheckChild0Type, MVT::i64,
/*58420*/     OPC_RecordChild1, // #1 = $b
/*58421*/     OPC_Scope, 4|128,2/*260*/, /*->58684*/ // 2 children in Scope
/*58424*/       OPC_MoveChild, 1,
/*58426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58429*/       OPC_MoveParent,
/*58430*/       OPC_MoveChild, 2,
/*58432*/       OPC_Scope, 24, /*->58458*/ // 10 children in Scope
/*58434*/         OPC_CheckCondCode, ISD::SETEQ,
/*58436*/         OPC_MoveParent,
/*58437*/         OPC_CheckType, MVT::i1,
/*58439*/         OPC_EmitConvertToTarget, 1,
/*58441*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58444*/         OPC_EmitInteger, MVT::i32, 0, 
/*58447*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETEQ:Other) - Complexity = 6
                  // Dst: (SETPEQu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58458*/       /*Scope*/ 24, /*->58483*/
/*58459*/         OPC_CheckCondCode, ISD::SETNE,
/*58461*/         OPC_MoveParent,
/*58462*/         OPC_CheckType, MVT::i1,
/*58464*/         OPC_EmitConvertToTarget, 1,
/*58466*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58469*/         OPC_EmitInteger, MVT::i32, 0, 
/*58472*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETNE:Other) - Complexity = 6
                  // Dst: (SETPNEu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58483*/       /*Scope*/ 24, /*->58508*/
/*58484*/         OPC_CheckCondCode, ISD::SETULT,
/*58486*/         OPC_MoveParent,
/*58487*/         OPC_CheckType, MVT::i1,
/*58489*/         OPC_EmitConvertToTarget, 1,
/*58491*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58494*/         OPC_EmitInteger, MVT::i32, 0, 
/*58497*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULT:Other) - Complexity = 6
                  // Dst: (SETPLTu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58508*/       /*Scope*/ 24, /*->58533*/
/*58509*/         OPC_CheckCondCode, ISD::SETULE,
/*58511*/         OPC_MoveParent,
/*58512*/         OPC_CheckType, MVT::i1,
/*58514*/         OPC_EmitConvertToTarget, 1,
/*58516*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58519*/         OPC_EmitInteger, MVT::i32, 0, 
/*58522*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETULE:Other) - Complexity = 6
                  // Dst: (SETPLEu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58533*/       /*Scope*/ 24, /*->58558*/
/*58534*/         OPC_CheckCondCode, ISD::SETUGT,
/*58536*/         OPC_MoveParent,
/*58537*/         OPC_CheckType, MVT::i1,
/*58539*/         OPC_EmitConvertToTarget, 1,
/*58541*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58544*/         OPC_EmitInteger, MVT::i32, 0, 
/*58547*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGT:Other) - Complexity = 6
                  // Dst: (SETPGTu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58558*/       /*Scope*/ 24, /*->58583*/
/*58559*/         OPC_CheckCondCode, ISD::SETUGE,
/*58561*/         OPC_MoveParent,
/*58562*/         OPC_CheckType, MVT::i1,
/*58564*/         OPC_EmitConvertToTarget, 1,
/*58566*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58569*/         OPC_EmitInteger, MVT::i32, 0, 
/*58572*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETUGE:Other) - Complexity = 6
                  // Dst: (SETPGEu64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58583*/       /*Scope*/ 24, /*->58608*/
/*58584*/         OPC_CheckCondCode, ISD::SETLT,
/*58586*/         OPC_MoveParent,
/*58587*/         OPC_CheckType, MVT::i1,
/*58589*/         OPC_EmitConvertToTarget, 1,
/*58591*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58594*/         OPC_EmitInteger, MVT::i32, 0, 
/*58597*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLT:Other) - Complexity = 6
                  // Dst: (SETPLTs64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58608*/       /*Scope*/ 24, /*->58633*/
/*58609*/         OPC_CheckCondCode, ISD::SETLE,
/*58611*/         OPC_MoveParent,
/*58612*/         OPC_CheckType, MVT::i1,
/*58614*/         OPC_EmitConvertToTarget, 1,
/*58616*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58619*/         OPC_EmitInteger, MVT::i32, 0, 
/*58622*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETLE:Other) - Complexity = 6
                  // Dst: (SETPLEs64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58633*/       /*Scope*/ 24, /*->58658*/
/*58634*/         OPC_CheckCondCode, ISD::SETGT,
/*58636*/         OPC_MoveParent,
/*58637*/         OPC_CheckType, MVT::i1,
/*58639*/         OPC_EmitConvertToTarget, 1,
/*58641*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58644*/         OPC_EmitInteger, MVT::i32, 0, 
/*58647*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGT:Other) - Complexity = 6
                  // Dst: (SETPGTs64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58658*/       /*Scope*/ 24, /*->58683*/
/*58659*/         OPC_CheckCondCode, ISD::SETGE,
/*58661*/         OPC_MoveParent,
/*58662*/         OPC_CheckType, MVT::i1,
/*58664*/         OPC_EmitConvertToTarget, 1,
/*58666*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58669*/         OPC_EmitInteger, MVT::i32, 0, 
/*58672*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64ri), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (setcc:i1 RegI64:i64:$a, (imm:i64):$b, SETGE:Other) - Complexity = 6
                  // Dst: (SETPGEs64ri:i1 RegI64:i64:$a, (imm:i64):$b)
/*58683*/       0, /*End of Scope*/
/*58684*/     /*Scope*/ 106|128,1/*234*/, /*->58920*/
/*58686*/       OPC_MoveChild, 2,
/*58688*/       OPC_Scope, 22, /*->58712*/ // 10 children in Scope
/*58690*/         OPC_CheckCondCode, ISD::SETEQ,
/*58692*/         OPC_MoveParent,
/*58693*/         OPC_CheckType, MVT::i1,
/*58695*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58698*/         OPC_EmitInteger, MVT::i32, 0, 
/*58701*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETEQ:Other) - Complexity = 3
                  // Dst: (SETPEQu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58712*/       /*Scope*/ 22, /*->58735*/
/*58713*/         OPC_CheckCondCode, ISD::SETNE,
/*58715*/         OPC_MoveParent,
/*58716*/         OPC_CheckType, MVT::i1,
/*58718*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58721*/         OPC_EmitInteger, MVT::i32, 0, 
/*58724*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETNE:Other) - Complexity = 3
                  // Dst: (SETPNEu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58735*/       /*Scope*/ 22, /*->58758*/
/*58736*/         OPC_CheckCondCode, ISD::SETULT,
/*58738*/         OPC_MoveParent,
/*58739*/         OPC_CheckType, MVT::i1,
/*58741*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58744*/         OPC_EmitInteger, MVT::i32, 0, 
/*58747*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULT:Other) - Complexity = 3
                  // Dst: (SETPLTu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58758*/       /*Scope*/ 22, /*->58781*/
/*58759*/         OPC_CheckCondCode, ISD::SETULE,
/*58761*/         OPC_MoveParent,
/*58762*/         OPC_CheckType, MVT::i1,
/*58764*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58767*/         OPC_EmitInteger, MVT::i32, 0, 
/*58770*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETULE:Other) - Complexity = 3
                  // Dst: (SETPLEu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58781*/       /*Scope*/ 22, /*->58804*/
/*58782*/         OPC_CheckCondCode, ISD::SETUGT,
/*58784*/         OPC_MoveParent,
/*58785*/         OPC_CheckType, MVT::i1,
/*58787*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58790*/         OPC_EmitInteger, MVT::i32, 0, 
/*58793*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGT:Other) - Complexity = 3
                  // Dst: (SETPGTu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58804*/       /*Scope*/ 22, /*->58827*/
/*58805*/         OPC_CheckCondCode, ISD::SETUGE,
/*58807*/         OPC_MoveParent,
/*58808*/         OPC_CheckType, MVT::i1,
/*58810*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58813*/         OPC_EmitInteger, MVT::i32, 0, 
/*58816*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEu64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETUGE:Other) - Complexity = 3
                  // Dst: (SETPGEu64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58827*/       /*Scope*/ 22, /*->58850*/
/*58828*/         OPC_CheckCondCode, ISD::SETLT,
/*58830*/         OPC_MoveParent,
/*58831*/         OPC_CheckType, MVT::i1,
/*58833*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58836*/         OPC_EmitInteger, MVT::i32, 0, 
/*58839*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTs64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLT:Other) - Complexity = 3
                  // Dst: (SETPLTs64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58850*/       /*Scope*/ 22, /*->58873*/
/*58851*/         OPC_CheckCondCode, ISD::SETLE,
/*58853*/         OPC_MoveParent,
/*58854*/         OPC_CheckType, MVT::i1,
/*58856*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58859*/         OPC_EmitInteger, MVT::i32, 0, 
/*58862*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEs64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETLE:Other) - Complexity = 3
                  // Dst: (SETPLEs64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58873*/       /*Scope*/ 22, /*->58896*/
/*58874*/         OPC_CheckCondCode, ISD::SETGT,
/*58876*/         OPC_MoveParent,
/*58877*/         OPC_CheckType, MVT::i1,
/*58879*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58882*/         OPC_EmitInteger, MVT::i32, 0, 
/*58885*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTs64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGT:Other) - Complexity = 3
                  // Dst: (SETPGTs64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58896*/       /*Scope*/ 22, /*->58919*/
/*58897*/         OPC_CheckCondCode, ISD::SETGE,
/*58899*/         OPC_MoveParent,
/*58900*/         OPC_CheckType, MVT::i1,
/*58902*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58905*/         OPC_EmitInteger, MVT::i32, 0, 
/*58908*/         OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEs64rr), 0,
                      1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (setcc:i1 RegI64:i64:$a, RegI64:i64:$b, SETGE:Other) - Complexity = 3
                  // Dst: (SETPGEs64rr:i1 RegI64:i64:$a, RegI64:i64:$b)
/*58919*/       0, /*End of Scope*/
/*58920*/     0, /*End of Scope*/
/*58921*/   /*Scope*/ 27|128,2/*283*/, /*->59206*/
/*58923*/     OPC_CheckChild0Type, MVT::f32,
/*58925*/     OPC_RecordChild1, // #1 = $b
/*58926*/     OPC_MoveChild, 2,
/*58928*/     OPC_Scope, 22, /*->58952*/ // 12 children in Scope
/*58930*/       OPC_CheckCondCode, ISD::SETUEQ,
/*58932*/       OPC_MoveParent,
/*58933*/       OPC_CheckType, MVT::i1,
/*58935*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58938*/       OPC_EmitInteger, MVT::i32, 0, 
/*58941*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUEQ:Other) - Complexity = 3
                // Dst: (SETPEQf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*58952*/     /*Scope*/ 22, /*->58975*/
/*58953*/       OPC_CheckCondCode, ISD::SETOEQ,
/*58955*/       OPC_MoveParent,
/*58956*/       OPC_CheckType, MVT::i1,
/*58958*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58961*/       OPC_EmitInteger, MVT::i32, 0, 
/*58964*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOEQ:Other) - Complexity = 3
                // Dst: (SETPEQf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*58975*/     /*Scope*/ 22, /*->58998*/
/*58976*/       OPC_CheckCondCode, ISD::SETUNE,
/*58978*/       OPC_MoveParent,
/*58979*/       OPC_CheckType, MVT::i1,
/*58981*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*58984*/       OPC_EmitInteger, MVT::i32, 0, 
/*58987*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUNE:Other) - Complexity = 3
                // Dst: (SETPNEf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*58998*/     /*Scope*/ 22, /*->59021*/
/*58999*/       OPC_CheckCondCode, ISD::SETONE,
/*59001*/       OPC_MoveParent,
/*59002*/       OPC_CheckType, MVT::i1,
/*59004*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59007*/       OPC_EmitInteger, MVT::i32, 0, 
/*59010*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETONE:Other) - Complexity = 3
                // Dst: (SETPNEf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59021*/     /*Scope*/ 22, /*->59044*/
/*59022*/       OPC_CheckCondCode, ISD::SETULT,
/*59024*/       OPC_MoveParent,
/*59025*/       OPC_CheckType, MVT::i1,
/*59027*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59030*/       OPC_EmitInteger, MVT::i32, 0, 
/*59033*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULT:Other) - Complexity = 3
                // Dst: (SETPLTf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59044*/     /*Scope*/ 22, /*->59067*/
/*59045*/       OPC_CheckCondCode, ISD::SETOLT,
/*59047*/       OPC_MoveParent,
/*59048*/       OPC_CheckType, MVT::i1,
/*59050*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59053*/       OPC_EmitInteger, MVT::i32, 0, 
/*59056*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLT:Other) - Complexity = 3
                // Dst: (SETPLTf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59067*/     /*Scope*/ 22, /*->59090*/
/*59068*/       OPC_CheckCondCode, ISD::SETULE,
/*59070*/       OPC_MoveParent,
/*59071*/       OPC_CheckType, MVT::i1,
/*59073*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59076*/       OPC_EmitInteger, MVT::i32, 0, 
/*59079*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETULE:Other) - Complexity = 3
                // Dst: (SETPLEf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59090*/     /*Scope*/ 22, /*->59113*/
/*59091*/       OPC_CheckCondCode, ISD::SETOLE,
/*59093*/       OPC_MoveParent,
/*59094*/       OPC_CheckType, MVT::i1,
/*59096*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59099*/       OPC_EmitInteger, MVT::i32, 0, 
/*59102*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOLE:Other) - Complexity = 3
                // Dst: (SETPLEf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59113*/     /*Scope*/ 22, /*->59136*/
/*59114*/       OPC_CheckCondCode, ISD::SETUGT,
/*59116*/       OPC_MoveParent,
/*59117*/       OPC_CheckType, MVT::i1,
/*59119*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59122*/       OPC_EmitInteger, MVT::i32, 0, 
/*59125*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGT:Other) - Complexity = 3
                // Dst: (SETPGTf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59136*/     /*Scope*/ 22, /*->59159*/
/*59137*/       OPC_CheckCondCode, ISD::SETOGT,
/*59139*/       OPC_MoveParent,
/*59140*/       OPC_CheckType, MVT::i1,
/*59142*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59145*/       OPC_EmitInteger, MVT::i32, 0, 
/*59148*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGT:Other) - Complexity = 3
                // Dst: (SETPGTf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59159*/     /*Scope*/ 22, /*->59182*/
/*59160*/       OPC_CheckCondCode, ISD::SETUGE,
/*59162*/       OPC_MoveParent,
/*59163*/       OPC_CheckType, MVT::i1,
/*59165*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59168*/       OPC_EmitInteger, MVT::i32, 0, 
/*59171*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETUGE:Other) - Complexity = 3
                // Dst: (SETPGEf32rr_u:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59182*/     /*Scope*/ 22, /*->59205*/
/*59183*/       OPC_CheckCondCode, ISD::SETOGE,
/*59185*/       OPC_MoveParent,
/*59186*/       OPC_CheckType, MVT::i1,
/*59188*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59191*/       OPC_EmitInteger, MVT::i32, 0, 
/*59194*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf32rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF32:f32:$a, RegF32:f32:$b, SETOGE:Other) - Complexity = 3
                // Dst: (SETPGEf32rr_o:i1 RegF32:f32:$a, RegF32:f32:$b)
/*59205*/     0, /*End of Scope*/
/*59206*/   /*Scope*/ 27|128,2/*283*/, /*->59491*/
/*59208*/     OPC_CheckChild0Type, MVT::f64,
/*59210*/     OPC_RecordChild1, // #1 = $b
/*59211*/     OPC_MoveChild, 2,
/*59213*/     OPC_Scope, 22, /*->59237*/ // 12 children in Scope
/*59215*/       OPC_CheckCondCode, ISD::SETUEQ,
/*59217*/       OPC_MoveParent,
/*59218*/       OPC_CheckType, MVT::i1,
/*59220*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59223*/       OPC_EmitInteger, MVT::i32, 0, 
/*59226*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUEQ:Other) - Complexity = 3
                // Dst: (SETPEQf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59237*/     /*Scope*/ 22, /*->59260*/
/*59238*/       OPC_CheckCondCode, ISD::SETOEQ,
/*59240*/       OPC_MoveParent,
/*59241*/       OPC_CheckType, MVT::i1,
/*59243*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59246*/       OPC_EmitInteger, MVT::i32, 0, 
/*59249*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPEQf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOEQ:Other) - Complexity = 3
                // Dst: (SETPEQf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59260*/     /*Scope*/ 22, /*->59283*/
/*59261*/       OPC_CheckCondCode, ISD::SETUNE,
/*59263*/       OPC_MoveParent,
/*59264*/       OPC_CheckType, MVT::i1,
/*59266*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59269*/       OPC_EmitInteger, MVT::i32, 0, 
/*59272*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUNE:Other) - Complexity = 3
                // Dst: (SETPNEf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59283*/     /*Scope*/ 22, /*->59306*/
/*59284*/       OPC_CheckCondCode, ISD::SETONE,
/*59286*/       OPC_MoveParent,
/*59287*/       OPC_CheckType, MVT::i1,
/*59289*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59292*/       OPC_EmitInteger, MVT::i32, 0, 
/*59295*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPNEf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETONE:Other) - Complexity = 3
                // Dst: (SETPNEf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59306*/     /*Scope*/ 22, /*->59329*/
/*59307*/       OPC_CheckCondCode, ISD::SETULT,
/*59309*/       OPC_MoveParent,
/*59310*/       OPC_CheckType, MVT::i1,
/*59312*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59315*/       OPC_EmitInteger, MVT::i32, 0, 
/*59318*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULT:Other) - Complexity = 3
                // Dst: (SETPLTf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59329*/     /*Scope*/ 22, /*->59352*/
/*59330*/       OPC_CheckCondCode, ISD::SETOLT,
/*59332*/       OPC_MoveParent,
/*59333*/       OPC_CheckType, MVT::i1,
/*59335*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59338*/       OPC_EmitInteger, MVT::i32, 0, 
/*59341*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLTf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLT:Other) - Complexity = 3
                // Dst: (SETPLTf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59352*/     /*Scope*/ 22, /*->59375*/
/*59353*/       OPC_CheckCondCode, ISD::SETULE,
/*59355*/       OPC_MoveParent,
/*59356*/       OPC_CheckType, MVT::i1,
/*59358*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59361*/       OPC_EmitInteger, MVT::i32, 0, 
/*59364*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETULE:Other) - Complexity = 3
                // Dst: (SETPLEf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59375*/     /*Scope*/ 22, /*->59398*/
/*59376*/       OPC_CheckCondCode, ISD::SETOLE,
/*59378*/       OPC_MoveParent,
/*59379*/       OPC_CheckType, MVT::i1,
/*59381*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59384*/       OPC_EmitInteger, MVT::i32, 0, 
/*59387*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPLEf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOLE:Other) - Complexity = 3
                // Dst: (SETPLEf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59398*/     /*Scope*/ 22, /*->59421*/
/*59399*/       OPC_CheckCondCode, ISD::SETUGT,
/*59401*/       OPC_MoveParent,
/*59402*/       OPC_CheckType, MVT::i1,
/*59404*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59407*/       OPC_EmitInteger, MVT::i32, 0, 
/*59410*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGT:Other) - Complexity = 3
                // Dst: (SETPGTf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59421*/     /*Scope*/ 22, /*->59444*/
/*59422*/       OPC_CheckCondCode, ISD::SETOGT,
/*59424*/       OPC_MoveParent,
/*59425*/       OPC_CheckType, MVT::i1,
/*59427*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59430*/       OPC_EmitInteger, MVT::i32, 0, 
/*59433*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGTf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGT:Other) - Complexity = 3
                // Dst: (SETPGTf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59444*/     /*Scope*/ 22, /*->59467*/
/*59445*/       OPC_CheckCondCode, ISD::SETUGE,
/*59447*/       OPC_MoveParent,
/*59448*/       OPC_CheckType, MVT::i1,
/*59450*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59453*/       OPC_EmitInteger, MVT::i32, 0, 
/*59456*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_u), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETUGE:Other) - Complexity = 3
                // Dst: (SETPGEf64rr_u:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59467*/     /*Scope*/ 22, /*->59490*/
/*59468*/       OPC_CheckCondCode, ISD::SETOGE,
/*59470*/       OPC_MoveParent,
/*59471*/       OPC_CheckType, MVT::i1,
/*59473*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59476*/       OPC_EmitInteger, MVT::i32, 0, 
/*59479*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SETPGEf64rr_o), 0,
                    1/*#VTs*/, MVT::i1, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (setcc:i1 RegF64:f64:$a, RegF64:f64:$b, SETOGE:Other) - Complexity = 3
                // Dst: (SETPGEf64rr_o:i1 RegF64:f64:$a, RegF64:f64:$b)
/*59490*/     0, /*End of Scope*/
/*59491*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82|128,1/*210*/,  TARGET_VAL(ISD::SHL),// ->59706
/*59496*/   OPC_RecordChild0, // #0 = $a
/*59497*/   OPC_Scope, 72, /*->59571*/ // 3 children in Scope
/*59499*/     OPC_RecordChild1, // #1 = $b
/*59500*/     OPC_MoveChild, 1,
/*59502*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59505*/     OPC_MoveParent,
/*59506*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->59528
/*59509*/       OPC_EmitConvertToTarget, 1,
/*59511*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59514*/       OPC_EmitInteger, MVT::i32, 0, 
/*59517*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXshl:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (SHLri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->59549
/*59530*/       OPC_EmitConvertToTarget, 1,
/*59532*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59535*/       OPC_EmitInteger, MVT::i32, 0, 
/*59538*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXshl:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (SHLri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->59570
/*59551*/       OPC_EmitConvertToTarget, 1,
/*59553*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59556*/       OPC_EmitInteger, MVT::i32, 0, 
/*59559*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXshl:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (SHLri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*59571*/   /*Scope*/ 72, /*->59644*/
/*59572*/     OPC_MoveChild, 0,
/*59574*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59577*/     OPC_MoveParent,
/*59578*/     OPC_RecordChild1, // #1 = $b
/*59579*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->59601
/*59582*/       OPC_EmitConvertToTarget, 0,
/*59584*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59587*/       OPC_EmitInteger, MVT::i32, 0, 
/*59590*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLir16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXshl:i16 (imm:i16):$a, RegI16:i16:$b) - Complexity = 6
                // Dst: (SHLir16:i16 (imm:i16):$a, RegI16:i16:$b)
              /*SwitchType*/ 19,  MVT::i32,// ->59622
/*59603*/       OPC_EmitConvertToTarget, 0,
/*59605*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59608*/       OPC_EmitInteger, MVT::i32, 0, 
/*59611*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLir32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXshl:i32 (imm:i32):$a, RegI32:i32:$b) - Complexity = 6
                // Dst: (SHLir32:i32 (imm:i32):$a, RegI32:i32:$b)
              /*SwitchType*/ 19,  MVT::i64,// ->59643
/*59624*/       OPC_EmitConvertToTarget, 0,
/*59626*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59629*/       OPC_EmitInteger, MVT::i32, 0, 
/*59632*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLir64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXshl:i64 (imm:i64):$a, RegI64:i64:$b) - Complexity = 6
                // Dst: (SHLir64:i64 (imm:i64):$a, RegI64:i64:$b)
              0, // EndSwitchType
/*59644*/   /*Scope*/ 60, /*->59705*/
/*59645*/     OPC_RecordChild1, // #1 = $b
/*59646*/     OPC_SwitchType /*3 cases */, 17,  MVT::i16,// ->59666
/*59649*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59652*/       OPC_EmitInteger, MVT::i32, 0, 
/*59655*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLrr16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXshl:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                // Dst: (SHLrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
              /*SwitchType*/ 17,  MVT::i32,// ->59685
/*59668*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59671*/       OPC_EmitInteger, MVT::i32, 0, 
/*59674*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLrr32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXshl:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                // Dst: (SHLrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
              /*SwitchType*/ 17,  MVT::i64,// ->59704
/*59687*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59690*/       OPC_EmitInteger, MVT::i32, 0, 
/*59693*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SHLrr64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXshl:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                // Dst: (SHLrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
              0, // EndSwitchType
/*59705*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82|128,1/*210*/,  TARGET_VAL(ISD::SRL),// ->59920
/*59710*/   OPC_RecordChild0, // #0 = $a
/*59711*/   OPC_Scope, 72, /*->59785*/ // 3 children in Scope
/*59713*/     OPC_RecordChild1, // #1 = $b
/*59714*/     OPC_MoveChild, 1,
/*59716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59719*/     OPC_MoveParent,
/*59720*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->59742
/*59723*/       OPC_EmitConvertToTarget, 1,
/*59725*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59728*/       OPC_EmitInteger, MVT::i32, 0, 
/*59731*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsrl:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (SRLri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->59763
/*59744*/       OPC_EmitConvertToTarget, 1,
/*59746*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59749*/       OPC_EmitInteger, MVT::i32, 0, 
/*59752*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsrl:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (SRLri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->59784
/*59765*/       OPC_EmitConvertToTarget, 1,
/*59767*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59770*/       OPC_EmitInteger, MVT::i32, 0, 
/*59773*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsrl:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (SRLri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*59785*/   /*Scope*/ 72, /*->59858*/
/*59786*/     OPC_MoveChild, 0,
/*59788*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59791*/     OPC_MoveParent,
/*59792*/     OPC_RecordChild1, // #1 = $b
/*59793*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->59815
/*59796*/       OPC_EmitConvertToTarget, 0,
/*59798*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59801*/       OPC_EmitInteger, MVT::i32, 0, 
/*59804*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLir16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsrl:i16 (imm:i16):$a, RegI16:i16:$b) - Complexity = 6
                // Dst: (SRLir16:i16 (imm:i16):$a, RegI16:i16:$b)
              /*SwitchType*/ 19,  MVT::i32,// ->59836
/*59817*/       OPC_EmitConvertToTarget, 0,
/*59819*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59822*/       OPC_EmitInteger, MVT::i32, 0, 
/*59825*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLir32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsrl:i32 (imm:i32):$a, RegI32:i32:$b) - Complexity = 6
                // Dst: (SRLir32:i32 (imm:i32):$a, RegI32:i32:$b)
              /*SwitchType*/ 19,  MVT::i64,// ->59857
/*59838*/       OPC_EmitConvertToTarget, 0,
/*59840*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59843*/       OPC_EmitInteger, MVT::i32, 0, 
/*59846*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLir64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsrl:i64 (imm:i64):$a, RegI64:i64:$b) - Complexity = 6
                // Dst: (SRLir64:i64 (imm:i64):$a, RegI64:i64:$b)
              0, // EndSwitchType
/*59858*/   /*Scope*/ 60, /*->59919*/
/*59859*/     OPC_RecordChild1, // #1 = $b
/*59860*/     OPC_SwitchType /*3 cases */, 17,  MVT::i16,// ->59880
/*59863*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59866*/       OPC_EmitInteger, MVT::i32, 0, 
/*59869*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLrr16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsrl:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                // Dst: (SRLrr16:i16 RegI16:i16:$a, RegI16:i16:$b)
              /*SwitchType*/ 17,  MVT::i32,// ->59899
/*59882*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59885*/       OPC_EmitInteger, MVT::i32, 0, 
/*59888*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLrr32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsrl:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                // Dst: (SRLrr32:i32 RegI32:i32:$a, RegI32:i32:$b)
              /*SwitchType*/ 17,  MVT::i64,// ->59918
/*59901*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59904*/       OPC_EmitInteger, MVT::i32, 0, 
/*59907*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRLrr64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsrl:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                // Dst: (SRLrr64:i64 RegI64:i64:$a, RegI64:i64:$b)
              0, // EndSwitchType
/*59919*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 82|128,1/*210*/,  TARGET_VAL(ISD::SRA),// ->60134
/*59924*/   OPC_RecordChild0, // #0 = $a
/*59925*/   OPC_Scope, 72, /*->59999*/ // 3 children in Scope
/*59927*/     OPC_RecordChild1, // #1 = $b
/*59928*/     OPC_MoveChild, 1,
/*59930*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59933*/     OPC_MoveParent,
/*59934*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->59956
/*59937*/       OPC_EmitConvertToTarget, 1,
/*59939*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59942*/       OPC_EmitInteger, MVT::i32, 0, 
/*59945*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAri16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsra:i16 RegI16:i16:$a, (imm:i16):$b) - Complexity = 6
                // Dst: (SRAri16:i16 RegI16:i16:$a, (imm:i16):$b)
              /*SwitchType*/ 19,  MVT::i32,// ->59977
/*59958*/       OPC_EmitConvertToTarget, 1,
/*59960*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59963*/       OPC_EmitInteger, MVT::i32, 0, 
/*59966*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAri32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsra:i32 RegI32:i32:$a, (imm:i32):$b) - Complexity = 6
                // Dst: (SRAri32:i32 RegI32:i32:$a, (imm:i32):$b)
              /*SwitchType*/ 19,  MVT::i64,// ->59998
/*59979*/       OPC_EmitConvertToTarget, 1,
/*59981*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*59984*/       OPC_EmitInteger, MVT::i32, 0, 
/*59987*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAri64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (PTXsra:i64 RegI64:i64:$a, (imm:i64):$b) - Complexity = 6
                // Dst: (SRAri64:i64 RegI64:i64:$a, (imm:i64):$b)
              0, // EndSwitchType
/*59999*/   /*Scope*/ 72, /*->60072*/
/*60000*/     OPC_MoveChild, 0,
/*60002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60005*/     OPC_MoveParent,
/*60006*/     OPC_RecordChild1, // #1 = $b
/*60007*/     OPC_SwitchType /*3 cases */, 19,  MVT::i16,// ->60029
/*60010*/       OPC_EmitConvertToTarget, 0,
/*60012*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60015*/       OPC_EmitInteger, MVT::i32, 0, 
/*60018*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAir16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsra:i16 (imm:i16):$a, RegI16:i16:$b) - Complexity = 6
                // Dst: (SRAir16:i16 (imm:i16):$a, RegI16:i16:$b)
              /*SwitchType*/ 19,  MVT::i32,// ->60050
/*60031*/       OPC_EmitConvertToTarget, 0,
/*60033*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60036*/       OPC_EmitInteger, MVT::i32, 0, 
/*60039*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAir32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsra:i32 (imm:i32):$a, RegI32:i32:$b) - Complexity = 6
                // Dst: (SRAir32:i32 (imm:i32):$a, RegI32:i32:$b)
              /*SwitchType*/ 19,  MVT::i64,// ->60071
/*60052*/       OPC_EmitConvertToTarget, 0,
/*60054*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60057*/       OPC_EmitInteger, MVT::i32, 0, 
/*60060*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRAir64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (PTXsra:i64 (imm:i64):$a, RegI64:i64:$b) - Complexity = 6
                // Dst: (SRAir64:i64 (imm:i64):$a, RegI64:i64:$b)
              0, // EndSwitchType
/*60072*/   /*Scope*/ 60, /*->60133*/
/*60073*/     OPC_RecordChild1, // #1 = $b
/*60074*/     OPC_SwitchType /*3 cases */, 17,  MVT::i16,// ->60094
/*60077*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60080*/       OPC_EmitInteger, MVT::i32, 0, 
/*60083*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRArr16), 0,
                    1/*#VTs*/, MVT::i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsra:i16 RegI16:i16:$a, RegI16:i16:$b) - Complexity = 3
                // Dst: (SRArr16:i16 RegI16:i16:$a, RegI16:i16:$b)
              /*SwitchType*/ 17,  MVT::i32,// ->60113
/*60096*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60099*/       OPC_EmitInteger, MVT::i32, 0, 
/*60102*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRArr32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsra:i32 RegI32:i32:$a, RegI32:i32:$b) - Complexity = 3
                // Dst: (SRArr32:i32 RegI32:i32:$a, RegI32:i32:$b)
              /*SwitchType*/ 17,  MVT::i64,// ->60132
/*60115*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60118*/       OPC_EmitInteger, MVT::i32, 0, 
/*60121*/       OPC_MorphNodeTo, TARGET_VAL(PTX::SRArr64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (PTXsra:i64 RegI64:i64:$a, RegI64:i64:$b) - Complexity = 3
                // Dst: (SRArr64:i64 RegI64:i64:$a, RegI64:i64:$b)
              0, // EndSwitchType
/*60133*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 45,  TARGET_VAL(PTXISD::COPY_ADDRESS),// ->60182
/*60137*/   OPC_RecordChild0, // #0 = $a
/*60138*/   OPC_MoveChild, 0,
/*60140*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*60143*/   OPC_MoveParent,
/*60144*/   OPC_SwitchType /*2 cases */, 16,  MVT::i32,// ->60163
/*60147*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60150*/     OPC_EmitInteger, MVT::i32, 0, 
/*60153*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVaddr32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (PTXcopyaddress:i32 (tglobaladdr:iPTR):$a) - Complexity = 6
              // Dst: (MOVaddr32:i32 (tglobaladdr:i32):$a)
            /*SwitchType*/ 16,  MVT::i64,// ->60181
/*60165*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60168*/     OPC_EmitInteger, MVT::i32, 0, 
/*60171*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVaddr64), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (PTXcopyaddress:i64 (tglobaladdr:iPTR):$a) - Complexity = 6
              // Dst: (MOVaddr64:i64 (tglobaladdr:i64):$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 125,  TARGET_VAL(PTXISD::LOAD_PARAM),// ->60310
/*60185*/   OPC_RecordNode,   // #0 = 'PTXloadparam' chained node
/*60186*/   OPC_CaptureGlueInput,
/*60187*/   OPC_RecordChild1, // #1 = $a
/*60188*/   OPC_MoveChild, 1,
/*60190*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*60193*/   OPC_MoveParent,
/*60194*/   OPC_SwitchType /*6 cases */, 17,  MVT::i1,// ->60214
/*60197*/     OPC_EmitMergeInputChains1_0,
/*60198*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60201*/     OPC_EmitInteger, MVT::i32, 0, 
/*60204*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiPred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i1, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:i1 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiPred:i1 (timm:i32):$a)
            /*SwitchType*/ 17,  MVT::i16,// ->60233
/*60216*/     OPC_EmitMergeInputChains1_0,
/*60217*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60220*/     OPC_EmitInteger, MVT::i32, 0, 
/*60223*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiU16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:i16 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiU16:i16 (timm:i32):$a)
            /*SwitchType*/ 17,  MVT::i32,// ->60252
/*60235*/     OPC_EmitMergeInputChains1_0,
/*60236*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60239*/     OPC_EmitInteger, MVT::i32, 0, 
/*60242*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiU32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:i32 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiU32:i32 (timm:i32):$a)
            /*SwitchType*/ 17,  MVT::i64,// ->60271
/*60254*/     OPC_EmitMergeInputChains1_0,
/*60255*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60258*/     OPC_EmitInteger, MVT::i32, 0, 
/*60261*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiU64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:i64 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiU64:i64 (timm:i32):$a)
            /*SwitchType*/ 17,  MVT::f32,// ->60290
/*60273*/     OPC_EmitMergeInputChains1_0,
/*60274*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60277*/     OPC_EmitInteger, MVT::i32, 0, 
/*60280*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiF32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:f32 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiF32:f32 (timm:i32):$a)
            /*SwitchType*/ 17,  MVT::f64,// ->60309
/*60292*/     OPC_EmitMergeInputChains1_0,
/*60293*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60296*/     OPC_EmitInteger, MVT::i32, 0, 
/*60299*/     OPC_MorphNodeTo, TARGET_VAL(PTX::LDpiF64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (PTXloadparam:f64 (timm:i32):$a) - Complexity = 6
              // Dst: (LDpiF64:f64 (timm:i32):$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 4|128,1/*132*/,  TARGET_VAL(PTXISD::STORE_PARAM),// ->60446
/*60314*/   OPC_RecordNode,   // #0 = 'PTXstoreparam' chained node
/*60315*/   OPC_CaptureGlueInput,
/*60316*/   OPC_RecordChild1, // #1 = $d
/*60317*/   OPC_MoveChild, 1,
/*60319*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*60322*/   OPC_MoveParent,
/*60323*/   OPC_RecordChild2, // #2 = $a
/*60324*/   OPC_Scope, 19, /*->60345*/ // 6 children in Scope
/*60326*/     OPC_CheckChild2Type, MVT::i1,
/*60328*/     OPC_EmitMergeInputChains1_0,
/*60329*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60332*/     OPC_EmitInteger, MVT::i32, 0, 
/*60335*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiPred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegPred:i1:$a) - Complexity = 6
              // Dst: (STpiPred (timm:i32):$d, RegPred:i1:$a)
/*60345*/   /*Scope*/ 19, /*->60365*/
/*60346*/     OPC_CheckChild2Type, MVT::i16,
/*60348*/     OPC_EmitMergeInputChains1_0,
/*60349*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60352*/     OPC_EmitInteger, MVT::i32, 0, 
/*60355*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiU16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegI16:i16:$a) - Complexity = 6
              // Dst: (STpiU16 (timm:i32):$d, RegI16:i16:$a)
/*60365*/   /*Scope*/ 19, /*->60385*/
/*60366*/     OPC_CheckChild2Type, MVT::i32,
/*60368*/     OPC_EmitMergeInputChains1_0,
/*60369*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60372*/     OPC_EmitInteger, MVT::i32, 0, 
/*60375*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiU32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegI32:i32:$a) - Complexity = 6
              // Dst: (STpiU32 (timm:i32):$d, RegI32:i32:$a)
/*60385*/   /*Scope*/ 19, /*->60405*/
/*60386*/     OPC_CheckChild2Type, MVT::i64,
/*60388*/     OPC_EmitMergeInputChains1_0,
/*60389*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60392*/     OPC_EmitInteger, MVT::i32, 0, 
/*60395*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiU64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegI64:i64:$a) - Complexity = 6
              // Dst: (STpiU64 (timm:i32):$d, RegI64:i64:$a)
/*60405*/   /*Scope*/ 19, /*->60425*/
/*60406*/     OPC_CheckChild2Type, MVT::f32,
/*60408*/     OPC_EmitMergeInputChains1_0,
/*60409*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60412*/     OPC_EmitInteger, MVT::i32, 0, 
/*60415*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiF32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegF32:f32:$a) - Complexity = 6
              // Dst: (STpiF32 (timm:i32):$d, RegF32:f32:$a)
/*60425*/   /*Scope*/ 19, /*->60445*/
/*60426*/     OPC_CheckChild2Type, MVT::f64,
/*60428*/     OPC_EmitMergeInputChains1_0,
/*60429*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60432*/     OPC_EmitInteger, MVT::i32, 0, 
/*60435*/     OPC_MorphNodeTo, TARGET_VAL(PTX::STpiF64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (PTXstoreparam (timm:i32):$d, RegF64:f64:$a) - Complexity = 6
              // Dst: (STpiF64 (timm:i32):$d, RegF64:f64:$a)
/*60445*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107,  TARGET_VAL(ISD::SELECT),// ->60556
/*60449*/   OPC_RecordChild0, // #0 = $a
/*60450*/   OPC_CheckChild0Type, MVT::i1,
/*60452*/   OPC_RecordChild1, // #1 = $b
/*60453*/   OPC_RecordChild2, // #2 = $c
/*60454*/   OPC_SwitchType /*5 cases */, 18,  MVT::i16,// ->60475
/*60457*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60460*/     OPC_EmitInteger, MVT::i32, 0, 
/*60463*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_SELPu16rr), 0,
                  1/*#VTs*/, MVT::i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (select:i16 RegPred:i1:$a, RegI16:i16:$b, RegI16:i16:$c) - Complexity = 3
              // Dst: (PTX_SELPu16rr:i16 RegPred:i1:$a, RegI16:i16:$b, RegI16:i16:$c)
            /*SwitchType*/ 18,  MVT::i32,// ->60495
/*60477*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60480*/     OPC_EmitInteger, MVT::i32, 0, 
/*60483*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_SELPu32rr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (select:i32 RegPred:i1:$a, RegI32:i32:$b, RegI32:i32:$c) - Complexity = 3
              // Dst: (PTX_SELPu32rr:i32 RegPred:i1:$a, RegI32:i32:$b, RegI32:i32:$c)
            /*SwitchType*/ 18,  MVT::i64,// ->60515
/*60497*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60500*/     OPC_EmitInteger, MVT::i32, 0, 
/*60503*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_SELPu64rr), 0,
                  1/*#VTs*/, MVT::i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (select:i64 RegPred:i1:$a, RegI64:i64:$b, RegI64:i64:$c) - Complexity = 3
              // Dst: (PTX_SELPu64rr:i64 RegPred:i1:$a, RegI64:i64:$b, RegI64:i64:$c)
            /*SwitchType*/ 18,  MVT::f32,// ->60535
/*60517*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60520*/     OPC_EmitInteger, MVT::i32, 0, 
/*60523*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_SELPf32rr), 0,
                  1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (select:f32 RegPred:i1:$a, RegF32:f32:$b, RegF32:f32:$c) - Complexity = 3
              // Dst: (PTX_SELPf32rr:f32 RegPred:i1:$a, RegF32:f32:$b, RegF32:f32:$c)
            /*SwitchType*/ 18,  MVT::f64,// ->60555
/*60537*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60540*/     OPC_EmitInteger, MVT::i32, 0, 
/*60543*/     OPC_MorphNodeTo, TARGET_VAL(PTX::PTX_SELPf64rr), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (select:f64 RegPred:i1:$a, RegF64:f64:$b, RegF64:f64:$c) - Complexity = 3
              // Dst: (PTX_SELPf64rr:f64 RegPred:i1:$a, RegF64:f64:$b, RegF64:f64:$c)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ISD::Constant),// ->60642
/*60559*/   OPC_RecordNode,   // #0 = $a
/*60560*/   OPC_SwitchType /*4 cases */, 18,  MVT::i1,// ->60581
/*60563*/     OPC_EmitConvertToTarget, 0,
/*60565*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60568*/     OPC_EmitInteger, MVT::i32, 0, 
/*60571*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVPREDri), 0,
                  1/*#VTs*/, MVT::i1, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i1):$a - Complexity = 3
              // Dst: (MOVPREDri:i1 (imm:i1):$a)
            /*SwitchType*/ 18,  MVT::i16,// ->60601
/*60583*/     OPC_EmitConvertToTarget, 0,
/*60585*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60588*/     OPC_EmitInteger, MVT::i32, 0, 
/*60591*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVU16ri), 0,
                  1/*#VTs*/, MVT::i16, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i16):$a - Complexity = 3
              // Dst: (MOVU16ri:i16 (imm:i16):$a)
            /*SwitchType*/ 18,  MVT::i32,// ->60621
/*60603*/     OPC_EmitConvertToTarget, 0,
/*60605*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60608*/     OPC_EmitInteger, MVT::i32, 0, 
/*60611*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVU32ri), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32):$a - Complexity = 3
              // Dst: (MOVU32ri:i32 (imm:i32):$a)
            /*SwitchType*/ 18,  MVT::i64,// ->60641
/*60623*/     OPC_EmitConvertToTarget, 0,
/*60625*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60628*/     OPC_EmitInteger, MVT::i32, 0, 
/*60631*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVU64ri), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i64):$a - Complexity = 3
              // Dst: (MOVU64ri:i64 (imm:i64):$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 124,  TARGET_VAL(ISD::TRUNCATE),// ->60769
/*60645*/   OPC_RecordChild0, // #0 = $a
/*60646*/   OPC_Scope, 20, /*->60668*/ // 3 children in Scope
/*60648*/     OPC_CheckChild0Type, MVT::i16,
/*60650*/     OPC_CheckType, MVT::i1,
/*60652*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60655*/     OPC_EmitInteger, MVT::i32, 0, 
/*60658*/     OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_pred_u16), 0,
                  1/*#VTs*/, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:i1 RegI16:i16:$a) - Complexity = 3
              // Dst: (CVT_pred_u16:i1 RegI16:i16:$a)
/*60668*/   /*Scope*/ 40, /*->60709*/
/*60669*/     OPC_CheckChild0Type, MVT::i32,
/*60671*/     OPC_SwitchType /*2 cases */, 16,  MVT::i1,// ->60690
/*60674*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60677*/       OPC_EmitInteger, MVT::i32, 0, 
/*60680*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_pred_u32), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:i1 RegI32:i32:$a) - Complexity = 3
                // Dst: (CVT_pred_u32:i1 RegI32:i32:$a)
              /*SwitchType*/ 16,  MVT::i16,// ->60708
/*60692*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60695*/       OPC_EmitInteger, MVT::i32, 0, 
/*60698*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_u32), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:i16 RegI32:i32:$a) - Complexity = 3
                // Dst: (CVT_u16_u32:i16 RegI32:i32:$a)
              0, // EndSwitchType
/*60709*/   /*Scope*/ 58, /*->60768*/
/*60710*/     OPC_CheckChild0Type, MVT::i64,
/*60712*/     OPC_SwitchType /*3 cases */, 16,  MVT::i1,// ->60731
/*60715*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60718*/       OPC_EmitInteger, MVT::i32, 0, 
/*60721*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_pred_u64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:i1 RegI64:i64:$a) - Complexity = 3
                // Dst: (CVT_pred_u64:i1 RegI64:i64:$a)
              /*SwitchType*/ 16,  MVT::i16,// ->60749
/*60733*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60736*/       OPC_EmitInteger, MVT::i32, 0, 
/*60739*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_u64), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:i16 RegI64:i64:$a) - Complexity = 3
                // Dst: (CVT_u16_u64:i16 RegI64:i64:$a)
              /*SwitchType*/ 16,  MVT::i32,// ->60767
/*60751*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60754*/       OPC_EmitInteger, MVT::i32, 0, 
/*60757*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_u64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:i32 RegI64:i64:$a) - Complexity = 3
                // Dst: (CVT_u32_u64:i32 RegI64:i64:$a)
              0, // EndSwitchType
/*60768*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ISD::FP_TO_UINT),// ->60930
/*60773*/   OPC_RecordChild0, // #0 = $a
/*60774*/   OPC_Scope, 76, /*->60852*/ // 2 children in Scope
/*60776*/     OPC_CheckChild0Type, MVT::f32,
/*60778*/     OPC_SwitchType /*4 cases */, 16,  MVT::i1,// ->60797
/*60781*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60784*/       OPC_EmitInteger, MVT::i32, 0, 
/*60787*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_pred_f32), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i1 RegF32:f32:$a) - Complexity = 3
                // Dst: (CVT_pred_f32:i1 RegF32:f32:$a)
              /*SwitchType*/ 16,  MVT::i16,// ->60815
/*60799*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60802*/       OPC_EmitInteger, MVT::i32, 0, 
/*60805*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_f32), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i16 RegF32:f32:$a) - Complexity = 3
                // Dst: (CVT_u16_f32:i16 RegF32:f32:$a)
              /*SwitchType*/ 16,  MVT::i32,// ->60833
/*60817*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60820*/       OPC_EmitInteger, MVT::i32, 0, 
/*60823*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_f32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i32 RegF32:f32:$a) - Complexity = 3
                // Dst: (CVT_u32_f32:i32 RegF32:f32:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->60851
/*60835*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60838*/       OPC_EmitInteger, MVT::i32, 0, 
/*60841*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_f32), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i64 RegF32:f32:$a) - Complexity = 3
                // Dst: (CVT_u64_f32:i64 RegF32:f32:$a)
              0, // EndSwitchType
/*60852*/   /*Scope*/ 76, /*->60929*/
/*60853*/     OPC_CheckChild0Type, MVT::f64,
/*60855*/     OPC_SwitchType /*4 cases */, 16,  MVT::i1,// ->60874
/*60858*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60861*/       OPC_EmitInteger, MVT::i32, 0, 
/*60864*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_pred_f64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i1 RegF64:f64:$a) - Complexity = 3
                // Dst: (CVT_pred_f64:i1 RegF64:f64:$a)
              /*SwitchType*/ 16,  MVT::i16,// ->60892
/*60876*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60879*/       OPC_EmitInteger, MVT::i32, 0, 
/*60882*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_f64), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i16 RegF64:f64:$a) - Complexity = 3
                // Dst: (CVT_u16_f64:i16 RegF64:f64:$a)
              /*SwitchType*/ 16,  MVT::i32,// ->60910
/*60894*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60897*/       OPC_EmitInteger, MVT::i32, 0, 
/*60900*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_f64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i32 RegF64:f64:$a) - Complexity = 3
                // Dst: (CVT_u32_f64:i32 RegF64:f64:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->60928
/*60912*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60915*/       OPC_EmitInteger, MVT::i32, 0, 
/*60918*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_f64), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:i64 RegF64:f64:$a) - Complexity = 3
                // Dst: (CVT_u64_f64:i64 RegF64:f64:$a)
              0, // EndSwitchType
/*60929*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::ANY_EXTEND),// ->60976
/*60933*/   OPC_RecordChild0, // #0 = $a
/*60934*/   OPC_SwitchType /*2 cases */, 18,  MVT::i16,// ->60955
/*60937*/     OPC_CheckChild0Type, MVT::i1,
/*60939*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60942*/     OPC_EmitInteger, MVT::i32, 0, 
/*60945*/     OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_preda), 0,
                  1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:i16 RegPred:i1:$a) - Complexity = 3
              // Dst: (CVT_u16_preda:i16 RegPred:i1:$a)
            /*SwitchType*/ 18,  MVT::i32,// ->60975
/*60957*/     OPC_CheckChild0Type, MVT::i16,
/*60959*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60962*/     OPC_EmitInteger, MVT::i32, 0, 
/*60965*/     OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_b16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:i32 RegI16:i16:$a) - Complexity = 3
              // Dst: (CVT_u32_b16:i32 RegI16:i16:$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 124,  TARGET_VAL(ISD::ZERO_EXTEND),// ->61103
/*60979*/   OPC_RecordChild0, // #0 = $a
/*60980*/   OPC_Scope, 58, /*->61040*/ // 3 children in Scope
/*60982*/     OPC_CheckChild0Type, MVT::i1,
/*60984*/     OPC_SwitchType /*3 cases */, 16,  MVT::i16,// ->61003
/*60987*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*60990*/       OPC_EmitInteger, MVT::i32, 0, 
/*60993*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_pred), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:i16 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u16_pred:i16 RegPred:i1:$a)
              /*SwitchType*/ 16,  MVT::i32,// ->61021
/*61005*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61008*/       OPC_EmitInteger, MVT::i32, 0, 
/*61011*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_pred), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:i32 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u32_pred:i32 RegPred:i1:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->61039
/*61023*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61026*/       OPC_EmitInteger, MVT::i32, 0, 
/*61029*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_pred), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:i64 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u64_pred:i64 RegPred:i1:$a)
              0, // EndSwitchType
/*61040*/   /*Scope*/ 40, /*->61081*/
/*61041*/     OPC_CheckChild0Type, MVT::i16,
/*61043*/     OPC_SwitchType /*2 cases */, 16,  MVT::i32,// ->61062
/*61046*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61049*/       OPC_EmitInteger, MVT::i32, 0, 
/*61052*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_u16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:i32 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_u32_u16:i32 RegI16:i16:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->61080
/*61064*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61067*/       OPC_EmitInteger, MVT::i32, 0, 
/*61070*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_u16), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:i64 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_u64_u16:i64 RegI16:i16:$a)
              0, // EndSwitchType
/*61081*/   /*Scope*/ 20, /*->61102*/
/*61082*/     OPC_CheckChild0Type, MVT::i32,
/*61084*/     OPC_CheckType, MVT::i64,
/*61086*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61089*/     OPC_EmitInteger, MVT::i32, 0, 
/*61092*/     OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_u32), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (zext:i64 RegI32:i32:$a) - Complexity = 3
              // Dst: (CVT_u64_u32:i64 RegI32:i32:$a)
/*61102*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 124,  TARGET_VAL(ISD::SIGN_EXTEND),// ->61230
/*61106*/   OPC_RecordChild0, // #0 = $a
/*61107*/   OPC_Scope, 58, /*->61167*/ // 3 children in Scope
/*61109*/     OPC_CheckChild0Type, MVT::i1,
/*61111*/     OPC_SwitchType /*3 cases */, 16,  MVT::i16,// ->61130
/*61114*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61117*/       OPC_EmitInteger, MVT::i32, 0, 
/*61120*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u16_preds), 0,
                    1/*#VTs*/, MVT::i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:i16 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u16_preds:i16 RegPred:i1:$a)
              /*SwitchType*/ 16,  MVT::i32,// ->61148
/*61132*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61135*/       OPC_EmitInteger, MVT::i32, 0, 
/*61138*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_preds), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:i32 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u32_preds:i32 RegPred:i1:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->61166
/*61150*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61153*/       OPC_EmitInteger, MVT::i32, 0, 
/*61156*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_preds), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:i64 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_u64_preds:i64 RegPred:i1:$a)
              0, // EndSwitchType
/*61167*/   /*Scope*/ 40, /*->61208*/
/*61168*/     OPC_CheckChild0Type, MVT::i16,
/*61170*/     OPC_SwitchType /*2 cases */, 16,  MVT::i32,// ->61189
/*61173*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61176*/       OPC_EmitInteger, MVT::i32, 0, 
/*61179*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u32_s16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:i32 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_u32_s16:i32 RegI16:i16:$a)
              /*SwitchType*/ 16,  MVT::i64,// ->61207
/*61191*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61194*/       OPC_EmitInteger, MVT::i32, 0, 
/*61197*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_s16), 0,
                    1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:i64 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_u64_s16:i64 RegI16:i16:$a)
              0, // EndSwitchType
/*61208*/   /*Scope*/ 20, /*->61229*/
/*61209*/     OPC_CheckChild0Type, MVT::i32,
/*61211*/     OPC_CheckType, MVT::i64,
/*61213*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61216*/     OPC_EmitInteger, MVT::i32, 0, 
/*61219*/     OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_u64_s32), 0,
                  1/*#VTs*/, MVT::i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:i64 RegI32:i32:$a) - Complexity = 3
              // Dst: (CVT_u64_s32:i64 RegI32:i32:$a)
/*61229*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 88|128,4/*600*/,  TARGET_VAL(ISD::FADD),// ->61834
/*61234*/   OPC_Scope, 117, /*->61353*/ // 4 children in Scope
/*61236*/     OPC_MoveChild, 0,
/*61238*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61241*/     OPC_RecordChild0, // #0 = $a
/*61242*/     OPC_RecordChild1, // #1 = $b
/*61243*/     OPC_MoveParent,
/*61244*/     OPC_RecordChild1, // #2 = $c
/*61245*/     OPC_MoveChild, 1,
/*61247*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61250*/     OPC_MoveParent,
/*61251*/     OPC_SwitchType /*2 cases */, 48,  MVT::f32,// ->61302
/*61254*/       OPC_Scope, 22, /*->61278*/ // 2 children in Scope
/*61256*/         OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61258*/         OPC_EmitConvertToTarget, 2,
/*61260*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61263*/         OPC_EmitInteger, MVT::i32, 0, 
/*61266*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rri32), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fadd:f32 (fmul:f32 RegF32:f32:$a, RegF32:f32:$b), (fpimm:f32):$c) - Complexity = 9
                  // Dst: (FMADSM13rri32:f32 RegF32:f32:$a, RegF32:f32:$b, (fpimm:f32):$c)
/*61278*/       /*Scope*/ 22, /*->61301*/
/*61279*/         OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61281*/         OPC_EmitConvertToTarget, 2,
/*61283*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61286*/         OPC_EmitInteger, MVT::i32, 0, 
/*61289*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrri32), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fadd:f32 (fmul:f32 RegF32:f32:$a, RegF32:f32:$b), (fpimm:f32):$c) - Complexity = 9
                  // Dst: (FMADrri32:f32 RegF32:f32:$a, RegF32:f32:$b, (fpimm:f32):$c)
/*61301*/       0, /*End of Scope*/
              /*SwitchType*/ 48,  MVT::f64,// ->61352
/*61304*/       OPC_Scope, 22, /*->61328*/ // 2 children in Scope
/*61306*/         OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61308*/         OPC_EmitConvertToTarget, 2,
/*61310*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61313*/         OPC_EmitInteger, MVT::i32, 0, 
/*61316*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rri64), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fadd:f64 (fmul:f64 RegF64:f64:$a, RegF64:f64:$b), (fpimm:f64):$c) - Complexity = 9
                  // Dst: (FMADSM13rri64:f64 RegF64:f64:$a, RegF64:f64:$b, (fpimm:f64):$c)
/*61328*/       /*Scope*/ 22, /*->61351*/
/*61329*/         OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61331*/         OPC_EmitConvertToTarget, 2,
/*61333*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61336*/         OPC_EmitInteger, MVT::i32, 0, 
/*61339*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrri64), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fadd:f64 (fmul:f64 RegF64:f64:$a, RegF64:f64:$b), (fpimm:f64):$c) - Complexity = 9
                  // Dst: (FMADrri64:f64 RegF64:f64:$a, RegF64:f64:$b, (fpimm:f64):$c)
/*61351*/       0, /*End of Scope*/
              0, // EndSwitchType
/*61353*/   /*Scope*/ 44|128,1/*172*/, /*->61527*/
/*61355*/     OPC_RecordChild0, // #0 = $c
/*61356*/     OPC_Scope, 116, /*->61474*/ // 2 children in Scope
/*61358*/       OPC_MoveChild, 0,
/*61360*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61363*/       OPC_MoveParent,
/*61364*/       OPC_MoveChild, 1,
/*61366*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61369*/       OPC_RecordChild0, // #1 = $a
/*61370*/       OPC_RecordChild1, // #2 = $b
/*61371*/       OPC_MoveParent,
/*61372*/       OPC_SwitchType /*2 cases */, 48,  MVT::f32,// ->61423
/*61375*/         OPC_Scope, 22, /*->61399*/ // 2 children in Scope
/*61377*/           OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61379*/           OPC_EmitConvertToTarget, 0,
/*61381*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61384*/           OPC_EmitInteger, MVT::i32, 0, 
/*61387*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rri32), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (fadd:f32 (fpimm:f32):$c, (fmul:f32 RegF32:f32:$a, RegF32:f32:$b)) - Complexity = 9
                    // Dst: (FMADSM13rri32:f32 RegF32:f32:$a, RegF32:f32:$b, (fpimm:f32):$c)
/*61399*/         /*Scope*/ 22, /*->61422*/
/*61400*/           OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61402*/           OPC_EmitConvertToTarget, 0,
/*61404*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61407*/           OPC_EmitInteger, MVT::i32, 0, 
/*61410*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrri32), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (fadd:f32 (fpimm:f32):$c, (fmul:f32 RegF32:f32:$a, RegF32:f32:$b)) - Complexity = 9
                    // Dst: (FMADrri32:f32 RegF32:f32:$a, RegF32:f32:$b, (fpimm:f32):$c)
/*61422*/         0, /*End of Scope*/
                /*SwitchType*/ 48,  MVT::f64,// ->61473
/*61425*/         OPC_Scope, 22, /*->61449*/ // 2 children in Scope
/*61427*/           OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61429*/           OPC_EmitConvertToTarget, 0,
/*61431*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61434*/           OPC_EmitInteger, MVT::i32, 0, 
/*61437*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rri64), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (fadd:f64 (fpimm:f64):$c, (fmul:f64 RegF64:f64:$a, RegF64:f64:$b)) - Complexity = 9
                    // Dst: (FMADSM13rri64:f64 RegF64:f64:$a, RegF64:f64:$b, (fpimm:f64):$c)
/*61449*/         /*Scope*/ 22, /*->61472*/
/*61450*/           OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61452*/           OPC_EmitConvertToTarget, 0,
/*61454*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61457*/           OPC_EmitInteger, MVT::i32, 0, 
/*61460*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrri64), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (fadd:f64 (fpimm:f64):$c, (fmul:f64 RegF64:f64:$a, RegF64:f64:$b)) - Complexity = 9
                    // Dst: (FMADrri64:f64 RegF64:f64:$a, RegF64:f64:$b, (fpimm:f64):$c)
/*61472*/         0, /*End of Scope*/
                0, // EndSwitchType
/*61474*/     /*Scope*/ 51, /*->61526*/
/*61475*/       OPC_RecordChild1, // #1 = $b
/*61476*/       OPC_MoveChild, 1,
/*61478*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61481*/       OPC_MoveParent,
/*61482*/       OPC_SwitchType /*2 cases */, 19,  MVT::f32,// ->61504
/*61485*/         OPC_EmitConvertToTarget, 1,
/*61487*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61490*/         OPC_EmitInteger, MVT::i32, 0, 
/*61493*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDri32), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fadd:f32 RegF32:f32:$a, (fpimm:f32):$b) - Complexity = 6
                  // Dst: (FADDri32:f32 RegF32:f32:$a, (fpimm:f32):$b)
                /*SwitchType*/ 19,  MVT::f64,// ->61525
/*61506*/         OPC_EmitConvertToTarget, 1,
/*61508*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61511*/         OPC_EmitInteger, MVT::i32, 0, 
/*61514*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDri64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fadd:f64 RegF64:f64:$a, (fpimm:f64):$b) - Complexity = 6
                  // Dst: (FADDri64:f64 RegF64:f64:$a, (fpimm:f64):$b)
                0, // EndSwitchType
/*61526*/     0, /*End of Scope*/
/*61527*/   /*Scope*/ 103, /*->61631*/
/*61528*/     OPC_MoveChild, 0,
/*61530*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61533*/     OPC_RecordChild0, // #0 = $a
/*61534*/     OPC_RecordChild1, // #1 = $b
/*61535*/     OPC_MoveParent,
/*61536*/     OPC_RecordChild1, // #2 = $c
/*61537*/     OPC_SwitchType /*2 cases */, 44,  MVT::f32,// ->61584
/*61540*/       OPC_Scope, 20, /*->61562*/ // 2 children in Scope
/*61542*/         OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61544*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61547*/         OPC_EmitInteger, MVT::i32, 0, 
/*61550*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rrr32), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 RegF32:f32:$a, RegF32:f32:$b), RegF32:f32:$c) - Complexity = 6
                  // Dst: (FMADSM13rrr32:f32 RegF32:f32:$a, RegF32:f32:$b, RegF32:f32:$c)
/*61562*/       /*Scope*/ 20, /*->61583*/
/*61563*/         OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61565*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61568*/         OPC_EmitInteger, MVT::i32, 0, 
/*61571*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrrr32), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 RegF32:f32:$a, RegF32:f32:$b), RegF32:f32:$c) - Complexity = 6
                  // Dst: (FMADrrr32:f32 RegF32:f32:$a, RegF32:f32:$b, RegF32:f32:$c)
/*61583*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f64,// ->61630
/*61586*/       OPC_Scope, 20, /*->61608*/ // 2 children in Scope
/*61588*/         OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61590*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61593*/         OPC_EmitInteger, MVT::i32, 0, 
/*61596*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rrr64), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 RegF64:f64:$a, RegF64:f64:$b), RegF64:f64:$c) - Complexity = 6
                  // Dst: (FMADSM13rrr64:f64 RegF64:f64:$a, RegF64:f64:$b, RegF64:f64:$c)
/*61608*/       /*Scope*/ 20, /*->61629*/
/*61609*/         OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61611*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61614*/         OPC_EmitInteger, MVT::i32, 0, 
/*61617*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrrr64), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 RegF64:f64:$a, RegF64:f64:$b), RegF64:f64:$c) - Complexity = 6
                  // Dst: (FMADrrr64:f64 RegF64:f64:$a, RegF64:f64:$b, RegF64:f64:$c)
/*61629*/       0, /*End of Scope*/
              0, // EndSwitchType
/*61631*/   /*Scope*/ 72|128,1/*200*/, /*->61833*/
/*61633*/     OPC_RecordChild0, // #0 = $b
/*61634*/     OPC_Scope, 51, /*->61687*/ // 3 children in Scope
/*61636*/       OPC_MoveChild, 0,
/*61638*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61641*/       OPC_MoveParent,
/*61642*/       OPC_RecordChild1, // #1 = $a
/*61643*/       OPC_SwitchType /*2 cases */, 19,  MVT::f32,// ->61665
/*61646*/         OPC_EmitConvertToTarget, 0,
/*61648*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61651*/         OPC_EmitInteger, MVT::i32, 0, 
/*61654*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDri32), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (fadd:f32 (fpimm:f32):$b, RegF32:f32:$a) - Complexity = 6
                  // Dst: (FADDri32:f32 RegF32:f32:$a, (fpimm:f32):$b)
                /*SwitchType*/ 19,  MVT::f64,// ->61686
/*61667*/         OPC_EmitConvertToTarget, 0,
/*61669*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61672*/         OPC_EmitInteger, MVT::i32, 0, 
/*61675*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDri64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (fadd:f64 (fpimm:f64):$b, RegF64:f64:$a) - Complexity = 6
                  // Dst: (FADDri64:f64 RegF64:f64:$a, (fpimm:f64):$b)
                0, // EndSwitchType
/*61687*/     /*Scope*/ 102, /*->61790*/
/*61688*/       OPC_MoveChild, 1,
/*61690*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61693*/       OPC_RecordChild0, // #1 = $a
/*61694*/       OPC_RecordChild1, // #2 = $b
/*61695*/       OPC_MoveParent,
/*61696*/       OPC_SwitchType /*2 cases */, 44,  MVT::f32,// ->61743
/*61699*/         OPC_Scope, 20, /*->61721*/ // 2 children in Scope
/*61701*/           OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61703*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61706*/           OPC_EmitInteger, MVT::i32, 0, 
/*61709*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rrr32), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (fadd:f32 RegF32:f32:$c, (fmul:f32 RegF32:f32:$a, RegF32:f32:$b)) - Complexity = 6
                    // Dst: (FMADSM13rrr32:f32 RegF32:f32:$a, RegF32:f32:$b, RegF32:f32:$c)
/*61721*/         /*Scope*/ 20, /*->61742*/
/*61722*/           OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61724*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61727*/           OPC_EmitInteger, MVT::i32, 0, 
/*61730*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrrr32), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (fadd:f32 RegF32:f32:$c, (fmul:f32 RegF32:f32:$a, RegF32:f32:$b)) - Complexity = 6
                    // Dst: (FMADrrr32:f32 RegF32:f32:$a, RegF32:f32:$b, RegF32:f32:$c)
/*61742*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::f64,// ->61789
/*61745*/         OPC_Scope, 20, /*->61767*/ // 2 children in Scope
/*61747*/           OPC_CheckPatternPredicate, 2, // (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61749*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61752*/           OPC_EmitInteger, MVT::i32, 0, 
/*61755*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADSM13rrr64), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (fadd:f64 RegF64:f64:$c, (fmul:f64 RegF64:f64:$a, RegF64:f64:$b)) - Complexity = 6
                    // Dst: (FMADSM13rrr64:f64 RegF64:f64:$a, RegF64:f64:$b, RegF64:f64:$c)
/*61767*/         /*Scope*/ 20, /*->61788*/
/*61768*/           OPC_CheckPatternPredicate, 3, // (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA())
/*61770*/           OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61773*/           OPC_EmitInteger, MVT::i32, 0, 
/*61776*/           OPC_MorphNodeTo, TARGET_VAL(PTX::FMADrrr64), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (fadd:f64 RegF64:f64:$c, (fmul:f64 RegF64:f64:$a, RegF64:f64:$b)) - Complexity = 6
                    // Dst: (FMADrrr64:f64 RegF64:f64:$a, RegF64:f64:$b, RegF64:f64:$c)
/*61788*/         0, /*End of Scope*/
                0, // EndSwitchType
/*61790*/     /*Scope*/ 41, /*->61832*/
/*61791*/       OPC_RecordChild1, // #1 = $b
/*61792*/       OPC_SwitchType /*2 cases */, 17,  MVT::f32,// ->61812
/*61795*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61798*/         OPC_EmitInteger, MVT::i32, 0, 
/*61801*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDrr32), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 RegF32:f32:$a, RegF32:f32:$b) - Complexity = 3
                  // Dst: (FADDrr32:f32 RegF32:f32:$a, RegF32:f32:$b)
                /*SwitchType*/ 17,  MVT::f64,// ->61831
/*61814*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61817*/         OPC_EmitInteger, MVT::i32, 0, 
/*61820*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FADDrr64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 RegF64:f64:$a, RegF64:f64:$b) - Complexity = 3
                  // Dst: (FADDrr64:f64 RegF64:f64:$a, RegF64:f64:$b)
                0, // EndSwitchType
/*61832*/     0, /*End of Scope*/
/*61833*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90,  TARGET_VAL(ISD::FNEG),// ->61927
/*61837*/   OPC_RecordChild0, // #0 = $a
/*61838*/   OPC_Scope, 48, /*->61888*/ // 3 children in Scope
/*61840*/     OPC_MoveChild, 0,
/*61842*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61845*/     OPC_MoveParent,
/*61846*/     OPC_SwitchType /*2 cases */, 18,  MVT::f32,// ->61867
/*61849*/       OPC_EmitConvertToTarget, 0,
/*61851*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61854*/       OPC_EmitInteger, MVT::i32, 0, 
/*61857*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FNEGri32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (fneg:f32 (fpimm:f32):$a) - Complexity = 6
                // Dst: (FNEGri32:f32 (fpimm:f32):$a)
              /*SwitchType*/ 18,  MVT::f64,// ->61887
/*61869*/       OPC_EmitConvertToTarget, 0,
/*61871*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61874*/       OPC_EmitInteger, MVT::i32, 0, 
/*61877*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FNEGri64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
                // Src: (fneg:f64 (fpimm:f64):$a) - Complexity = 6
                // Dst: (FNEGri64:f64 (fpimm:f64):$a)
              0, // EndSwitchType
/*61888*/   /*Scope*/ 18, /*->61907*/
/*61889*/     OPC_CheckType, MVT::f32,
/*61891*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61894*/     OPC_EmitInteger, MVT::i32, 0, 
/*61897*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FNEGrr32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fneg:f32 RegF32:f32:$a) - Complexity = 3
              // Dst: (FNEGrr32:f32 RegF32:f32:$a)
/*61907*/   /*Scope*/ 18, /*->61926*/
/*61908*/     OPC_CheckType, MVT::f64,
/*61910*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61913*/     OPC_EmitInteger, MVT::i32, 0, 
/*61916*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FNEGrr64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fneg:f64 RegF64:f64:$a) - Complexity = 3
              // Dst: (FNEGrr64:f64 RegF64:f64:$a)
/*61926*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95,  TARGET_VAL(ISD::FSUB),// ->62025
/*61930*/   OPC_RecordChild0, // #0 = $a
/*61931*/   OPC_RecordChild1, // #1 = $b
/*61932*/   OPC_Scope, 50, /*->61984*/ // 3 children in Scope
/*61934*/     OPC_MoveChild, 1,
/*61936*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*61939*/     OPC_MoveParent,
/*61940*/     OPC_SwitchType /*2 cases */, 19,  MVT::f32,// ->61962
/*61943*/       OPC_EmitConvertToTarget, 1,
/*61945*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61948*/       OPC_EmitInteger, MVT::i32, 0, 
/*61951*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FSUBri32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (fsub:f32 RegF32:f32:$a, (fpimm:f32):$b) - Complexity = 6
                // Dst: (FSUBri32:f32 RegF32:f32:$a, (fpimm:f32):$b)
              /*SwitchType*/ 19,  MVT::f64,// ->61983
/*61964*/       OPC_EmitConvertToTarget, 1,
/*61966*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61969*/       OPC_EmitInteger, MVT::i32, 0, 
/*61972*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FSUBri64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (fsub:f64 RegF64:f64:$a, (fpimm:f64):$b) - Complexity = 6
                // Dst: (FSUBri64:f64 RegF64:f64:$a, (fpimm:f64):$b)
              0, // EndSwitchType
/*61984*/   /*Scope*/ 19, /*->62004*/
/*61985*/     OPC_CheckType, MVT::f32,
/*61987*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*61990*/     OPC_EmitInteger, MVT::i32, 0, 
/*61993*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSUBrr32), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fsub:f32 RegF32:f32:$a, RegF32:f32:$b) - Complexity = 3
              // Dst: (FSUBrr32:f32 RegF32:f32:$a, RegF32:f32:$b)
/*62004*/   /*Scope*/ 19, /*->62024*/
/*62005*/     OPC_CheckType, MVT::f64,
/*62007*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62010*/     OPC_EmitInteger, MVT::i32, 0, 
/*62013*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSUBrr64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fsub:f64 RegF64:f64:$a, RegF64:f64:$b) - Complexity = 3
              // Dst: (FSUBrr64:f64 RegF64:f64:$a, RegF64:f64:$b)
/*62024*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 21|128,1/*149*/,  TARGET_VAL(ISD::FMUL),// ->62178
/*62029*/   OPC_RecordChild0, // #0 = $a
/*62030*/   OPC_Scope, 51, /*->62083*/ // 3 children in Scope
/*62032*/     OPC_RecordChild1, // #1 = $b
/*62033*/     OPC_MoveChild, 1,
/*62035*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*62038*/     OPC_MoveParent,
/*62039*/     OPC_SwitchType /*2 cases */, 19,  MVT::f32,// ->62061
/*62042*/       OPC_EmitConvertToTarget, 1,
/*62044*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62047*/       OPC_EmitInteger, MVT::i32, 0, 
/*62050*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULri32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (fmul:f32 RegF32:f32:$a, (fpimm:f32):$b) - Complexity = 6
                // Dst: (FMULri32:f32 RegF32:f32:$a, (fpimm:f32):$b)
              /*SwitchType*/ 19,  MVT::f64,// ->62082
/*62063*/       OPC_EmitConvertToTarget, 1,
/*62065*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62068*/       OPC_EmitInteger, MVT::i32, 0, 
/*62071*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULri64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (fmul:f64 RegF64:f64:$a, (fpimm:f64):$b) - Complexity = 6
                // Dst: (FMULri64:f64 RegF64:f64:$a, (fpimm:f64):$b)
              0, // EndSwitchType
/*62083*/   /*Scope*/ 51, /*->62135*/
/*62084*/     OPC_MoveChild, 0,
/*62086*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*62089*/     OPC_MoveParent,
/*62090*/     OPC_RecordChild1, // #1 = $a
/*62091*/     OPC_SwitchType /*2 cases */, 19,  MVT::f32,// ->62113
/*62094*/       OPC_EmitConvertToTarget, 0,
/*62096*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62099*/       OPC_EmitInteger, MVT::i32, 0, 
/*62102*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULri32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (fmul:f32 (fpimm:f32):$b, RegF32:f32:$a) - Complexity = 6
                // Dst: (FMULri32:f32 RegF32:f32:$a, (fpimm:f32):$b)
              /*SwitchType*/ 19,  MVT::f64,// ->62134
/*62115*/       OPC_EmitConvertToTarget, 0,
/*62117*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62120*/       OPC_EmitInteger, MVT::i32, 0, 
/*62123*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULri64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (fmul:f64 (fpimm:f64):$b, RegF64:f64:$a) - Complexity = 6
                // Dst: (FMULri64:f64 RegF64:f64:$a, (fpimm:f64):$b)
              0, // EndSwitchType
/*62135*/   /*Scope*/ 41, /*->62177*/
/*62136*/     OPC_RecordChild1, // #1 = $b
/*62137*/     OPC_SwitchType /*2 cases */, 17,  MVT::f32,// ->62157
/*62140*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62143*/       OPC_EmitInteger, MVT::i32, 0, 
/*62146*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULrr32), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 RegF32:f32:$a, RegF32:f32:$b) - Complexity = 3
                // Dst: (FMULrr32:f32 RegF32:f32:$a, RegF32:f32:$b)
              /*SwitchType*/ 17,  MVT::f64,// ->62176
/*62159*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62162*/       OPC_EmitInteger, MVT::i32, 0, 
/*62165*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FMULrr64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 RegF64:f64:$a, RegF64:f64:$b) - Complexity = 3
                // Dst: (FMULrr64:f64 RegF64:f64:$a, RegF64:f64:$b)
              0, // EndSwitchType
/*62177*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::FDIV),// ->62381
/*62182*/   OPC_RecordChild0, // #0 = $a
/*62183*/   OPC_RecordChild1, // #1 = $b
/*62184*/   OPC_Scope, 104, /*->62290*/ // 3 children in Scope
/*62186*/     OPC_MoveChild, 1,
/*62188*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*62191*/     OPC_MoveParent,
/*62192*/     OPC_SwitchType /*2 cases */, 46,  MVT::f32,// ->62241
/*62195*/       OPC_Scope, 21, /*->62218*/ // 2 children in Scope
/*62197*/         OPC_CheckPatternPredicate, 4, // (getSubtarget().fdivNeedsRoundingMode())
/*62199*/         OPC_EmitConvertToTarget, 1,
/*62201*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62204*/         OPC_EmitInteger, MVT::i32, 0, 
/*62207*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVri32SM13), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fdiv:f32 RegF32:f32:$a, (fpimm:f32):$b) - Complexity = 6
                  // Dst: (FDIVri32SM13:f32 RegF32:f32:$a, (fpimm:f32):$b)
/*62218*/       /*Scope*/ 21, /*->62240*/
/*62219*/         OPC_CheckPatternPredicate, 5, // (!getSubtarget().fdivNeedsRoundingMode())
/*62221*/         OPC_EmitConvertToTarget, 1,
/*62223*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62226*/         OPC_EmitInteger, MVT::i32, 0, 
/*62229*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVri32SM10), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fdiv:f32 RegF32:f32:$a, (fpimm:f32):$b) - Complexity = 6
                  // Dst: (FDIVri32SM10:f32 RegF32:f32:$a, (fpimm:f32):$b)
/*62240*/       0, /*End of Scope*/
              /*SwitchType*/ 46,  MVT::f64,// ->62289
/*62243*/       OPC_Scope, 21, /*->62266*/ // 2 children in Scope
/*62245*/         OPC_CheckPatternPredicate, 4, // (getSubtarget().fdivNeedsRoundingMode())
/*62247*/         OPC_EmitConvertToTarget, 1,
/*62249*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62252*/         OPC_EmitInteger, MVT::i32, 0, 
/*62255*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVri64SM13), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fdiv:f64 RegF64:f64:$a, (fpimm:f64):$b) - Complexity = 6
                  // Dst: (FDIVri64SM13:f64 RegF64:f64:$a, (fpimm:f64):$b)
/*62266*/       /*Scope*/ 21, /*->62288*/
/*62267*/         OPC_CheckPatternPredicate, 5, // (!getSubtarget().fdivNeedsRoundingMode())
/*62269*/         OPC_EmitConvertToTarget, 1,
/*62271*/         OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62274*/         OPC_EmitInteger, MVT::i32, 0, 
/*62277*/         OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVri64SM10), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (fdiv:f64 RegF64:f64:$a, (fpimm:f64):$b) - Complexity = 6
                  // Dst: (FDIVri64SM10:f64 RegF64:f64:$a, (fpimm:f64):$b)
/*62288*/       0, /*End of Scope*/
              0, // EndSwitchType
/*62290*/   /*Scope*/ 44, /*->62335*/
/*62291*/     OPC_CheckType, MVT::f32,
/*62293*/     OPC_Scope, 19, /*->62314*/ // 2 children in Scope
/*62295*/       OPC_CheckPatternPredicate, 4, // (getSubtarget().fdivNeedsRoundingMode())
/*62297*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62300*/       OPC_EmitInteger, MVT::i32, 0, 
/*62303*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVrr32SM13), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 RegF32:f32:$a, RegF32:f32:$b) - Complexity = 3
                // Dst: (FDIVrr32SM13:f32 RegF32:f32:$a, RegF32:f32:$b)
/*62314*/     /*Scope*/ 19, /*->62334*/
/*62315*/       OPC_CheckPatternPredicate, 5, // (!getSubtarget().fdivNeedsRoundingMode())
/*62317*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62320*/       OPC_EmitInteger, MVT::i32, 0, 
/*62323*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVrr32SM10), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 RegF32:f32:$a, RegF32:f32:$b) - Complexity = 3
                // Dst: (FDIVrr32SM10:f32 RegF32:f32:$a, RegF32:f32:$b)
/*62334*/     0, /*End of Scope*/
/*62335*/   /*Scope*/ 44, /*->62380*/
/*62336*/     OPC_CheckType, MVT::f64,
/*62338*/     OPC_Scope, 19, /*->62359*/ // 2 children in Scope
/*62340*/       OPC_CheckPatternPredicate, 4, // (getSubtarget().fdivNeedsRoundingMode())
/*62342*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62345*/       OPC_EmitInteger, MVT::i32, 0, 
/*62348*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVrr64SM13), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 RegF64:f64:$a, RegF64:f64:$b) - Complexity = 3
                // Dst: (FDIVrr64SM13:f64 RegF64:f64:$a, RegF64:f64:$b)
/*62359*/     /*Scope*/ 19, /*->62379*/
/*62360*/       OPC_CheckPatternPredicate, 5, // (!getSubtarget().fdivNeedsRoundingMode())
/*62362*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62365*/       OPC_EmitInteger, MVT::i32, 0, 
/*62368*/       OPC_MorphNodeTo, TARGET_VAL(PTX::FDIVrr64SM10), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 RegF64:f64:$a, RegF64:f64:$b) - Complexity = 3
                // Dst: (FDIVrr64SM10:f64 RegF64:f64:$a, RegF64:f64:$b)
/*62379*/     0, /*End of Scope*/
/*62380*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::FSQRT),// ->62423
/*62384*/   OPC_RecordChild0, // #0 = $a
/*62385*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62404
/*62388*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62391*/     OPC_EmitInteger, MVT::i32, 0, 
/*62394*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSQRT32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 RegF32:f32:$a) - Complexity = 3
              // Dst: (FSQRT32:f32 RegF32:f32:$a)
            /*SwitchType*/ 16,  MVT::f64,// ->62422
/*62406*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62409*/     OPC_EmitInteger, MVT::i32, 0, 
/*62412*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSQRT64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 RegF64:f64:$a) - Complexity = 3
              // Dst: (FSQRT64:f64 RegF64:f64:$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::FSIN),// ->62465
/*62426*/   OPC_RecordChild0, // #0 = $a
/*62427*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62446
/*62430*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62433*/     OPC_EmitInteger, MVT::i32, 0, 
/*62436*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSIN32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsin:f32 RegF32:f32:$a) - Complexity = 3
              // Dst: (FSIN32:f32 RegF32:f32:$a)
            /*SwitchType*/ 16,  MVT::f64,// ->62464
/*62448*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62451*/     OPC_EmitInteger, MVT::i32, 0, 
/*62454*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FSIN64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsin:f64 RegF64:f64:$a) - Complexity = 3
              // Dst: (FSIN64:f64 RegF64:f64:$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::FCOS),// ->62507
/*62468*/   OPC_RecordChild0, // #0 = $a
/*62469*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62488
/*62472*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62475*/     OPC_EmitInteger, MVT::i32, 0, 
/*62478*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FCOS32), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fcos:f32 RegF32:f32:$a) - Complexity = 3
              // Dst: (FCOS32:f32 RegF32:f32:$a)
            /*SwitchType*/ 16,  MVT::f64,// ->62506
/*62490*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62493*/     OPC_EmitInteger, MVT::i32, 0, 
/*62496*/     OPC_MorphNodeTo, TARGET_VAL(PTX::FCOS64), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fcos:f64 RegF64:f64:$a) - Complexity = 3
              // Dst: (FCOS64:f64 RegF64:f64:$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::ConstantFP),// ->62553
/*62510*/   OPC_RecordNode,   // #0 = $a
/*62511*/   OPC_SwitchType /*2 cases */, 18,  MVT::f32,// ->62532
/*62514*/     OPC_EmitConvertToTarget, 0,
/*62516*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62519*/     OPC_EmitInteger, MVT::i32, 0, 
/*62522*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVF32ri), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32):$a - Complexity = 3
              // Dst: (MOVF32ri:f32 (fpimm:f32):$a)
            /*SwitchType*/ 18,  MVT::f64,// ->62552
/*62534*/     OPC_EmitConvertToTarget, 0,
/*62536*/     OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62539*/     OPC_EmitInteger, MVT::i32, 0, 
/*62542*/     OPC_MorphNodeTo, TARGET_VAL(PTX::MOVF64ri), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64):$a - Complexity = 3
              // Dst: (MOVF64ri:f64 (fpimm:f64):$a)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39|128,1/*167*/,  TARGET_VAL(ISD::UINT_TO_FP),// ->62724
/*62557*/   OPC_RecordChild0, // #0 = $a
/*62558*/   OPC_Scope, 40, /*->62600*/ // 4 children in Scope
/*62560*/     OPC_CheckChild0Type, MVT::i1,
/*62562*/     OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62581
/*62565*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62568*/       OPC_EmitInteger, MVT::i32, 0, 
/*62571*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f32_pred), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f32 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_f32_pred:f32 RegPred:i1:$a)
              /*SwitchType*/ 16,  MVT::f64,// ->62599
/*62583*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62586*/       OPC_EmitInteger, MVT::i32, 0, 
/*62589*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f64_pred), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f64 RegPred:i1:$a) - Complexity = 3
                // Dst: (CVT_f64_pred:f64 RegPred:i1:$a)
              0, // EndSwitchType
/*62600*/   /*Scope*/ 40, /*->62641*/
/*62601*/     OPC_CheckChild0Type, MVT::i16,
/*62603*/     OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62622
/*62606*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62609*/       OPC_EmitInteger, MVT::i32, 0, 
/*62612*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f32_u16), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f32 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_f32_u16:f32 RegI16:i16:$a)
              /*SwitchType*/ 16,  MVT::f64,// ->62640
/*62624*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62627*/       OPC_EmitInteger, MVT::i32, 0, 
/*62630*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f64_u16), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f64 RegI16:i16:$a) - Complexity = 3
                // Dst: (CVT_f64_u16:f64 RegI16:i16:$a)
              0, // EndSwitchType
/*62641*/   /*Scope*/ 40, /*->62682*/
/*62642*/     OPC_CheckChild0Type, MVT::i32,
/*62644*/     OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62663
/*62647*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62650*/       OPC_EmitInteger, MVT::i32, 0, 
/*62653*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f32_u32), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f32 RegI32:i32:$a) - Complexity = 3
                // Dst: (CVT_f32_u32:f32 RegI32:i32:$a)
              /*SwitchType*/ 16,  MVT::f64,// ->62681
/*62665*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62668*/       OPC_EmitInteger, MVT::i32, 0, 
/*62671*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f64_u32), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f64 RegI32:i32:$a) - Complexity = 3
                // Dst: (CVT_f64_u32:f64 RegI32:i32:$a)
              0, // EndSwitchType
/*62682*/   /*Scope*/ 40, /*->62723*/
/*62683*/     OPC_CheckChild0Type, MVT::i64,
/*62685*/     OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->62704
/*62688*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62691*/       OPC_EmitInteger, MVT::i32, 0, 
/*62694*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f32_u64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f32 RegI64:i64:$a) - Complexity = 3
                // Dst: (CVT_f32_u64:f32 RegI64:i64:$a)
              /*SwitchType*/ 16,  MVT::f64,// ->62722
/*62706*/       OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62709*/       OPC_EmitInteger, MVT::i32, 0, 
/*62712*/       OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f64_u64), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:f64 RegI64:i64:$a) - Complexity = 3
                // Dst: (CVT_f64_u64:f64 RegI64:i64:$a)
              0, // EndSwitchType
/*62723*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17,  TARGET_VAL(ISD::FP_ROUND),// ->62744
/*62727*/   OPC_RecordChild0, // #0 = $a
/*62728*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62731*/   OPC_EmitInteger, MVT::i32, 0, 
/*62734*/   OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f32_f64), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 RegF64:f64:$a) - Complexity = 3
            // Dst: (CVT_f32_f64:f32 RegF64:f64:$a)
          /*SwitchOpcode*/ 17,  TARGET_VAL(ISD::FP_EXTEND),// ->62764
/*62747*/   OPC_RecordChild0, // #0 = $a
/*62748*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62751*/   OPC_EmitInteger, MVT::i32, 0, 
/*62754*/   OPC_MorphNodeTo, TARGET_VAL(PTX::CVT_f64_f32), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 RegF32:f32:$a) - Complexity = 3
            // Dst: (CVT_f64_f32:f64 RegF32:f32:$a)
          /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::BR),// ->62791
/*62767*/   OPC_RecordNode,   // #0 = 'br' chained node
/*62768*/   OPC_RecordChild1, // #1 = $d
/*62769*/   OPC_MoveChild, 1,
/*62771*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62774*/   OPC_MoveParent,
/*62775*/   OPC_EmitMergeInputChains1_0,
/*62776*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62779*/   OPC_EmitInteger, MVT::i32, 0, 
/*62782*/   OPC_MorphNodeTo, TARGET_VAL(PTX::BRAd), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (br (bb:Other):$d) - Complexity = 3
            // Dst: (BRAd (bb:Other):$d)
          /*SwitchOpcode*/ 16,  TARGET_VAL(PTXISD::EXIT),// ->62810
/*62794*/   OPC_RecordNode,   // #0 = 'PTXexit' chained node
/*62795*/   OPC_EmitMergeInputChains1_0,
/*62796*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62799*/   OPC_EmitInteger, MVT::i32, 0, 
/*62802*/   OPC_MorphNodeTo, TARGET_VAL(PTX::EXIT), 0|OPFL_Chain,
                0/*#VTs*/, 2/*#Ops*/, 1, 2, 
            // Src: (PTXexit) - Complexity = 3
            // Dst: (EXIT)
          /*SwitchOpcode*/ 17,  TARGET_VAL(PTXISD::RET),// ->62830
/*62813*/   OPC_RecordNode,   // #0 = 'PTXret' chained node
/*62814*/   OPC_CaptureGlueInput,
/*62815*/   OPC_EmitMergeInputChains1_0,
/*62816*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62819*/   OPC_EmitInteger, MVT::i32, 0, 
/*62822*/   OPC_MorphNodeTo, TARGET_VAL(PTX::RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                0/*#VTs*/, 2/*#Ops*/, 1, 2, 
            // Src: (PTXret) - Complexity = 3
            // Dst: (RET)
          /*SwitchOpcode*/ 17,  TARGET_VAL(PTXISD::CALL),// ->62850
/*62833*/   OPC_RecordNode,   // #0 = 'PTXcall' chained node
/*62834*/   OPC_CaptureGlueInput,
/*62835*/   OPC_EmitMergeInputChains1_0,
/*62836*/   OPC_EmitRegister, MVT::i1, 0 /*zero_reg*/,
/*62839*/   OPC_EmitInteger, MVT::i32, 0, 
/*62842*/   OPC_MorphNodeTo, TARGET_VAL(PTX::CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic0,
                0/*#VTs*/, 2/*#Ops*/, 1, 2, 
            // Src: (PTXcall) - Complexity = 3
            // Dst: (CALL)
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 62852 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 341
  // #OPC_RecordNode                     = 11
  // #OPC_RecordChild                    = 1691
  // #OPC_RecordMemRef                   = 2
  // #OPC_CaptureGlueInput               = 4
  // #OPC_MoveChild                      = 1982
  // #OPC_MoveParent                     = 4006
  // #OPC_CheckSame                      = 0
  // #OPC_CheckPatternPredicate          = 94
  // #OPC_CheckPredicate                 = 70
  // #OPC_CheckOpcode                    = 954
  // #OPC_SwitchOpcode                   = 5
  // #OPC_CheckType                      = 1368
  // #OPC_SwitchType                     = 70
  // #OPC_CheckChildType                 = 452
  // #OPC_CheckInteger                   = 624
  // #OPC_CheckCondCode                  = 1344
  // #OPC_CheckValueType                 = 0
  // #OPC_CheckComplexPat                = 210
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 1786
  // #OPC_EmitStringInteger              = 0
  // #OPC_EmitRegister                   = 1786
  // #OPC_EmitConvertToTarget            = 556
  // #OPC_EmitMergeInputChains           = 227
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 0
  // #OPC_EmitNodeXForm                  = 0
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 0
  // #OPC_MorphNodeTo                    = 1786

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!getSubtarget().is64Bit());
  case 1: return (getSubtarget().is64Bit());
  case 2: return (getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA());
  case 3: return (!getSubtarget().fmadNeedsRoundingMode()) && (getSubtarget().supportsFMA());
  case 4: return (getSubtarget().fdivNeedsRoundingMode());
  case 5: return (!getSubtarget().fdivNeedsRoundingMode());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 1: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 2: { // Predicate_load_global
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<LoadSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::GLOBAL;
  return false;

  }
  case 3: { // Predicate_load_constant
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<LoadSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::CONSTANT;
  return false;

  }
  case 4: { // Predicate_load_local
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<LoadSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::LOCAL;
  return false;

  }
  case 5: { // Predicate_load_shared
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<LoadSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::SHARED;
  return false;

  }
  case 6: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 7: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 8: { // Predicate_store_global
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<StoreSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::GLOBAL;
  return false;

  }
  case 9: { // Predicate_store_local
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<StoreSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::LOCAL;
  return false;

  }
  case 10: { // Predicate_store_shared
    SDNode *N = Node;

  const Value *Src;
  const PointerType *PT;
  if ((Src = cast<StoreSDNode>(N)->getSrcValue()) &&
      (PT = dyn_cast<PointerType>(Src->getType())))
    return PT->getAddressSpace() == PTX::SHARED;
  return false;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectADDRrr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectADDRri(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectADDRii(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+2);
    return SelectADDRrr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectADDRri(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRii(N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

