<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>regsnv04.h source code [netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/regsnv04.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/regsnv04.h'; var root_path = '../../../../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../../../..'>netbsd</a>/<a href='../../../../../../../../..'>sys</a>/<a href='../../../../../../../..'>external</a>/<a href='../../../../../../..'>bsd</a>/<a href='../../../../../..'>drm2</a>/<a href='../../../../..'>dist</a>/<a href='../../../..'>drm</a>/<a href='../../..'>nouveau</a>/<a href='../..'>nvkm</a>/<a href='..'>engine</a>/<a href='./'>fifo</a>/<a href='regsnv04.h.html'>regsnv04.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: regsnv04.h,v 1.2 2018/08/27 04:58:31 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/__NV04_FIFO_REGS_H__">__NV04_FIFO_REGS_H__</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/__NV04_FIFO_REGS_H__" data-ref="_M/__NV04_FIFO_REGS_H__">__NV04_FIFO_REGS_H__</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DELAY_0" data-ref="_M/NV04_PFIFO_DELAY_0">NV04_PFIFO_DELAY_0</dfn>                                 0x00002040</u></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DMA_TIMESLICE" data-ref="_M/NV04_PFIFO_DMA_TIMESLICE">NV04_PFIFO_DMA_TIMESLICE</dfn>                           0x00002044</u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_NEXT_CHANNEL" data-ref="_M/NV04_PFIFO_NEXT_CHANNEL">NV04_PFIFO_NEXT_CHANNEL</dfn>                            0x00002050</u></td></tr>
<tr><th id="9">9</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_INTR_0" data-ref="_M/NV03_PFIFO_INTR_0">NV03_PFIFO_INTR_0</dfn>                                  0x00002100</u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_INTR_EN_0" data-ref="_M/NV03_PFIFO_INTR_EN_0">NV03_PFIFO_INTR_EN_0</dfn>                               0x00002140</u></td></tr>
<tr><th id="11">11</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_CACHE_ERROR" data-ref="_M/NV_PFIFO_INTR_CACHE_ERROR">NV_PFIFO_INTR_CACHE_ERROR</dfn>                          (1&lt;&lt;0)</u></td></tr>
<tr><th id="12">12</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_RUNOUT" data-ref="_M/NV_PFIFO_INTR_RUNOUT">NV_PFIFO_INTR_RUNOUT</dfn>                               (1&lt;&lt;4)</u></td></tr>
<tr><th id="13">13</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_RUNOUT_OVERFLOW" data-ref="_M/NV_PFIFO_INTR_RUNOUT_OVERFLOW">NV_PFIFO_INTR_RUNOUT_OVERFLOW</dfn>                      (1&lt;&lt;8)</u></td></tr>
<tr><th id="14">14</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_DMA_PUSHER" data-ref="_M/NV_PFIFO_INTR_DMA_PUSHER">NV_PFIFO_INTR_DMA_PUSHER</dfn>                          (1&lt;&lt;12)</u></td></tr>
<tr><th id="15">15</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_DMA_PT" data-ref="_M/NV_PFIFO_INTR_DMA_PT">NV_PFIFO_INTR_DMA_PT</dfn>                              (1&lt;&lt;16)</u></td></tr>
<tr><th id="16">16</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_SEMAPHORE" data-ref="_M/NV_PFIFO_INTR_SEMAPHORE">NV_PFIFO_INTR_SEMAPHORE</dfn>                           (1&lt;&lt;20)</u></td></tr>
<tr><th id="17">17</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_INTR_ACQUIRE_TIMEOUT" data-ref="_M/NV_PFIFO_INTR_ACQUIRE_TIMEOUT">NV_PFIFO_INTR_ACQUIRE_TIMEOUT</dfn>                     (1&lt;&lt;24)</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMHT" data-ref="_M/NV03_PFIFO_RAMHT">NV03_PFIFO_RAMHT</dfn>                                   0x00002210</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMFC" data-ref="_M/NV03_PFIFO_RAMFC">NV03_PFIFO_RAMFC</dfn>                                   0x00002214</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_RAMRO" data-ref="_M/NV03_PFIFO_RAMRO">NV03_PFIFO_RAMRO</dfn>                                   0x00002218</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_RAMFC" data-ref="_M/NV40_PFIFO_RAMFC">NV40_PFIFO_RAMFC</dfn>                                   0x00002220</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHES" data-ref="_M/NV03_PFIFO_CACHES">NV03_PFIFO_CACHES</dfn>                                  0x00002500</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_MODE" data-ref="_M/NV04_PFIFO_MODE">NV04_PFIFO_MODE</dfn>                                    0x00002504</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_DMA" data-ref="_M/NV04_PFIFO_DMA">NV04_PFIFO_DMA</dfn>                                     0x00002508</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_SIZE" data-ref="_M/NV04_PFIFO_SIZE">NV04_PFIFO_SIZE</dfn>                                    0x0000250c</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE" data-ref="_M/NV50_PFIFO_CTX_TABLE">NV50_PFIFO_CTX_TABLE</dfn>(c)                        (0x2600+(c)*4)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE__SIZE" data-ref="_M/NV50_PFIFO_CTX_TABLE__SIZE">NV50_PFIFO_CTX_TABLE__SIZE</dfn>                                128</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED" data-ref="_M/NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED">NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED</dfn>                  (1&lt;&lt;31)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_UNK30_BAD" data-ref="_M/NV50_PFIFO_CTX_TABLE_UNK30_BAD">NV50_PFIFO_CTX_TABLE_UNK30_BAD</dfn>                        (1&lt;&lt;30)</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80" data-ref="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80">NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80</dfn>             0x0FFFFFFF</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84" data-ref="_M/NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84">NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84</dfn>             0x00FFFFFF</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE0_PUSH0" data-ref="_M/NV03_PFIFO_CACHE0_PUSH0">NV03_PFIFO_CACHE0_PUSH0</dfn>                            0x00003000</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE0_PULL0" data-ref="_M/NV03_PFIFO_CACHE0_PULL0">NV03_PFIFO_CACHE0_PULL0</dfn>                            0x00003040</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE0_PULL0" data-ref="_M/NV04_PFIFO_CACHE0_PULL0">NV04_PFIFO_CACHE0_PULL0</dfn>                            0x00003050</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE0_PULL1" data-ref="_M/NV04_PFIFO_CACHE0_PULL1">NV04_PFIFO_CACHE0_PULL1</dfn>                            0x00003054</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH0" data-ref="_M/NV03_PFIFO_CACHE1_PUSH0">NV03_PFIFO_CACHE1_PUSH0</dfn>                            0x00003200</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1">NV03_PFIFO_CACHE1_PUSH1</dfn>                            0x00003204</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1_DMA" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1_DMA">NV03_PFIFO_CACHE1_PUSH1_DMA</dfn>                            (1&lt;&lt;8)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_PUSH1_DMA" data-ref="_M/NV40_PFIFO_CACHE1_PUSH1_DMA">NV40_PFIFO_CACHE1_PUSH1_DMA</dfn>                           (1&lt;&lt;16)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV03_PFIFO_CACHE1_PUSH1_CHID_MASK">NV03_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000000f</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV10_PFIFO_CACHE1_PUSH1_CHID_MASK">NV10_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000001f</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NV50_PFIFO_CACHE1_PUSH1_CHID_MASK" data-ref="_M/NV50_PFIFO_CACHE1_PUSH1_CHID_MASK">NV50_PFIFO_CACHE1_PUSH1_CHID_MASK</dfn>                  0x0000007f</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PUT" data-ref="_M/NV03_PFIFO_CACHE1_PUT">NV03_PFIFO_CACHE1_PUT</dfn>                              0x00003210</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_PUSH" data-ref="_M/NV04_PFIFO_CACHE1_DMA_PUSH">NV04_PFIFO_CACHE1_DMA_PUSH</dfn>                         0x00003220</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_FETCH" data-ref="_M/NV04_PFIFO_CACHE1_DMA_FETCH">NV04_PFIFO_CACHE1_DMA_FETCH</dfn>                        0x00003224</u></td></tr>
<tr><th id="46">46</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_8_BYTES</dfn>         0x00000000</u></td></tr>
<tr><th id="47">47</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_16_BYTES</dfn>        0x00000008</u></td></tr>
<tr><th id="48">48</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_24_BYTES</dfn>        0x00000010</u></td></tr>
<tr><th id="49">49</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_32_BYTES</dfn>        0x00000018</u></td></tr>
<tr><th id="50">50</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_40_BYTES</dfn>        0x00000020</u></td></tr>
<tr><th id="51">51</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_48_BYTES</dfn>        0x00000028</u></td></tr>
<tr><th id="52">52</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_56_BYTES</dfn>        0x00000030</u></td></tr>
<tr><th id="53">53</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_64_BYTES</dfn>        0x00000038</u></td></tr>
<tr><th id="54">54</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_72_BYTES</dfn>        0x00000040</u></td></tr>
<tr><th id="55">55</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_80_BYTES</dfn>        0x00000048</u></td></tr>
<tr><th id="56">56</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_88_BYTES</dfn>        0x00000050</u></td></tr>
<tr><th id="57">57</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_96_BYTES</dfn>        0x00000058</u></td></tr>
<tr><th id="58">58</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_104_BYTES</dfn>       0x00000060</u></td></tr>
<tr><th id="59">59</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_112_BYTES</dfn>       0x00000068</u></td></tr>
<tr><th id="60">60</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_120_BYTES</dfn>       0x00000070</u></td></tr>
<tr><th id="61">61</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES</dfn>       0x00000078</u></td></tr>
<tr><th id="62">62</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_136_BYTES</dfn>       0x00000080</u></td></tr>
<tr><th id="63">63</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_144_BYTES</dfn>       0x00000088</u></td></tr>
<tr><th id="64">64</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_152_BYTES</dfn>       0x00000090</u></td></tr>
<tr><th id="65">65</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_160_BYTES</dfn>       0x00000098</u></td></tr>
<tr><th id="66">66</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_168_BYTES</dfn>       0x000000A0</u></td></tr>
<tr><th id="67">67</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_176_BYTES</dfn>       0x000000A8</u></td></tr>
<tr><th id="68">68</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_184_BYTES</dfn>       0x000000B0</u></td></tr>
<tr><th id="69">69</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_192_BYTES</dfn>       0x000000B8</u></td></tr>
<tr><th id="70">70</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_200_BYTES</dfn>       0x000000C0</u></td></tr>
<tr><th id="71">71</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_208_BYTES</dfn>       0x000000C8</u></td></tr>
<tr><th id="72">72</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_216_BYTES</dfn>       0x000000D0</u></td></tr>
<tr><th id="73">73</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_224_BYTES</dfn>       0x000000D8</u></td></tr>
<tr><th id="74">74</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_232_BYTES</dfn>       0x000000E0</u></td></tr>
<tr><th id="75">75</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_240_BYTES</dfn>       0x000000E8</u></td></tr>
<tr><th id="76">76</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_248_BYTES</dfn>       0x000000F0</u></td></tr>
<tr><th id="77">77</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_TRIG_256_BYTES</dfn>       0x000000F8</u></td></tr>
<tr><th id="78">78</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE">NV_PFIFO_CACHE1_DMA_FETCH_SIZE</dfn>                 0x0000E000</u></td></tr>
<tr><th id="79">79</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_32_BYTES</dfn>        0x00000000</u></td></tr>
<tr><th id="80">80</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_64_BYTES</dfn>        0x00002000</u></td></tr>
<tr><th id="81">81</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_96_BYTES</dfn>        0x00004000</u></td></tr>
<tr><th id="82">82</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES</dfn>       0x00006000</u></td></tr>
<tr><th id="83">83</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_160_BYTES</dfn>       0x00008000</u></td></tr>
<tr><th id="84">84</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_192_BYTES</dfn>       0x0000A000</u></td></tr>
<tr><th id="85">85</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_224_BYTES</dfn>       0x0000C000</u></td></tr>
<tr><th id="86">86</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES">NV_PFIFO_CACHE1_DMA_FETCH_SIZE_256_BYTES</dfn>       0x0000E000</u></td></tr>
<tr><th id="87">87</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS</dfn>             0x001F0000</u></td></tr>
<tr><th id="88">88</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_0</dfn>           0x00000000</u></td></tr>
<tr><th id="89">89</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_1</dfn>           0x00010000</u></td></tr>
<tr><th id="90">90</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_2</dfn>           0x00020000</u></td></tr>
<tr><th id="91">91</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_3</dfn>           0x00030000</u></td></tr>
<tr><th id="92">92</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_4</dfn>           0x00040000</u></td></tr>
<tr><th id="93">93</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_5</dfn>           0x00050000</u></td></tr>
<tr><th id="94">94</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_6</dfn>           0x00060000</u></td></tr>
<tr><th id="95">95</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_7</dfn>           0x00070000</u></td></tr>
<tr><th id="96">96</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8</dfn>           0x00080000</u></td></tr>
<tr><th id="97">97</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_9</dfn>           0x00090000</u></td></tr>
<tr><th id="98">98</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_10</dfn>          0x000A0000</u></td></tr>
<tr><th id="99">99</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_11</dfn>          0x000B0000</u></td></tr>
<tr><th id="100">100</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_12</dfn>          0x000C0000</u></td></tr>
<tr><th id="101">101</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_13</dfn>          0x000D0000</u></td></tr>
<tr><th id="102">102</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_14</dfn>          0x000E0000</u></td></tr>
<tr><th id="103">103</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15" data-ref="_M/NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15">NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_15</dfn>          0x000F0000</u></td></tr>
<tr><th id="104">104</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_ENDIAN">NV_PFIFO_CACHE1_ENDIAN</dfn>                         0x80000000</u></td></tr>
<tr><th id="105">105</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_LITTLE_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_LITTLE_ENDIAN">NV_PFIFO_CACHE1_LITTLE_ENDIAN</dfn>                  0x7FFFFFFF</u></td></tr>
<tr><th id="106">106</th><td><u>#    define <dfn class="macro" id="_M/NV_PFIFO_CACHE1_BIG_ENDIAN" data-ref="_M/NV_PFIFO_CACHE1_BIG_ENDIAN">NV_PFIFO_CACHE1_BIG_ENDIAN</dfn>                     0x80000000</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_STATE" data-ref="_M/NV04_PFIFO_CACHE1_DMA_STATE">NV04_PFIFO_CACHE1_DMA_STATE</dfn>                        0x00003228</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_INSTANCE" data-ref="_M/NV04_PFIFO_CACHE1_DMA_INSTANCE">NV04_PFIFO_CACHE1_DMA_INSTANCE</dfn>                     0x0000322c</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_CTL" data-ref="_M/NV04_PFIFO_CACHE1_DMA_CTL">NV04_PFIFO_CACHE1_DMA_CTL</dfn>                          0x00003230</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_PUT" data-ref="_M/NV04_PFIFO_CACHE1_DMA_PUT">NV04_PFIFO_CACHE1_DMA_PUT</dfn>                          0x00003240</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_GET" data-ref="_M/NV04_PFIFO_CACHE1_DMA_GET">NV04_PFIFO_CACHE1_DMA_GET</dfn>                          0x00003244</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_REF_CNT" data-ref="_M/NV10_PFIFO_CACHE1_REF_CNT">NV10_PFIFO_CACHE1_REF_CNT</dfn>                          0x00003248</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_DMA_SUBROUTINE" data-ref="_M/NV10_PFIFO_CACHE1_DMA_SUBROUTINE">NV10_PFIFO_CACHE1_DMA_SUBROUTINE</dfn>                   0x0000324C</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PULL0" data-ref="_M/NV03_PFIFO_CACHE1_PULL0">NV03_PFIFO_CACHE1_PULL0</dfn>                            0x00003240</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0" data-ref="_M/NV04_PFIFO_CACHE1_PULL0">NV04_PFIFO_CACHE1_PULL0</dfn>                            0x00003250</u></td></tr>
<tr><th id="116">116</th><td><u>#    define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0_HASH_FAILED" data-ref="_M/NV04_PFIFO_CACHE1_PULL0_HASH_FAILED">NV04_PFIFO_CACHE1_PULL0_HASH_FAILED</dfn>            0x00000010</u></td></tr>
<tr><th id="117">117</th><td><u>#    define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL0_HASH_BUSY" data-ref="_M/NV04_PFIFO_CACHE1_PULL0_HASH_BUSY">NV04_PFIFO_CACHE1_PULL0_HASH_BUSY</dfn>              0x00001000</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_PULL1" data-ref="_M/NV03_PFIFO_CACHE1_PULL1">NV03_PFIFO_CACHE1_PULL1</dfn>                            0x00003250</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_PULL1" data-ref="_M/NV04_PFIFO_CACHE1_PULL1">NV04_PFIFO_CACHE1_PULL1</dfn>                            0x00003254</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_HASH" data-ref="_M/NV04_PFIFO_CACHE1_HASH">NV04_PFIFO_CACHE1_HASH</dfn>                             0x00003258</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT">NV10_PFIFO_CACHE1_ACQUIRE_TIMEOUT</dfn>                  0x00003260</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP">NV10_PFIFO_CACHE1_ACQUIRE_TIMESTAMP</dfn>                0x00003264</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_ACQUIRE_VALUE" data-ref="_M/NV10_PFIFO_CACHE1_ACQUIRE_VALUE">NV10_PFIFO_CACHE1_ACQUIRE_VALUE</dfn>                    0x00003268</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/NV10_PFIFO_CACHE1_SEMAPHORE" data-ref="_M/NV10_PFIFO_CACHE1_SEMAPHORE">NV10_PFIFO_CACHE1_SEMAPHORE</dfn>                        0x0000326C</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/NV03_PFIFO_CACHE1_GET" data-ref="_M/NV03_PFIFO_CACHE1_GET">NV03_PFIFO_CACHE1_GET</dfn>                              0x00003270</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_ENGINE" data-ref="_M/NV04_PFIFO_CACHE1_ENGINE">NV04_PFIFO_CACHE1_ENGINE</dfn>                           0x00003280</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DMA_DCOUNT" data-ref="_M/NV04_PFIFO_CACHE1_DMA_DCOUNT">NV04_PFIFO_CACHE1_DMA_DCOUNT</dfn>                       0x000032A0</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_GRCTX_INSTANCE" data-ref="_M/NV40_PFIFO_GRCTX_INSTANCE">NV40_PFIFO_GRCTX_INSTANCE</dfn>                          0x000032E0</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_UNK32E4" data-ref="_M/NV40_PFIFO_UNK32E4">NV40_PFIFO_UNK32E4</dfn>                                 0x000032E4</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_METHOD" data-ref="_M/NV04_PFIFO_CACHE1_METHOD">NV04_PFIFO_CACHE1_METHOD</dfn>(i)                (0x00003800+(i*8))</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/NV04_PFIFO_CACHE1_DATA" data-ref="_M/NV04_PFIFO_CACHE1_DATA">NV04_PFIFO_CACHE1_DATA</dfn>(i)                  (0x00003804+(i*8))</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_METHOD" data-ref="_M/NV40_PFIFO_CACHE1_METHOD">NV40_PFIFO_CACHE1_METHOD</dfn>(i)                (0x00090000+(i*8))</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/NV40_PFIFO_CACHE1_DATA" data-ref="_M/NV40_PFIFO_CACHE1_DATA">NV40_PFIFO_CACHE1_DATA</dfn>(i)                  (0x00090004+(i*8))</u></td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="3">endif</span></u></td></tr>
<tr><th id="135">135</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nouveau_nvkm_engine_fifo_dmanv04.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/nouveau_nvkm_engine_fifo_dmanv04.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
