INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 9/project/project.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 9/project/project.srcs/sources_1/new/JKFF_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 9/project/project.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 9/project/project.srcs/sources_1/new/TFF_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 9/project/project.srcs/sim_1/new/TFF_en_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF_en_tb
