// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "12/21/2025 08:02:00"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips_cpu (
	clk,
	rst,
	dbg_pc,
	dbg_instr);
input 	clk;
input 	rst;
output 	[31:0] dbg_pc;
output 	[31:0] dbg_instr;

// Design Ports Information
// dbg_pc[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[2]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[3]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[6]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[8]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[9]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[10]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[11]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[12]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[13]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[14]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[15]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[16]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[17]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[18]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[19]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[20]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[21]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[22]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[23]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[24]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[25]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[26]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[27]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[28]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[29]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[30]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[31]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[13]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[15]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[16]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[17]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[19]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[20]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[21]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[22]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[23]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[25]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[26]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[27]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[28]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[29]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[30]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_instr[31]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \pc_adder|Add0~1_sumout ;
wire \pc_adder|Add0~2 ;
wire \pc_adder|Add0~5_sumout ;
wire \rst~input_o ;
wire \ctrl_inst|alu_op[1]~1_combout ;
wire \pc_adder|Add0~6 ;
wire \pc_adder|Add0~10 ;
wire \pc_adder|Add0~13_sumout ;
wire \imem_inst|RAM~3_combout ;
wire \pc_adder|Add0~14 ;
wire \pc_adder|Add0~18 ;
wire \pc_adder|Add0~22 ;
wire \pc_adder|Add0~25_sumout ;
wire \pc_adder|Add0~21_sumout ;
wire \imem_inst|RAM~6_combout ;
wire \pc_adder|Add0~17_sumout ;
wire \br_adder|Add0~6 ;
wire \br_adder|Add0~10 ;
wire \br_adder|Add0~14 ;
wire \br_adder|Add0~17_sumout ;
wire \pc_next~19_combout ;
wire \pcreg_inst|pc[8]~DUPLICATE_q ;
wire \pc_adder|Add0~26 ;
wire \pc_adder|Add0~29_sumout ;
wire \br_adder|Add0~18 ;
wire \br_adder|Add0~21_sumout ;
wire \pc_next~20_combout ;
wire \pcreg_inst|pc[9]~DUPLICATE_q ;
wire \pc_adder|Add0~9_sumout ;
wire \imem_inst|RAM~4_combout ;
wire \imem_inst|RAM~17_combout ;
wire \imem_inst|RAM~1_combout ;
wire \br_adder|Add0~118_cout ;
wire \br_adder|Add0~114_cout ;
wire \br_adder|Add0~2 ;
wire \br_adder|Add0~5_sumout ;
wire \pc_next~16_combout ;
wire \pcreg_inst|pc[5]~DUPLICATE_q ;
wire \imem_inst|RAM~7_combout ;
wire \imem_inst|RAM~15_combout ;
wire \imem_inst|RAM~13_combout ;
wire \ctrl_inst|alu_op[1]~0_combout ;
wire \alu_ctrl_inst|r_type_sel[4]~0_combout ;
wire \alu_ctrl_inst|alu_sel[2]~0_combout ;
wire \imem_inst|RAM~10_combout ;
wire \imem_inst|RAM~11_combout ;
wire \rf_inst|registers[2][8]~feeder_combout ;
wire \imem_inst|RAM~14_combout ;
wire \ctrl_inst|Equal0~0_combout ;
wire \ctrl_inst|Equal0~1_combout ;
wire \imem_inst|RAM~9_combout ;
wire \imem_inst|RAM~8_combout ;
wire \rf_inst|always0~0_combout ;
wire \rf_inst|registers[2][31]~0_combout ;
wire \rf_inst|registers[2][8]~q ;
wire \rf_inst|registers[1][31]~1_combout ;
wire \rf_inst|registers[1][8]~q ;
wire \rf_inst|registers[3][31]~2_combout ;
wire \rf_inst|registers[3][8]~q ;
wire \rf_inst|rd1[8]~44_combout ;
wire \alu_inst|Equal0~1_combout ;
wire \alu_inst|Equal0~0_combout ;
wire \alu_inst|y[30]~16_combout ;
wire \rf_inst|Equal0~0_combout ;
wire \rf_inst|registers[1][7]~q ;
wire \rf_inst|registers[3][7]~q ;
wire \rf_inst|rd1[7]~20_combout ;
wire \rf_inst|rd1[7]~51_combout ;
wire \rf_inst|registers[3][6]~q ;
wire \rf_inst|registers[1][6]~q ;
wire \rf_inst|rd1[6]~31_combout ;
wire \rf_inst|registers[2][6]~q ;
wire \rf_inst|rd1[6]~52_combout ;
wire \alu_inst|Equal5~0_combout ;
wire \rf_inst|registers[1][5]~q ;
wire \rf_inst|registers[3][5]~q ;
wire \rf_inst|rd1[5]~26_combout ;
wire \src_b[12]~1_combout ;
wire \alu_inst|y[5]~18_combout ;
wire \alu_inst|Add1~130_combout ;
wire \rf_inst|rd1[5]~46_combout ;
wire \alu_inst|y[2]~4_combout ;
wire \rf_inst|registers[1][4]~q ;
wire \rf_inst|registers[3][4]~q ;
wire \rf_inst|rd1[4]~5_combout ;
wire \src_b[3]~3_combout ;
wire \alu_inst|y[2]~5_combout ;
wire \alu_inst|y[3]~34_combout ;
wire \rf_inst|registers[3][1]~q ;
wire \rf_inst|registers[1][1]~feeder_combout ;
wire \rf_inst|registers[1][1]~q ;
wire \rf_inst|rd1[1]~63_combout ;
wire \alu_inst|Add1~136_combout ;
wire \rf_inst|registers[2][0]~DUPLICATE_q ;
wire \rf_inst|registers[1][0]~q ;
wire \rf_inst|registers[3][0]~q ;
wire \rf_inst|rd1[0]~25_combout ;
wire \alu_inst|Add0~130_cout ;
wire \alu_inst|Add0~45_sumout ;
wire \src_b[0]~2_combout ;
wire \alu_inst|y[0]~13_combout ;
wire \rf_inst|rd1[0]~43_combout ;
wire \alu_inst|Add1~131_combout ;
wire \alu_inst|Add1~134_cout ;
wire \alu_inst|Add1~45_sumout ;
wire \alu_inst|y[0]~14_combout ;
wire \alu_inst|y[0]~15_combout ;
wire \rf_inst|registers[2][0]~q ;
wire \alu_inst|Add1~46 ;
wire \alu_inst|Add1~125_sumout ;
wire \alu_inst|y[1]~36_combout ;
wire \alu_inst|Add0~46 ;
wire \alu_inst|Add0~125_sumout ;
wire \alu_inst|y[1]~60_combout ;
wire \rf_inst|registers[2][1]~feeder_combout ;
wire \rf_inst|registers[2][1]~q ;
wire \rf_inst|rd1[1]~24_combout ;
wire \alu_inst|Add0~126 ;
wire \alu_inst|Add0~17_sumout ;
wire \src_b[2]~0_combout ;
wire \alu_inst|y[2]~6_combout ;
wire \rf_inst|registers[2][2]~q ;
wire \alu_inst|Add1~128_combout ;
wire \rf_inst|registers[1][2]~q ;
wire \rf_inst|rd1[2]~36_combout ;
wire \alu_inst|Add1~126 ;
wire \alu_inst|Add1~17_sumout ;
wire \alu_inst|y[2]~42_combout ;
wire \rf_inst|registers[3][2]~q ;
wire \rf_inst|registers[2][2]~DUPLICATE_q ;
wire \rf_inst|rd1[2]~4_combout ;
wire \alu_inst|Add0~18 ;
wire \alu_inst|Add0~121_sumout ;
wire \rf_inst|registers[3][3]~q ;
wire \rf_inst|registers[1][3]~q ;
wire \rf_inst|rd1[3]~62_combout ;
wire \alu_inst|Add1~18 ;
wire \alu_inst|Add1~121_sumout ;
wire \alu_inst|y[3]~61_combout ;
wire \rf_inst|registers[2][3]~feeder_combout ;
wire \rf_inst|registers[2][3]~q ;
wire \rf_inst|rd1[3]~27_combout ;
wire \alu_inst|Add0~122 ;
wire \alu_inst|Add0~21_sumout ;
wire \src_b[4]~4_combout ;
wire \alu_inst|y[4]~7_combout ;
wire \rf_inst|rd1[4]~37_combout ;
wire \alu_inst|Add1~129_combout ;
wire \alu_inst|Add1~122 ;
wire \alu_inst|Add1~21_sumout ;
wire \alu_inst|y[4]~43_combout ;
wire \rf_inst|registers[2][4]~feeder_combout ;
wire \rf_inst|registers[2][4]~q ;
wire \alu_inst|Add1~22 ;
wire \alu_inst|Add1~57_sumout ;
wire \rf_inst|registers[2][5]~q ;
wire \alu_inst|Add0~22 ;
wire \alu_inst|Add0~57_sumout ;
wire \alu_inst|y[5]~19_combout ;
wire \rf_inst|registers[2][5]~feeder_combout ;
wire \rf_inst|registers[2][5]~DUPLICATE_q ;
wire \alu_inst|Add1~58 ;
wire \alu_inst|Add1~81_sumout ;
wire \alu_inst|Add0~58 ;
wire \alu_inst|Add0~81_sumout ;
wire \alu_inst|y[6]~64_combout ;
wire \rf_inst|registers[2][6]~DUPLICATE_q ;
wire \alu_inst|Add0~82 ;
wire \alu_inst|Add0~77_sumout ;
wire \alu_inst|y[7]~23_combout ;
wire \alu_inst|y[14]~0_combout ;
wire \alu_inst|Add1~82 ;
wire \alu_inst|Add1~77_sumout ;
wire \alu_inst|y[7]~57_combout ;
wire \rf_inst|registers[2][7]~q ;
wire \alu_inst|Add1~78 ;
wire \alu_inst|Add1~49_sumout ;
wire \alu_inst|Add0~78 ;
wire \alu_inst|Add0~49_sumout ;
wire \rf_inst|rd1[8]~23_combout ;
wire \alu_inst|y[8]~68_combout ;
wire \rf_inst|registers[1][21]~q ;
wire \rf_inst|registers[3][21]~q ;
wire \rf_inst|rd1[21]~9_combout ;
wire \rf_inst|rd1[21]~41_combout ;
wire \rf_inst|registers[3][20]~q ;
wire \rf_inst|registers[1][20]~q ;
wire \rf_inst|rd1[20]~58_combout ;
wire \rf_inst|registers[3][19]~q ;
wire \rf_inst|registers[1][19]~q ;
wire \rf_inst|rd1[19]~7_combout ;
wire \rf_inst|rd1[19]~39_combout ;
wire \rf_inst|registers[3][18]~q ;
wire \rf_inst|registers[1][18]~q ;
wire \rf_inst|rd1[18]~45_combout ;
wire \rf_inst|registers[1][17]~q ;
wire \rf_inst|registers[3][17]~q ;
wire \rf_inst|rd1[17]~50_combout ;
wire \rf_inst|registers[1][16]~q ;
wire \rf_inst|registers[3][16]~q ;
wire \rf_inst|rd1[16]~35_combout ;
wire \rf_inst|registers[3][15]~q ;
wire \rf_inst|registers[1][15]~q ;
wire \rf_inst|rd1[15]~57_combout ;
wire \rf_inst|registers[3][14]~q ;
wire \rf_inst|registers[2][14]~q ;
wire \rf_inst|registers[1][14]~q ;
wire \rf_inst|rd1[14]~28_combout ;
wire \rf_inst|rd1[14]~56_combout ;
wire \rf_inst|registers[1][13]~q ;
wire \rf_inst|registers[3][13]~q ;
wire \rf_inst|rd1[13]~34_combout ;
wire \rf_inst|registers[1][12]~q ;
wire \rf_inst|registers[3][12]~DUPLICATE_q ;
wire \rf_inst|rd1[12]~10_combout ;
wire \rf_inst|registers[3][10]~q ;
wire \rf_inst|registers[1][10]~q ;
wire \rf_inst|rd1[10]~59_combout ;
wire \rf_inst|registers[1][9]~q ;
wire \rf_inst|registers[3][9]~q ;
wire \rf_inst|rd1[9]~22_combout ;
wire \rf_inst|registers[3][9]~DUPLICATE_q ;
wire \rf_inst|rd1[9]~60_combout ;
wire \alu_inst|Add0~50 ;
wire \alu_inst|Add0~113_sumout ;
wire \alu_inst|y[9]~30_combout ;
wire \alu_inst|Add1~50 ;
wire \alu_inst|Add1~113_sumout ;
wire \alu_inst|y[9]~59_combout ;
wire \rf_inst|registers[2][9]~feeder_combout ;
wire \rf_inst|registers[2][9]~q ;
wire \alu_inst|Add1~114 ;
wire \alu_inst|Add1~109_sumout ;
wire \rf_inst|rd1[10]~21_combout ;
wire \alu_inst|Add0~114 ;
wire \alu_inst|Add0~109_sumout ;
wire \alu_inst|y[10]~29_combout ;
wire \alu_inst|y[10]~58_combout ;
wire \rf_inst|registers[2][10]~q ;
wire \alu_inst|Add0~110 ;
wire \alu_inst|Add0~117_sumout ;
wire \alu_inst|y[11]~31_combout ;
wire \rf_inst|registers[2][11]~q ;
wire \rf_inst|registers[1][11]~q ;
wire \rf_inst|registers[3][11]~q ;
wire \rf_inst|rd1[11]~61_combout ;
wire \alu_inst|Add1~110 ;
wire \alu_inst|Add1~117_sumout ;
wire \alu_inst|y[11]~32_combout ;
wire \rf_inst|registers[1][11]~feeder_combout ;
wire \rf_inst|registers[1][11]~DUPLICATE_q ;
wire \rf_inst|rd1[11]~30_combout ;
wire \alu_inst|Add0~118 ;
wire \alu_inst|Add0~41_sumout ;
wire \rf_inst|registers[3][12]~q ;
wire \rf_inst|rd1[12]~42_combout ;
wire \alu_inst|Add1~118 ;
wire \alu_inst|Add1~41_sumout ;
wire \alu_inst|y[12]~12_combout ;
wire \alu_inst|y[12]~47_combout ;
wire \rf_inst|registers[2][12]~feeder_combout ;
wire \rf_inst|registers[2][12]~q ;
wire \alu_inst|Add1~42 ;
wire \alu_inst|Add1~9_sumout ;
wire \rf_inst|rd1[13]~2_combout ;
wire \rf_inst|registers[2][13]~q ;
wire \alu_inst|Add0~42 ;
wire \alu_inst|Add0~9_sumout ;
wire \alu_inst|y[13]~40_combout ;
wire \rf_inst|registers[2][13]~feeder_combout ;
wire \rf_inst|registers[2][13]~DUPLICATE_q ;
wire \alu_inst|Add1~10 ;
wire \alu_inst|Add1~97_sumout ;
wire \alu_inst|Add0~10 ;
wire \alu_inst|Add0~97_sumout ;
wire \alu_inst|y[14]~62_combout ;
wire \rf_inst|registers[2][14]~feeder_combout ;
wire \rf_inst|registers[2][14]~DUPLICATE_q ;
wire \alu_inst|Add1~98 ;
wire \alu_inst|Add1~101_sumout ;
wire \rf_inst|registers[2][15]~q ;
wire \rf_inst|rd1[15]~11_combout ;
wire \alu_inst|Add0~98 ;
wire \alu_inst|Add0~101_sumout ;
wire \alu_inst|y[15]~27_combout ;
wire \alu_inst|y[15]~48_combout ;
wire \rf_inst|registers[2][15]~DUPLICATE_q ;
wire \alu_inst|Add1~102 ;
wire \alu_inst|Add1~13_sumout ;
wire \rf_inst|rd1[16]~3_combout ;
wire \alu_inst|Add0~102 ;
wire \alu_inst|Add0~13_sumout ;
wire \alu_inst|y[16]~3_combout ;
wire \alu_inst|y[16]~41_combout ;
wire \rf_inst|registers[2][16]~q ;
wire \alu_inst|Add1~14 ;
wire \alu_inst|Add1~73_sumout ;
wire \rf_inst|rd1[17]~12_combout ;
wire \alu_inst|Add0~14 ;
wire \alu_inst|Add0~73_sumout ;
wire \alu_inst|y[17]~22_combout ;
wire \alu_inst|y[17]~49_combout ;
wire \rf_inst|registers[2][17]~feeder_combout ;
wire \rf_inst|registers[2][17]~q ;
wire \alu_inst|Add1~74 ;
wire \alu_inst|Add1~53_sumout ;
wire \rf_inst|rd1[18]~13_combout ;
wire \rf_inst|registers[2][18]~q ;
wire \alu_inst|Add0~74 ;
wire \alu_inst|Add0~53_sumout ;
wire \alu_inst|y[18]~17_combout ;
wire \alu_inst|y[18]~50_combout ;
wire \rf_inst|registers[2][18]~DUPLICATE_q ;
wire \alu_inst|Add1~54 ;
wire \alu_inst|Add1~29_sumout ;
wire \alu_inst|Add0~54 ;
wire \alu_inst|Add0~29_sumout ;
wire \alu_inst|y[19]~72_combout ;
wire \rf_inst|registers[2][19]~q ;
wire \alu_inst|Add1~30 ;
wire \alu_inst|Add1~105_sumout ;
wire \rf_inst|rd1[20]~18_combout ;
wire \alu_inst|Add0~30 ;
wire \alu_inst|Add0~105_sumout ;
wire \alu_inst|y[20]~28_combout ;
wire \alu_inst|y[20]~55_combout ;
wire \rf_inst|registers[2][20]~q ;
wire \alu_inst|Add0~106 ;
wire \alu_inst|Add0~37_sumout ;
wire \alu_inst|y[21]~11_combout ;
wire \alu_inst|y[21]~46_combout ;
wire \rf_inst|registers[2][21]~q ;
wire \alu_inst|Add1~106 ;
wire \alu_inst|Add1~37_sumout ;
wire \rf_inst|registers[3][23]~q ;
wire \rf_inst|registers[1][23]~q ;
wire \rf_inst|rd1[23]~8_combout ;
wire \rf_inst|rd1[23]~40_combout ;
wire \rf_inst|registers[3][22]~q ;
wire \rf_inst|registers[1][22]~q ;
wire \rf_inst|rd1[22]~49_combout ;
wire \alu_inst|Add1~38 ;
wire \alu_inst|Add1~69_sumout ;
wire \rf_inst|rd1[22]~19_combout ;
wire \alu_inst|Add0~38 ;
wire \alu_inst|Add0~69_sumout ;
wire \alu_inst|y[22]~21_combout ;
wire \alu_inst|y[22]~56_combout ;
wire \rf_inst|registers[2][22]~q ;
wire \alu_inst|Add0~70 ;
wire \alu_inst|Add0~33_sumout ;
wire \alu_inst|y[23]~10_combout ;
wire \alu_inst|y[23]~45_combout ;
wire \rf_inst|registers[2][23]~q ;
wire \alu_inst|Add1~70 ;
wire \alu_inst|Add1~33_sumout ;
wire \pc_next~43_combout ;
wire \pc_next~2_combout ;
wire \rf_inst|registers[1][29]~q ;
wire \rf_inst|registers[3][29]~q ;
wire \rf_inst|rd1[29]~6_combout ;
wire \rf_inst|rd1[29]~38_combout ;
wire \rf_inst|registers[3][28]~q ;
wire \rf_inst|registers[1][28]~q ;
wire \rf_inst|rd1[28]~33_combout ;
wire \rf_inst|registers[1][27]~q ;
wire \rf_inst|registers[3][27]~q ;
wire \rf_inst|rd1[27]~14_combout ;
wire \rf_inst|rd1[27]~48_combout ;
wire \rf_inst|registers[1][26]~q ;
wire \rf_inst|registers[3][26]~q ;
wire \rf_inst|rd1[26]~17_combout ;
wire \rf_inst|rd1[26]~53_combout ;
wire \rf_inst|registers[1][25]~q ;
wire \rf_inst|registers[3][25]~q ;
wire \rf_inst|rd1[25]~16_combout ;
wire \rf_inst|rd1[25]~54_combout ;
wire \rf_inst|registers[3][24]~q ;
wire \rf_inst|registers[1][24]~q ;
wire \rf_inst|rd1[24]~0_combout ;
wire \rf_inst|rd1[24]~32_combout ;
wire \alu_inst|Add0~34 ;
wire \alu_inst|Add0~1_sumout ;
wire \alu_inst|y[24]~1_combout ;
wire \alu_inst|y[24]~38_combout ;
wire \rf_inst|registers[2][24]~q ;
wire \alu_inst|Add0~2 ;
wire \alu_inst|Add0~89_sumout ;
wire \alu_inst|y[25]~25_combout ;
wire \alu_inst|Add1~34 ;
wire \alu_inst|Add1~2 ;
wire \alu_inst|Add1~89_sumout ;
wire \alu_inst|y[25]~53_combout ;
wire \rf_inst|registers[2][25]~feeder_combout ;
wire \rf_inst|registers[2][25]~q ;
wire \alu_inst|Add0~90 ;
wire \alu_inst|Add0~85_sumout ;
wire \alu_inst|y[26]~24_combout ;
wire \alu_inst|Add1~90 ;
wire \alu_inst|Add1~85_sumout ;
wire \alu_inst|y[26]~54_combout ;
wire \rf_inst|registers[2][26]~q ;
wire \alu_inst|Add0~86 ;
wire \alu_inst|Add0~65_sumout ;
wire \alu_inst|y[27]~20_combout ;
wire \alu_inst|Add1~86 ;
wire \alu_inst|Add1~65_sumout ;
wire \alu_inst|y[27]~51_combout ;
wire \rf_inst|registers[2][27]~q ;
wire \alu_inst|Add1~66 ;
wire \alu_inst|Add1~5_sumout ;
wire \rf_inst|rd1[28]~1_combout ;
wire \alu_inst|Add0~66 ;
wire \alu_inst|Add0~5_sumout ;
wire \alu_inst|y[28]~2_combout ;
wire \alu_inst|y[28]~39_combout ;
wire \rf_inst|registers[2][28]~q ;
wire \alu_inst|Add0~6 ;
wire \alu_inst|Add0~25_sumout ;
wire \alu_inst|y[29]~9_combout ;
wire \alu_inst|y[29]~44_combout ;
wire \rf_inst|registers[2][29]~q ;
wire \alu_inst|Add1~6 ;
wire \alu_inst|Add1~25_sumout ;
wire \pc_next~44_combout ;
wire \pc_next~3_combout ;
wire \br_adder|Add0~13_sumout ;
wire \pc_next~18_combout ;
wire \pcreg_inst|pc[7]~DUPLICATE_q ;
wire \imem_inst|RAM~2_combout ;
wire \imem_inst|RAM~16_combout ;
wire \pc_next~10_combout ;
wire \alu_inst|y[3]~33_combout ;
wire \alu_inst|y[3]~35_combout ;
wire \alu_inst|y[1]~37_combout ;
wire \pc_next~11_combout ;
wire \alu_inst|y[14]~65_combout ;
wire \pc_next~8_combout ;
wire \rf_inst|registers[3][30]~q ;
wire \rf_inst|registers[1][30]~q ;
wire \rf_inst|rd1[30]~15_combout ;
wire \rf_inst|registers[1][30]~DUPLICATE_q ;
wire \rf_inst|rd1[30]~55_combout ;
wire \alu_inst|Add0~26 ;
wire \alu_inst|Add0~93_sumout ;
wire \alu_inst|y[30]~26_combout ;
wire \alu_inst|y[30]~52_combout ;
wire \rf_inst|registers[2][30]~q ;
wire \alu_inst|Add1~26 ;
wire \alu_inst|Add1~93_sumout ;
wire \pc_next~47_combout ;
wire \pc_next~9_combout ;
wire \pc_next~46_combout ;
wire \pc_next~14_combout ;
wire \br_adder|Add0~1_sumout ;
wire \pc_next~15_combout ;
wire \pcreg_inst|pc[4]~DUPLICATE_q ;
wire \imem_inst|RAM~0_combout ;
wire \imem_inst|RAM~12_combout ;
wire \alu_inst|Add1~1_sumout ;
wire \alu_inst|y[13]~76_combout ;
wire \alu_inst|y[4]~8_combout ;
wire \pc_next~48_combout ;
wire \pc_next~0_combout ;
wire \pc_next~1_combout ;
wire \br_adder|Add0~9_sumout ;
wire \pc_next~17_combout ;
wire \pcreg_inst|pc[6]~DUPLICATE_q ;
wire \imem_inst|RAM~5_combout ;
wire \alu_inst|Equal1~0_combout ;
wire \rf_inst|registers[3][31]~q ;
wire \rf_inst|registers[1][31]~q ;
wire \rf_inst|rd1[31]~29_combout ;
wire \rf_inst|rd1[31]~47_combout ;
wire \alu_inst|Add0~94 ;
wire \alu_inst|Add0~61_sumout ;
wire \alu_inst|y[31]~63_combout ;
wire \rf_inst|registers[2][31]~feeder_combout ;
wire \rf_inst|registers[2][31]~q ;
wire \alu_inst|Add1~94 ;
wire \alu_inst|Add1~61_sumout ;
wire \alu_inst|y[6]~66_combout ;
wire \pc_next~4_combout ;
wire \pc_next~5_combout ;
wire \alu_inst|y[31]~67_combout ;
wire \pc_next~6_combout ;
wire \pc_next~7_combout ;
wire \pc_next~45_combout ;
wire \pc_next~12_combout ;
wire \pc_next~13_combout ;
wire \pcreg_inst|pc[2]~DUPLICATE_q ;
wire \pc_adder|Add0~30 ;
wire \pc_adder|Add0~33_sumout ;
wire \br_adder|Add0~22 ;
wire \br_adder|Add0~25_sumout ;
wire \pc_next~21_combout ;
wire \pc_adder|Add0~34 ;
wire \pc_adder|Add0~37_sumout ;
wire \br_adder|Add0~26 ;
wire \br_adder|Add0~29_sumout ;
wire \pc_next~22_combout ;
wire \pc_adder|Add0~38 ;
wire \pc_adder|Add0~41_sumout ;
wire \br_adder|Add0~30 ;
wire \br_adder|Add0~33_sumout ;
wire \pc_next~23_combout ;
wire \pc_adder|Add0~42 ;
wire \pc_adder|Add0~45_sumout ;
wire \br_adder|Add0~34 ;
wire \br_adder|Add0~37_sumout ;
wire \pc_next~24_combout ;
wire \pc_adder|Add0~46 ;
wire \pc_adder|Add0~49_sumout ;
wire \br_adder|Add0~38 ;
wire \br_adder|Add0~41_sumout ;
wire \pc_next~25_combout ;
wire \pc_adder|Add0~50 ;
wire \pc_adder|Add0~53_sumout ;
wire \br_adder|Add0~42 ;
wire \br_adder|Add0~45_sumout ;
wire \pc_next~26_combout ;
wire \pc_adder|Add0~54 ;
wire \pc_adder|Add0~57_sumout ;
wire \br_adder|Add0~46 ;
wire \br_adder|Add0~49_sumout ;
wire \pc_next~27_combout ;
wire \pc_adder|Add0~58 ;
wire \pc_adder|Add0~61_sumout ;
wire \br_adder|Add0~50 ;
wire \br_adder|Add0~53_sumout ;
wire \pc_next~28_combout ;
wire \pc_adder|Add0~62 ;
wire \pc_adder|Add0~65_sumout ;
wire \br_adder|Add0~54 ;
wire \br_adder|Add0~57_sumout ;
wire \pc_next~29_combout ;
wire \pc_adder|Add0~66 ;
wire \pc_adder|Add0~69_sumout ;
wire \br_adder|Add0~58 ;
wire \br_adder|Add0~61_sumout ;
wire \pc_next~30_combout ;
wire \pc_adder|Add0~70 ;
wire \pc_adder|Add0~73_sumout ;
wire \br_adder|Add0~62 ;
wire \br_adder|Add0~65_sumout ;
wire \pc_next~31_combout ;
wire \pc_adder|Add0~74 ;
wire \pc_adder|Add0~77_sumout ;
wire \br_adder|Add0~66 ;
wire \br_adder|Add0~69_sumout ;
wire \pc_next~32_combout ;
wire \pc_adder|Add0~78 ;
wire \pc_adder|Add0~81_sumout ;
wire \br_adder|Add0~70 ;
wire \br_adder|Add0~73_sumout ;
wire \pc_next~33_combout ;
wire \pc_adder|Add0~82 ;
wire \pc_adder|Add0~85_sumout ;
wire \br_adder|Add0~74 ;
wire \br_adder|Add0~77_sumout ;
wire \pc_next~34_combout ;
wire \pc_adder|Add0~86 ;
wire \pc_adder|Add0~89_sumout ;
wire \br_adder|Add0~78 ;
wire \br_adder|Add0~81_sumout ;
wire \pc_next~35_combout ;
wire \pc_adder|Add0~90 ;
wire \pc_adder|Add0~93_sumout ;
wire \br_adder|Add0~82 ;
wire \br_adder|Add0~85_sumout ;
wire \pc_next~36_combout ;
wire \pc_adder|Add0~94 ;
wire \pc_adder|Add0~97_sumout ;
wire \br_adder|Add0~86 ;
wire \br_adder|Add0~89_sumout ;
wire \pc_next~37_combout ;
wire \pc_adder|Add0~98 ;
wire \pc_adder|Add0~101_sumout ;
wire \br_adder|Add0~90 ;
wire \br_adder|Add0~93_sumout ;
wire \pc_next~38_combout ;
wire \pc_adder|Add0~102 ;
wire \pc_adder|Add0~105_sumout ;
wire \br_adder|Add0~94 ;
wire \br_adder|Add0~97_sumout ;
wire \pc_next~39_combout ;
wire \pc_adder|Add0~106 ;
wire \pc_adder|Add0~109_sumout ;
wire \br_adder|Add0~98 ;
wire \br_adder|Add0~101_sumout ;
wire \pc_next~40_combout ;
wire \pc_adder|Add0~110 ;
wire \pc_adder|Add0~113_sumout ;
wire \br_adder|Add0~102 ;
wire \br_adder|Add0~105_sumout ;
wire \pc_next~41_combout ;
wire \pc_adder|Add0~114 ;
wire \pc_adder|Add0~117_sumout ;
wire \br_adder|Add0~106 ;
wire \br_adder|Add0~109_sumout ;
wire \pc_next~42_combout ;
wire [31:0] \pcreg_inst|pc ;


// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \dbg_pc[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[0]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[0]~output .bus_hold = "false";
defparam \dbg_pc[0]~output .open_drain_output = "false";
defparam \dbg_pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \dbg_pc[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[1]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[1]~output .bus_hold = "false";
defparam \dbg_pc[1]~output .open_drain_output = "false";
defparam \dbg_pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \dbg_pc[2]~output (
	.i(\pcreg_inst|pc[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[2]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[2]~output .bus_hold = "false";
defparam \dbg_pc[2]~output .open_drain_output = "false";
defparam \dbg_pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \dbg_pc[3]~output (
	.i(\pcreg_inst|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[3]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[3]~output .bus_hold = "false";
defparam \dbg_pc[3]~output .open_drain_output = "false";
defparam \dbg_pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \dbg_pc[4]~output (
	.i(\pcreg_inst|pc[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[4]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[4]~output .bus_hold = "false";
defparam \dbg_pc[4]~output .open_drain_output = "false";
defparam \dbg_pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \dbg_pc[5]~output (
	.i(\pcreg_inst|pc[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[5]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[5]~output .bus_hold = "false";
defparam \dbg_pc[5]~output .open_drain_output = "false";
defparam \dbg_pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \dbg_pc[6]~output (
	.i(\pcreg_inst|pc[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[6]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[6]~output .bus_hold = "false";
defparam \dbg_pc[6]~output .open_drain_output = "false";
defparam \dbg_pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \dbg_pc[7]~output (
	.i(\pcreg_inst|pc[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[7]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[7]~output .bus_hold = "false";
defparam \dbg_pc[7]~output .open_drain_output = "false";
defparam \dbg_pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \dbg_pc[8]~output (
	.i(\pcreg_inst|pc[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[8]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[8]~output .bus_hold = "false";
defparam \dbg_pc[8]~output .open_drain_output = "false";
defparam \dbg_pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \dbg_pc[9]~output (
	.i(\pcreg_inst|pc [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[9]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[9]~output .bus_hold = "false";
defparam \dbg_pc[9]~output .open_drain_output = "false";
defparam \dbg_pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \dbg_pc[10]~output (
	.i(\pcreg_inst|pc [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[10]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[10]~output .bus_hold = "false";
defparam \dbg_pc[10]~output .open_drain_output = "false";
defparam \dbg_pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \dbg_pc[11]~output (
	.i(\pcreg_inst|pc [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[11]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[11]~output .bus_hold = "false";
defparam \dbg_pc[11]~output .open_drain_output = "false";
defparam \dbg_pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N42
cyclonev_io_obuf \dbg_pc[12]~output (
	.i(\pcreg_inst|pc [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[12]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[12]~output .bus_hold = "false";
defparam \dbg_pc[12]~output .open_drain_output = "false";
defparam \dbg_pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \dbg_pc[13]~output (
	.i(\pcreg_inst|pc [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[13]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[13]~output .bus_hold = "false";
defparam \dbg_pc[13]~output .open_drain_output = "false";
defparam \dbg_pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \dbg_pc[14]~output (
	.i(\pcreg_inst|pc [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[14]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[14]~output .bus_hold = "false";
defparam \dbg_pc[14]~output .open_drain_output = "false";
defparam \dbg_pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \dbg_pc[15]~output (
	.i(\pcreg_inst|pc [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[15]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[15]~output .bus_hold = "false";
defparam \dbg_pc[15]~output .open_drain_output = "false";
defparam \dbg_pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \dbg_pc[16]~output (
	.i(\pcreg_inst|pc [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[16]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[16]~output .bus_hold = "false";
defparam \dbg_pc[16]~output .open_drain_output = "false";
defparam \dbg_pc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \dbg_pc[17]~output (
	.i(\pcreg_inst|pc [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[17]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[17]~output .bus_hold = "false";
defparam \dbg_pc[17]~output .open_drain_output = "false";
defparam \dbg_pc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \dbg_pc[18]~output (
	.i(\pcreg_inst|pc [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[18]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[18]~output .bus_hold = "false";
defparam \dbg_pc[18]~output .open_drain_output = "false";
defparam \dbg_pc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \dbg_pc[19]~output (
	.i(\pcreg_inst|pc [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[19]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[19]~output .bus_hold = "false";
defparam \dbg_pc[19]~output .open_drain_output = "false";
defparam \dbg_pc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \dbg_pc[20]~output (
	.i(\pcreg_inst|pc [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[20]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[20]~output .bus_hold = "false";
defparam \dbg_pc[20]~output .open_drain_output = "false";
defparam \dbg_pc[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \dbg_pc[21]~output (
	.i(\pcreg_inst|pc [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[21]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[21]~output .bus_hold = "false";
defparam \dbg_pc[21]~output .open_drain_output = "false";
defparam \dbg_pc[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \dbg_pc[22]~output (
	.i(\pcreg_inst|pc [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[22]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[22]~output .bus_hold = "false";
defparam \dbg_pc[22]~output .open_drain_output = "false";
defparam \dbg_pc[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \dbg_pc[23]~output (
	.i(\pcreg_inst|pc [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[23]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[23]~output .bus_hold = "false";
defparam \dbg_pc[23]~output .open_drain_output = "false";
defparam \dbg_pc[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \dbg_pc[24]~output (
	.i(\pcreg_inst|pc [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[24]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[24]~output .bus_hold = "false";
defparam \dbg_pc[24]~output .open_drain_output = "false";
defparam \dbg_pc[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N36
cyclonev_io_obuf \dbg_pc[25]~output (
	.i(\pcreg_inst|pc [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[25]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[25]~output .bus_hold = "false";
defparam \dbg_pc[25]~output .open_drain_output = "false";
defparam \dbg_pc[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \dbg_pc[26]~output (
	.i(\pcreg_inst|pc [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[26]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[26]~output .bus_hold = "false";
defparam \dbg_pc[26]~output .open_drain_output = "false";
defparam \dbg_pc[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \dbg_pc[27]~output (
	.i(\pcreg_inst|pc [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[27]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[27]~output .bus_hold = "false";
defparam \dbg_pc[27]~output .open_drain_output = "false";
defparam \dbg_pc[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \dbg_pc[28]~output (
	.i(\pcreg_inst|pc [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[28]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[28]~output .bus_hold = "false";
defparam \dbg_pc[28]~output .open_drain_output = "false";
defparam \dbg_pc[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \dbg_pc[29]~output (
	.i(\pcreg_inst|pc [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[29]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[29]~output .bus_hold = "false";
defparam \dbg_pc[29]~output .open_drain_output = "false";
defparam \dbg_pc[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N53
cyclonev_io_obuf \dbg_pc[30]~output (
	.i(\pcreg_inst|pc [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[30]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[30]~output .bus_hold = "false";
defparam \dbg_pc[30]~output .open_drain_output = "false";
defparam \dbg_pc[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \dbg_pc[31]~output (
	.i(\pcreg_inst|pc [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_pc[31]),
	.obar());
// synopsys translate_off
defparam \dbg_pc[31]~output .bus_hold = "false";
defparam \dbg_pc[31]~output .open_drain_output = "false";
defparam \dbg_pc[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \dbg_instr[0]~output (
	.i(\imem_inst|RAM~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[0]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[0]~output .bus_hold = "false";
defparam \dbg_instr[0]~output .open_drain_output = "false";
defparam \dbg_instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \dbg_instr[1]~output (
	.i(\imem_inst|RAM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[1]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[1]~output .bus_hold = "false";
defparam \dbg_instr[1]~output .open_drain_output = "false";
defparam \dbg_instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \dbg_instr[2]~output (
	.i(\imem_inst|RAM~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[2]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[2]~output .bus_hold = "false";
defparam \dbg_instr[2]~output .open_drain_output = "false";
defparam \dbg_instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \dbg_instr[3]~output (
	.i(\imem_inst|RAM~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[3]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[3]~output .bus_hold = "false";
defparam \dbg_instr[3]~output .open_drain_output = "false";
defparam \dbg_instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \dbg_instr[4]~output (
	.i(\imem_inst|RAM~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[4]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[4]~output .bus_hold = "false";
defparam \dbg_instr[4]~output .open_drain_output = "false";
defparam \dbg_instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \dbg_instr[5]~output (
	.i(\imem_inst|RAM~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[5]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[5]~output .bus_hold = "false";
defparam \dbg_instr[5]~output .open_drain_output = "false";
defparam \dbg_instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \dbg_instr[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[6]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[6]~output .bus_hold = "false";
defparam \dbg_instr[6]~output .open_drain_output = "false";
defparam \dbg_instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \dbg_instr[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[7]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[7]~output .bus_hold = "false";
defparam \dbg_instr[7]~output .open_drain_output = "false";
defparam \dbg_instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \dbg_instr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[8]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[8]~output .bus_hold = "false";
defparam \dbg_instr[8]~output .open_drain_output = "false";
defparam \dbg_instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \dbg_instr[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[9]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[9]~output .bus_hold = "false";
defparam \dbg_instr[9]~output .open_drain_output = "false";
defparam \dbg_instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \dbg_instr[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[10]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[10]~output .bus_hold = "false";
defparam \dbg_instr[10]~output .open_drain_output = "false";
defparam \dbg_instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \dbg_instr[11]~output (
	.i(\imem_inst|RAM~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[11]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[11]~output .bus_hold = "false";
defparam \dbg_instr[11]~output .open_drain_output = "false";
defparam \dbg_instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \dbg_instr[12]~output (
	.i(\imem_inst|RAM~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[12]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[12]~output .bus_hold = "false";
defparam \dbg_instr[12]~output .open_drain_output = "false";
defparam \dbg_instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \dbg_instr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[13]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[13]~output .bus_hold = "false";
defparam \dbg_instr[13]~output .open_drain_output = "false";
defparam \dbg_instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \dbg_instr[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[14]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[14]~output .bus_hold = "false";
defparam \dbg_instr[14]~output .open_drain_output = "false";
defparam \dbg_instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \dbg_instr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[15]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[15]~output .bus_hold = "false";
defparam \dbg_instr[15]~output .open_drain_output = "false";
defparam \dbg_instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \dbg_instr[16]~output (
	.i(!\imem_inst|RAM~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[16]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[16]~output .bus_hold = "false";
defparam \dbg_instr[16]~output .open_drain_output = "false";
defparam \dbg_instr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \dbg_instr[17]~output (
	.i(\imem_inst|RAM~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[17]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[17]~output .bus_hold = "false";
defparam \dbg_instr[17]~output .open_drain_output = "false";
defparam \dbg_instr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \dbg_instr[18]~output (
	.i(\imem_inst|RAM~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[18]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[18]~output .bus_hold = "false";
defparam \dbg_instr[18]~output .open_drain_output = "false";
defparam \dbg_instr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \dbg_instr[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[19]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[19]~output .bus_hold = "false";
defparam \dbg_instr[19]~output .open_drain_output = "false";
defparam \dbg_instr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \dbg_instr[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[20]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[20]~output .bus_hold = "false";
defparam \dbg_instr[20]~output .open_drain_output = "false";
defparam \dbg_instr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \dbg_instr[21]~output (
	.i(\imem_inst|RAM~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[21]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[21]~output .bus_hold = "false";
defparam \dbg_instr[21]~output .open_drain_output = "false";
defparam \dbg_instr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \dbg_instr[22]~output (
	.i(\imem_inst|RAM~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[22]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[22]~output .bus_hold = "false";
defparam \dbg_instr[22]~output .open_drain_output = "false";
defparam \dbg_instr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \dbg_instr[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[23]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[23]~output .bus_hold = "false";
defparam \dbg_instr[23]~output .open_drain_output = "false";
defparam \dbg_instr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \dbg_instr[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[24]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[24]~output .bus_hold = "false";
defparam \dbg_instr[24]~output .open_drain_output = "false";
defparam \dbg_instr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \dbg_instr[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[25]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[25]~output .bus_hold = "false";
defparam \dbg_instr[25]~output .open_drain_output = "false";
defparam \dbg_instr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \dbg_instr[26]~output (
	.i(\imem_inst|RAM~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[26]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[26]~output .bus_hold = "false";
defparam \dbg_instr[26]~output .open_drain_output = "false";
defparam \dbg_instr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \dbg_instr[27]~output (
	.i(\imem_inst|RAM~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[27]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[27]~output .bus_hold = "false";
defparam \dbg_instr[27]~output .open_drain_output = "false";
defparam \dbg_instr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \dbg_instr[28]~output (
	.i(\imem_inst|RAM~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[28]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[28]~output .bus_hold = "false";
defparam \dbg_instr[28]~output .open_drain_output = "false";
defparam \dbg_instr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \dbg_instr[29]~output (
	.i(!\imem_inst|RAM~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[29]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[29]~output .bus_hold = "false";
defparam \dbg_instr[29]~output .open_drain_output = "false";
defparam \dbg_instr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \dbg_instr[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[30]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[30]~output .bus_hold = "false";
defparam \dbg_instr[30]~output .open_drain_output = "false";
defparam \dbg_instr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \dbg_instr[31]~output (
	.i(\imem_inst|RAM~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dbg_instr[31]),
	.obar());
// synopsys translate_off
defparam \dbg_instr[31]~output .bus_hold = "false";
defparam \dbg_instr[31]~output .open_drain_output = "false";
defparam \dbg_instr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \pc_adder|Add0~1 (
// Equation(s):
// \pc_adder|Add0~1_sumout  = SUM(( \pcreg_inst|pc[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \pc_adder|Add0~2  = CARRY(( \pcreg_inst|pc[2]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~1_sumout ),
	.cout(\pc_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~1 .extended_lut = "off";
defparam \pc_adder|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \pc_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \pc_adder|Add0~5 (
// Equation(s):
// \pc_adder|Add0~5_sumout  = SUM(( \pcreg_inst|pc [3] ) + ( GND ) + ( \pc_adder|Add0~2  ))
// \pc_adder|Add0~6  = CARRY(( \pcreg_inst|pc [3] ) + ( GND ) + ( \pc_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~5_sumout ),
	.cout(\pc_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~5 .extended_lut = "off";
defparam \pc_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N41
dffeas \pcreg_inst|pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_adder|Add0~5_sumout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[3] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \pcreg_inst|pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[2] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \ctrl_inst|alu_op[1]~1 (
// Equation(s):
// \ctrl_inst|alu_op[1]~1_combout  = ( \imem_inst|RAM~0_combout  & ( (!\pcreg_inst|pc [3] & \pcreg_inst|pc [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [3]),
	.datad(!\pcreg_inst|pc [2]),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|alu_op[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|alu_op[1]~1 .extended_lut = "off";
defparam \ctrl_inst|alu_op[1]~1 .lut_mask = 64'h0000000000F000F0;
defparam \ctrl_inst|alu_op[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N20
dffeas \pcreg_inst|pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[5] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N50
dffeas \pcreg_inst|pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[4] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \pc_adder|Add0~9 (
// Equation(s):
// \pc_adder|Add0~9_sumout  = SUM(( \pcreg_inst|pc [4] ) + ( GND ) + ( \pc_adder|Add0~6  ))
// \pc_adder|Add0~10  = CARRY(( \pcreg_inst|pc [4] ) + ( GND ) + ( \pc_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~9_sumout ),
	.cout(\pc_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~9 .extended_lut = "off";
defparam \pc_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \pc_adder|Add0~13 (
// Equation(s):
// \pc_adder|Add0~13_sumout  = SUM(( \pcreg_inst|pc [5] ) + ( GND ) + ( \pc_adder|Add0~10  ))
// \pc_adder|Add0~14  = CARRY(( \pcreg_inst|pc [5] ) + ( GND ) + ( \pc_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~13_sumout ),
	.cout(\pc_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~13 .extended_lut = "off";
defparam \pc_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \imem_inst|RAM~3 (
// Equation(s):
// \imem_inst|RAM~3_combout  = ( !\pcreg_inst|pc[2]~DUPLICATE_q  & ( \imem_inst|RAM~2_combout  & ( (!\pcreg_inst|pc[4]~DUPLICATE_q  & (!\pcreg_inst|pc [3] & !\pcreg_inst|pc[5]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc [3]),
	.datad(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datae(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.dataf(!\imem_inst|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~3 .extended_lut = "off";
defparam \imem_inst|RAM~3 .lut_mask = 64'h00000000C0000000;
defparam \imem_inst|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N55
dffeas \pcreg_inst|pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[7] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N35
dffeas \pcreg_inst|pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[6] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \pc_adder|Add0~17 (
// Equation(s):
// \pc_adder|Add0~17_sumout  = SUM(( \pcreg_inst|pc [6] ) + ( GND ) + ( \pc_adder|Add0~14  ))
// \pc_adder|Add0~18  = CARRY(( \pcreg_inst|pc [6] ) + ( GND ) + ( \pc_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~17_sumout ),
	.cout(\pc_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~17 .extended_lut = "off";
defparam \pc_adder|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \pc_adder|Add0~21 (
// Equation(s):
// \pc_adder|Add0~21_sumout  = SUM(( \pcreg_inst|pc [7] ) + ( GND ) + ( \pc_adder|Add0~18  ))
// \pc_adder|Add0~22  = CARRY(( \pcreg_inst|pc [7] ) + ( GND ) + ( \pc_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~21_sumout ),
	.cout(\pc_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~21 .extended_lut = "off";
defparam \pc_adder|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \pc_adder|Add0~25 (
// Equation(s):
// \pc_adder|Add0~25_sumout  = SUM(( \pcreg_inst|pc[8]~DUPLICATE_q  ) + ( GND ) + ( \pc_adder|Add0~22  ))
// \pc_adder|Add0~26  = CARRY(( \pcreg_inst|pc[8]~DUPLICATE_q  ) + ( GND ) + ( \pc_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\pcreg_inst|pc[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~25_sumout ),
	.cout(\pc_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~25 .extended_lut = "off";
defparam \pc_adder|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \imem_inst|RAM~6 (
// Equation(s):
// \imem_inst|RAM~6_combout  = ( !\pcreg_inst|pc [3] & ( (\imem_inst|RAM~2_combout  & (!\pcreg_inst|pc[5]~DUPLICATE_q  & (!\pcreg_inst|pc[4]~DUPLICATE_q  & \pcreg_inst|pc [2]))) ) )

	.dataa(!\imem_inst|RAM~2_combout ),
	.datab(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc [2]),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~6 .extended_lut = "off";
defparam \imem_inst|RAM~6 .lut_mask = 64'h0040004000000000;
defparam \imem_inst|RAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N9
cyclonev_lcell_comb \br_adder|Add0~5 (
// Equation(s):
// \br_adder|Add0~5_sumout  = SUM(( \pc_adder|Add0~13_sumout  ) + ( \imem_inst|RAM~3_combout  ) + ( \br_adder|Add0~2  ))
// \br_adder|Add0~6  = CARRY(( \pc_adder|Add0~13_sumout  ) + ( \imem_inst|RAM~3_combout  ) + ( \br_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~3_combout ),
	.datad(!\pc_adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~5_sumout ),
	.cout(\br_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~5 .extended_lut = "off";
defparam \br_adder|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N12
cyclonev_lcell_comb \br_adder|Add0~9 (
// Equation(s):
// \br_adder|Add0~9_sumout  = SUM(( \pc_adder|Add0~17_sumout  ) + ( \imem_inst|RAM~6_combout  ) + ( \br_adder|Add0~6  ))
// \br_adder|Add0~10  = CARRY(( \pc_adder|Add0~17_sumout  ) + ( \imem_inst|RAM~6_combout  ) + ( \br_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~6_combout ),
	.datad(!\pc_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~9_sumout ),
	.cout(\br_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~9 .extended_lut = "off";
defparam \br_adder|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N15
cyclonev_lcell_comb \br_adder|Add0~13 (
// Equation(s):
// \br_adder|Add0~13_sumout  = SUM(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~21_sumout  ) + ( \br_adder|Add0~10  ))
// \br_adder|Add0~14  = CARRY(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~21_sumout  ) + ( \br_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~21_sumout ),
	.datad(!\imem_inst|RAM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~13_sumout ),
	.cout(\br_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~13 .extended_lut = "off";
defparam \br_adder|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N18
cyclonev_lcell_comb \br_adder|Add0~17 (
// Equation(s):
// \br_adder|Add0~17_sumout  = SUM(( \pc_adder|Add0~25_sumout  ) + ( GND ) + ( \br_adder|Add0~14  ))
// \br_adder|Add0~18  = CARRY(( \pc_adder|Add0~25_sumout  ) + ( GND ) + ( \br_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~17_sumout ),
	.cout(\br_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~17 .extended_lut = "off";
defparam \br_adder|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \pc_next~19 (
// Equation(s):
// \pc_next~19_combout  = ( \pc_adder|Add0~25_sumout  & ( \br_adder|Add0~17_sumout  ) ) # ( !\pc_adder|Add0~25_sumout  & ( \br_adder|Add0~17_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~6_combout  & \pc_next~14_combout ))) ) ) ) # ( 
// \pc_adder|Add0~25_sumout  & ( !\br_adder|Add0~17_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~14_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~14_combout ),
	.datae(!\pc_adder|Add0~25_sumout ),
	.dataf(!\br_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~19 .extended_lut = "off";
defparam \pc_next~19 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N8
dffeas \pcreg_inst|pc[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[8]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \pc_adder|Add0~29 (
// Equation(s):
// \pc_adder|Add0~29_sumout  = SUM(( \pcreg_inst|pc[9]~DUPLICATE_q  ) + ( GND ) + ( \pc_adder|Add0~26  ))
// \pc_adder|Add0~30  = CARRY(( \pcreg_inst|pc[9]~DUPLICATE_q  ) + ( GND ) + ( \pc_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~29_sumout ),
	.cout(\pc_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~29 .extended_lut = "off";
defparam \pc_adder|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N21
cyclonev_lcell_comb \br_adder|Add0~21 (
// Equation(s):
// \br_adder|Add0~21_sumout  = SUM(( \pc_adder|Add0~29_sumout  ) + ( GND ) + ( \br_adder|Add0~18  ))
// \br_adder|Add0~22  = CARRY(( \pc_adder|Add0~29_sumout  ) + ( GND ) + ( \br_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~21_sumout ),
	.cout(\br_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~21 .extended_lut = "off";
defparam \br_adder|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \pc_next~20 (
// Equation(s):
// \pc_next~20_combout  = ( \pc_adder|Add0~29_sumout  & ( \br_adder|Add0~21_sumout  ) ) # ( !\pc_adder|Add0~29_sumout  & ( \br_adder|Add0~21_sumout  & ( (\pc_next~6_combout  & (\pc_next~1_combout  & (\pc_next~14_combout  & \pc_next~3_combout ))) ) ) ) # ( 
// \pc_adder|Add0~29_sumout  & ( !\br_adder|Add0~21_sumout  & ( (!\pc_next~6_combout ) # ((!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~6_combout ),
	.datab(!\pc_next~1_combout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~29_sumout ),
	.dataf(!\br_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~20 .extended_lut = "off";
defparam \pc_next~20 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N59
dffeas \pcreg_inst|pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N51
cyclonev_lcell_comb \imem_inst|RAM~4 (
// Equation(s):
// \imem_inst|RAM~4_combout  = ( \pcreg_inst|pc [2] & ( (!\pcreg_inst|pc[5]~DUPLICATE_q  & !\pcreg_inst|pc[4]~DUPLICATE_q ) ) ) # ( !\pcreg_inst|pc [2] & ( (!\pcreg_inst|pc [3] & (!\pcreg_inst|pc[5]~DUPLICATE_q  & \pcreg_inst|pc[4]~DUPLICATE_q )) ) )

	.dataa(!\pcreg_inst|pc [3]),
	.datab(gnd),
	.datac(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~4 .extended_lut = "off";
defparam \imem_inst|RAM~4 .lut_mask = 64'h00A000A0F000F000;
defparam \imem_inst|RAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \imem_inst|RAM~17 (
// Equation(s):
// \imem_inst|RAM~17_combout  = ( !\pcreg_inst|pc[6]~DUPLICATE_q  & ( \imem_inst|RAM~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pcreg_inst|pc[6]~DUPLICATE_q ),
	.dataf(!\imem_inst|RAM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~17 .extended_lut = "off";
defparam \imem_inst|RAM~17 .lut_mask = 64'h00000000FFFF0000;
defparam \imem_inst|RAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \imem_inst|RAM~1 (
// Equation(s):
// \imem_inst|RAM~1_combout  = ( \pcreg_inst|pc[2]~DUPLICATE_q  & ( \imem_inst|RAM~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_inst|RAM~0_combout ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~1 .extended_lut = "off";
defparam \imem_inst|RAM~1 .lut_mask = 64'h0000000000FF00FF;
defparam \imem_inst|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N0
cyclonev_lcell_comb \br_adder|Add0~118 (
// Equation(s):
// \br_adder|Add0~118_cout  = CARRY(( \pc_adder|Add0~1_sumout  ) + ( \imem_inst|RAM~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~1_combout ),
	.datad(!\pc_adder|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\br_adder|Add0~118_cout ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~118 .extended_lut = "off";
defparam \br_adder|Add0~118 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N3
cyclonev_lcell_comb \br_adder|Add0~114 (
// Equation(s):
// \br_adder|Add0~114_cout  = CARRY(( \imem_inst|RAM~3_combout  ) + ( \pc_adder|Add0~5_sumout  ) + ( \br_adder|Add0~118_cout  ))

	.dataa(!\pc_adder|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\imem_inst|RAM~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\br_adder|Add0~114_cout ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~114 .extended_lut = "off";
defparam \br_adder|Add0~114 .lut_mask = 64'h0000AAAA00000F0F;
defparam \br_adder|Add0~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N6
cyclonev_lcell_comb \br_adder|Add0~1 (
// Equation(s):
// \br_adder|Add0~1_sumout  = SUM(( \pc_adder|Add0~9_sumout  ) + ( (!\pcreg_inst|pc[9]~DUPLICATE_q  & (!\pcreg_inst|pc[8]~DUPLICATE_q  & (!\pcreg_inst|pc[7]~DUPLICATE_q  & \imem_inst|RAM~17_combout ))) ) + ( \br_adder|Add0~114_cout  ))
// \br_adder|Add0~2  = CARRY(( \pc_adder|Add0~9_sumout  ) + ( (!\pcreg_inst|pc[9]~DUPLICATE_q  & (!\pcreg_inst|pc[8]~DUPLICATE_q  & (!\pcreg_inst|pc[7]~DUPLICATE_q  & \imem_inst|RAM~17_combout ))) ) + ( \br_adder|Add0~114_cout  ))

	.dataa(!\pcreg_inst|pc[9]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc[8]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[7]~DUPLICATE_q ),
	.datad(!\pc_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~17_combout ),
	.datag(gnd),
	.cin(\br_adder|Add0~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~1_sumout ),
	.cout(\br_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~1 .extended_lut = "off";
defparam \br_adder|Add0~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \br_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N18
cyclonev_lcell_comb \pc_next~16 (
// Equation(s):
// \pc_next~16_combout  = ( \pc_next~6_combout  & ( \pc_next~14_combout  & ( (!\pc_next~3_combout  & (\pc_adder|Add0~13_sumout )) # (\pc_next~3_combout  & ((!\pc_next~1_combout  & (\pc_adder|Add0~13_sumout )) # (\pc_next~1_combout  & 
// ((\br_adder|Add0~5_sumout ))))) ) ) ) # ( !\pc_next~6_combout  & ( \pc_next~14_combout  & ( \pc_adder|Add0~13_sumout  ) ) ) # ( \pc_next~6_combout  & ( !\pc_next~14_combout  & ( \pc_adder|Add0~13_sumout  ) ) ) # ( !\pc_next~6_combout  & ( 
// !\pc_next~14_combout  & ( \pc_adder|Add0~13_sumout  ) ) )

	.dataa(!\pc_adder|Add0~13_sumout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\br_adder|Add0~5_sumout ),
	.datae(!\pc_next~6_combout ),
	.dataf(!\pc_next~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~16 .extended_lut = "off";
defparam \pc_next~16 .lut_mask = 64'h5555555555555457;
defparam \pc_next~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \pcreg_inst|pc[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \imem_inst|RAM~7 (
// Equation(s):
// \imem_inst|RAM~7_combout  = ( \imem_inst|RAM~2_combout  & ( (!\pcreg_inst|pc [2] & (!\pcreg_inst|pc[4]~DUPLICATE_q  & (!\pcreg_inst|pc[5]~DUPLICATE_q  & \pcreg_inst|pc [3]))) ) )

	.dataa(!\pcreg_inst|pc [2]),
	.datab(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc [3]),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~7 .extended_lut = "off";
defparam \imem_inst|RAM~7 .lut_mask = 64'h0000000000800080;
defparam \imem_inst|RAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \imem_inst|RAM~15 (
// Equation(s):
// \imem_inst|RAM~15_combout  = ( \pcreg_inst|pc [3] & ( (!\pcreg_inst|pc [5] & ((\pcreg_inst|pc[4]~DUPLICATE_q ) # (\pcreg_inst|pc[2]~DUPLICATE_q ))) ) ) # ( !\pcreg_inst|pc [3] & ( (!\pcreg_inst|pc [5] & !\pcreg_inst|pc[4]~DUPLICATE_q ) ) )

	.dataa(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [5]),
	.datad(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~15 .extended_lut = "off";
defparam \imem_inst|RAM~15 .lut_mask = 64'hF000F00050F050F0;
defparam \imem_inst|RAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \imem_inst|RAM~13 (
// Equation(s):
// \imem_inst|RAM~13_combout  = ( \pcreg_inst|pc [3] & ( (!\pcreg_inst|pc [5] & (\pcreg_inst|pc[2]~DUPLICATE_q  & !\pcreg_inst|pc[4]~DUPLICATE_q )) ) ) # ( !\pcreg_inst|pc [3] & ( (!\pcreg_inst|pc [5] & (!\pcreg_inst|pc[2]~DUPLICATE_q  & 
// \pcreg_inst|pc[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pcreg_inst|pc [5]),
	.datac(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~13 .extended_lut = "off";
defparam \imem_inst|RAM~13 .lut_mask = 64'h00C000C00C000C00;
defparam \imem_inst|RAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \ctrl_inst|alu_op[1]~0 (
// Equation(s):
// \ctrl_inst|alu_op[1]~0_combout  = ( \imem_inst|RAM~15_combout  & ( \imem_inst|RAM~13_combout  & ( ((!\pcreg_inst|pc [3] & (\imem_inst|RAM~0_combout  & \pcreg_inst|pc [2]))) # (\imem_inst|RAM~2_combout ) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( 
// \imem_inst|RAM~13_combout  & ( ((!\pcreg_inst|pc [3] & (\imem_inst|RAM~0_combout  & \pcreg_inst|pc [2]))) # (\imem_inst|RAM~2_combout ) ) ) ) # ( \imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( !\imem_inst|RAM~2_combout  $ 
// ((((!\imem_inst|RAM~0_combout ) # (!\pcreg_inst|pc [2])) # (\pcreg_inst|pc [3]))) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( (!\pcreg_inst|pc [3] & (\imem_inst|RAM~0_combout  & \pcreg_inst|pc [2])) ) ) )

	.dataa(!\imem_inst|RAM~2_combout ),
	.datab(!\pcreg_inst|pc [3]),
	.datac(!\imem_inst|RAM~0_combout ),
	.datad(!\pcreg_inst|pc [2]),
	.datae(!\imem_inst|RAM~15_combout ),
	.dataf(!\imem_inst|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|alu_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|alu_op[1]~0 .extended_lut = "off";
defparam \ctrl_inst|alu_op[1]~0 .lut_mask = 64'h000C5559555D555D;
defparam \ctrl_inst|alu_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \alu_ctrl_inst|r_type_sel[4]~0 (
// Equation(s):
// \alu_ctrl_inst|r_type_sel[4]~0_combout  = ( !\pcreg_inst|pc[5]~DUPLICATE_q  & ( (\imem_inst|RAM~2_combout  & ((!\pcreg_inst|pc [4] & ((!\pcreg_inst|pc [3]))) # (\pcreg_inst|pc [4] & (\pcreg_inst|pc[2]~DUPLICATE_q )))) ) )

	.dataa(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc [3]),
	.datac(!\imem_inst|RAM~2_combout ),
	.datad(!\pcreg_inst|pc [4]),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_ctrl_inst|r_type_sel[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_ctrl_inst|r_type_sel[4]~0 .extended_lut = "off";
defparam \alu_ctrl_inst|r_type_sel[4]~0 .lut_mask = 64'h0C050C0500000000;
defparam \alu_ctrl_inst|r_type_sel[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N33
cyclonev_lcell_comb \alu_ctrl_inst|alu_sel[2]~0 (
// Equation(s):
// \alu_ctrl_inst|alu_sel[2]~0_combout  = ( \ctrl_inst|alu_op[1]~1_combout  & ( \ctrl_inst|alu_op[1]~0_combout  ) ) # ( !\ctrl_inst|alu_op[1]~1_combout  & ( (!\imem_inst|RAM~7_combout  & (!\ctrl_inst|alu_op[1]~0_combout  & 
// ((\alu_ctrl_inst|r_type_sel[4]~0_combout ) # (\imem_inst|RAM~5_combout )))) ) )

	.dataa(!\imem_inst|RAM~7_combout ),
	.datab(!\imem_inst|RAM~5_combout ),
	.datac(!\ctrl_inst|alu_op[1]~0_combout ),
	.datad(!\alu_ctrl_inst|r_type_sel[4]~0_combout ),
	.datae(gnd),
	.dataf(!\ctrl_inst|alu_op[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_ctrl_inst|alu_sel[2]~0 .extended_lut = "off";
defparam \alu_ctrl_inst|alu_sel[2]~0 .lut_mask = 64'h20A020A00F0F0F0F;
defparam \alu_ctrl_inst|alu_sel[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \imem_inst|RAM~10 (
// Equation(s):
// \imem_inst|RAM~10_combout  = ( !\pcreg_inst|pc[5]~DUPLICATE_q  & ( (!\pcreg_inst|pc[2]~DUPLICATE_q  & (\pcreg_inst|pc [3] & !\pcreg_inst|pc [4])) # (\pcreg_inst|pc[2]~DUPLICATE_q  & (!\pcreg_inst|pc [3] & \pcreg_inst|pc [4])) ) )

	.dataa(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [3]),
	.datad(!\pcreg_inst|pc [4]),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~10 .extended_lut = "off";
defparam \imem_inst|RAM~10 .lut_mask = 64'h0A500A5000000000;
defparam \imem_inst|RAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \imem_inst|RAM~11 (
// Equation(s):
// \imem_inst|RAM~11_combout  = (\imem_inst|RAM~10_combout  & \imem_inst|RAM~2_combout )

	.dataa(!\imem_inst|RAM~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_inst|RAM~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~11 .extended_lut = "off";
defparam \imem_inst|RAM~11 .lut_mask = 64'h0055005500550055;
defparam \imem_inst|RAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \rf_inst|registers[2][8]~feeder (
// Equation(s):
// \rf_inst|registers[2][8]~feeder_combout  = ( \alu_inst|y[8]~68_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[8]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][8]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \imem_inst|RAM~14 (
// Equation(s):
// \imem_inst|RAM~14_combout  = ( \imem_inst|RAM~13_combout  & ( \imem_inst|RAM~2_combout  ) )

	.dataa(!\imem_inst|RAM~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~14 .extended_lut = "off";
defparam \imem_inst|RAM~14 .lut_mask = 64'h0000000055555555;
defparam \imem_inst|RAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \ctrl_inst|Equal0~0 (
// Equation(s):
// \ctrl_inst|Equal0~0_combout  = ( \imem_inst|RAM~16_combout  & ( (!\imem_inst|RAM~12_combout  & \imem_inst|RAM~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\imem_inst|RAM~14_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|Equal0~0 .extended_lut = "off";
defparam \ctrl_inst|Equal0~0 .lut_mask = 64'h0000000000F000F0;
defparam \ctrl_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \ctrl_inst|Equal0~1 (
// Equation(s):
// \ctrl_inst|Equal0~1_combout  = ( \imem_inst|RAM~15_combout  & ( \imem_inst|RAM~13_combout  & ( ((\pcreg_inst|pc[2]~DUPLICATE_q  & (!\pcreg_inst|pc [3] & \imem_inst|RAM~0_combout ))) # (\imem_inst|RAM~2_combout ) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( 
// \imem_inst|RAM~13_combout  & ( ((\pcreg_inst|pc[2]~DUPLICATE_q  & (!\pcreg_inst|pc [3] & \imem_inst|RAM~0_combout ))) # (\imem_inst|RAM~2_combout ) ) ) ) # ( \imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( ((\pcreg_inst|pc[2]~DUPLICATE_q  & 
// (!\pcreg_inst|pc [3] & \imem_inst|RAM~0_combout ))) # (\imem_inst|RAM~2_combout ) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( (\pcreg_inst|pc[2]~DUPLICATE_q  & (!\pcreg_inst|pc [3] & \imem_inst|RAM~0_combout )) ) ) )

	.dataa(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc [3]),
	.datac(!\imem_inst|RAM~0_combout ),
	.datad(!\imem_inst|RAM~2_combout ),
	.datae(!\imem_inst|RAM~15_combout ),
	.dataf(!\imem_inst|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_inst|Equal0~1 .extended_lut = "off";
defparam \ctrl_inst|Equal0~1 .lut_mask = 64'h040404FF04FF04FF;
defparam \ctrl_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N21
cyclonev_lcell_comb \imem_inst|RAM~9 (
// Equation(s):
// \imem_inst|RAM~9_combout  = ( !\pcreg_inst|pc[4]~DUPLICATE_q  & ( (\imem_inst|RAM~2_combout  & (!\pcreg_inst|pc[5]~DUPLICATE_q  & ((\pcreg_inst|pc [2]) # (\pcreg_inst|pc [3])))) ) )

	.dataa(!\imem_inst|RAM~2_combout ),
	.datab(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc [3]),
	.datad(!\pcreg_inst|pc [2]),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~9 .extended_lut = "off";
defparam \imem_inst|RAM~9 .lut_mask = 64'h0444044400000000;
defparam \imem_inst|RAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N6
cyclonev_lcell_comb \imem_inst|RAM~8 (
// Equation(s):
// \imem_inst|RAM~8_combout  = ( \pcreg_inst|pc [2] & ( (!\pcreg_inst|pc [3]) # ((!\imem_inst|RAM~2_combout ) # (\pcreg_inst|pc[5]~DUPLICATE_q )) ) ) # ( !\pcreg_inst|pc [2] & ( (!\imem_inst|RAM~2_combout ) # ((!\pcreg_inst|pc [3] $ 
// (!\pcreg_inst|pc[4]~DUPLICATE_q )) # (\pcreg_inst|pc[5]~DUPLICATE_q )) ) )

	.dataa(!\pcreg_inst|pc [3]),
	.datab(!\imem_inst|RAM~2_combout ),
	.datac(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~8 .extended_lut = "off";
defparam \imem_inst|RAM~8 .lut_mask = 64'hDFEFDFEFEFEFEFEF;
defparam \imem_inst|RAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N9
cyclonev_lcell_comb \rf_inst|always0~0 (
// Equation(s):
// \rf_inst|always0~0_combout  = ( \imem_inst|RAM~16_combout  & ( \imem_inst|RAM~12_combout  ) ) # ( !\imem_inst|RAM~16_combout  & ( \imem_inst|RAM~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\imem_inst|RAM~14_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|always0~0 .extended_lut = "off";
defparam \rf_inst|always0~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \rf_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N0
cyclonev_lcell_comb \rf_inst|registers[2][31]~0 (
// Equation(s):
// \rf_inst|registers[2][31]~0_combout  = ( \imem_inst|RAM~8_combout  & ( !\rf_inst|always0~0_combout  & ( (\ctrl_inst|Equal0~1_combout  & (!\imem_inst|RAM~0_combout  & \imem_inst|RAM~9_combout )) ) ) )

	.dataa(!\ctrl_inst|Equal0~1_combout ),
	.datab(!\imem_inst|RAM~0_combout ),
	.datac(gnd),
	.datad(!\imem_inst|RAM~9_combout ),
	.datae(!\imem_inst|RAM~8_combout ),
	.dataf(!\rf_inst|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][31]~0 .extended_lut = "off";
defparam \rf_inst|registers[2][31]~0 .lut_mask = 64'h0000004400000000;
defparam \rf_inst|registers[2][31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N40
dffeas \rf_inst|registers[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][8] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N9
cyclonev_lcell_comb \rf_inst|registers[1][31]~1 (
// Equation(s):
// \rf_inst|registers[1][31]~1_combout  = ( !\imem_inst|RAM~0_combout  & ( (!\imem_inst|RAM~9_combout  & (!\imem_inst|RAM~8_combout  & (!\rf_inst|always0~0_combout  & \ctrl_inst|Equal0~1_combout ))) ) )

	.dataa(!\imem_inst|RAM~9_combout ),
	.datab(!\imem_inst|RAM~8_combout ),
	.datac(!\rf_inst|always0~0_combout ),
	.datad(!\ctrl_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[1][31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[1][31]~1 .extended_lut = "off";
defparam \rf_inst|registers[1][31]~1 .lut_mask = 64'h0080008000000000;
defparam \rf_inst|registers[1][31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \rf_inst|registers[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[8]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][8] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N0
cyclonev_lcell_comb \rf_inst|registers[3][31]~2 (
// Equation(s):
// \rf_inst|registers[3][31]~2_combout  = ( \imem_inst|RAM~2_combout  & ( !\pcreg_inst|pc [2] & ( (!\pcreg_inst|pc[4]~DUPLICATE_q  & (\pcreg_inst|pc [3] & !\pcreg_inst|pc[5]~DUPLICATE_q )) ) ) )

	.dataa(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [3]),
	.datad(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datae(!\imem_inst|RAM~2_combout ),
	.dataf(!\pcreg_inst|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[3][31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[3][31]~2 .extended_lut = "off";
defparam \rf_inst|registers[3][31]~2 .lut_mask = 64'h00000A0000000000;
defparam \rf_inst|registers[3][31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \rf_inst|registers[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[8]~68_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][8] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \rf_inst|rd1[8]~44 (
// Equation(s):
// \rf_inst|rd1[8]~44_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][8]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][8]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(gnd),
	.datab(!\rf_inst|registers[1][8]~q ),
	.datac(!\rf_inst|registers[3][8]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[8]~44 .extended_lut = "off";
defparam \rf_inst|rd1[8]~44 .lut_mask = 64'h003300330F0F0F0F;
defparam \rf_inst|rd1[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \alu_inst|Equal0~1 (
// Equation(s):
// \alu_inst|Equal0~1_combout  = ( \imem_inst|RAM~15_combout  & ( \imem_inst|RAM~13_combout  & ( (!\imem_inst|RAM~2_combout  & (\pcreg_inst|pc [2] & (\imem_inst|RAM~0_combout  & !\pcreg_inst|pc [3]))) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( 
// \imem_inst|RAM~13_combout  & ( (!\imem_inst|RAM~2_combout  & (\pcreg_inst|pc [2] & (\imem_inst|RAM~0_combout  & !\pcreg_inst|pc [3]))) ) ) ) # ( \imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( (!\imem_inst|RAM~2_combout  & (\pcreg_inst|pc 
// [2] & (\imem_inst|RAM~0_combout  & !\pcreg_inst|pc [3]))) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( !\imem_inst|RAM~13_combout  & ( (\pcreg_inst|pc [2] & (\imem_inst|RAM~0_combout  & !\pcreg_inst|pc [3])) ) ) )

	.dataa(!\imem_inst|RAM~2_combout ),
	.datab(!\pcreg_inst|pc [2]),
	.datac(!\imem_inst|RAM~0_combout ),
	.datad(!\pcreg_inst|pc [3]),
	.datae(!\imem_inst|RAM~15_combout ),
	.dataf(!\imem_inst|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Equal0~1 .extended_lut = "off";
defparam \alu_inst|Equal0~1 .lut_mask = 64'h0300020002000200;
defparam \alu_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \alu_inst|Equal0~0 (
// Equation(s):
// \alu_inst|Equal0~0_combout  = ( \ctrl_inst|alu_op[1]~0_combout  ) # ( !\ctrl_inst|alu_op[1]~0_combout  & ( (\imem_inst|RAM~7_combout  & (!\ctrl_inst|alu_op[1]~1_combout  & !\imem_inst|RAM~5_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~7_combout ),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(!\imem_inst|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\ctrl_inst|alu_op[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Equal0~0 .extended_lut = "off";
defparam \alu_inst|Equal0~0 .lut_mask = 64'h30003000FFFFFFFF;
defparam \alu_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \alu_inst|y[30]~16 (
// Equation(s):
// \alu_inst|y[30]~16_combout  = ( !\alu_ctrl_inst|alu_sel[2]~0_combout  & ( (\alu_inst|Equal1~0_combout ) # (\alu_inst|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[30]~16 .extended_lut = "off";
defparam \alu_inst|y[30]~16 .lut_mask = 64'h3F3F3F3F00000000;
defparam \alu_inst|y[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \rf_inst|Equal0~0 (
// Equation(s):
// \rf_inst|Equal0~0_combout  = ( \pcreg_inst|pc [3] & ( (\imem_inst|RAM~10_combout  & \imem_inst|RAM~2_combout ) ) ) # ( !\pcreg_inst|pc [3] & ( (!\imem_inst|RAM~10_combout  & (((\imem_inst|RAM~0_combout  & \pcreg_inst|pc [2])))) # 
// (\imem_inst|RAM~10_combout  & (((\imem_inst|RAM~0_combout  & \pcreg_inst|pc [2])) # (\imem_inst|RAM~2_combout ))) ) )

	.dataa(!\imem_inst|RAM~10_combout ),
	.datab(!\imem_inst|RAM~2_combout ),
	.datac(!\imem_inst|RAM~0_combout ),
	.datad(!\pcreg_inst|pc [2]),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|Equal0~0 .extended_lut = "off";
defparam \rf_inst|Equal0~0 .lut_mask = 64'h111F111F11111111;
defparam \rf_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N58
dffeas \rf_inst|registers[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[7]~57_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][7] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \rf_inst|registers[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[7]~57_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][7] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \rf_inst|rd1[7]~20 (
// Equation(s):
// \rf_inst|rd1[7]~20_combout  = ( \rf_inst|registers[3][7]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][7]~q )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[2][7]~q )) # (\imem_inst|RAM~11_combout 
// ))) ) ) # ( !\rf_inst|registers[3][7]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][7]~q )))) # (\imem_inst|RAM~12_combout  & (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][7]~q ))) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][7]~q ),
	.datad(!\rf_inst|registers[1][7]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[7]~20 .extended_lut = "off";
defparam \rf_inst|rd1[7]~20 .lut_mask = 64'h0426042615371537;
defparam \rf_inst|rd1[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \rf_inst|rd1[7]~51 (
// Equation(s):
// \rf_inst|rd1[7]~51_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][7]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][7]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(gnd),
	.datab(!\rf_inst|registers[1][7]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\rf_inst|registers[3][7]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[7]~51 .extended_lut = "off";
defparam \rf_inst|rd1[7]~51 .lut_mask = 64'h0303030300FF00FF;
defparam \rf_inst|rd1[7]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \rf_inst|registers[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[6]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][6] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N32
dffeas \rf_inst|registers[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[6]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][6] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \rf_inst|rd1[6]~31 (
// Equation(s):
// \rf_inst|rd1[6]~31_combout  = ( \rf_inst|registers[2][6]~DUPLICATE_q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][6]~q )))) # (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout ) # 
// ((\rf_inst|registers[3][6]~q )))) ) ) # ( !\rf_inst|registers[2][6]~DUPLICATE_q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][6]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][6]~q )))) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[3][6]~q ),
	.datad(!\rf_inst|registers[1][6]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[6]~31 .extended_lut = "off";
defparam \rf_inst|rd1[6]~31 .lut_mask = 64'h0123012345674567;
defparam \rf_inst|rd1[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \rf_inst|registers[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[6]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][6] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \rf_inst|rd1[6]~52 (
// Equation(s):
// \rf_inst|rd1[6]~52_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][6]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][6]~q ) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[1][6]~q ),
	.datad(!\rf_inst|registers[3][6]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[6]~52 .extended_lut = "off";
defparam \rf_inst|rd1[6]~52 .lut_mask = 64'h0303030300FF00FF;
defparam \rf_inst|rd1[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N39
cyclonev_lcell_comb \alu_inst|Equal5~0 (
// Equation(s):
// \alu_inst|Equal5~0_combout  = ( \ctrl_inst|alu_op[1]~0_combout  & ( !\ctrl_inst|alu_op[1]~1_combout  ) ) # ( !\ctrl_inst|alu_op[1]~0_combout  & ( (\imem_inst|RAM~7_combout  & (!\ctrl_inst|alu_op[1]~1_combout  & !\imem_inst|RAM~5_combout )) ) )

	.dataa(!\imem_inst|RAM~7_combout ),
	.datab(gnd),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(!\imem_inst|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\ctrl_inst|alu_op[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Equal5~0 .extended_lut = "off";
defparam \alu_inst|Equal5~0 .lut_mask = 64'h50005000F0F0F0F0;
defparam \alu_inst|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \rf_inst|registers[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[5]~19_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][5] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \rf_inst|registers[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[5]~19_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][5] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N51
cyclonev_lcell_comb \rf_inst|rd1[5]~26 (
// Equation(s):
// \rf_inst|rd1[5]~26_combout  = ( \rf_inst|registers[2][5]~DUPLICATE_q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][5]~q )) # 
// (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][5]~q ))))) ) ) # ( !\rf_inst|registers[2][5]~DUPLICATE_q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][5]~q )) # (\imem_inst|RAM~12_combout  & 
// ((\rf_inst|registers[3][5]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][5]~q ),
	.datad(!\rf_inst|registers[3][5]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[5]~26 .extended_lut = "off";
defparam \rf_inst|rd1[5]~26 .lut_mask = 64'h0415041526372637;
defparam \rf_inst|rd1[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \src_b[12]~1 (
// Equation(s):
// \src_b[12]~1_combout  = ( \imem_inst|RAM~7_combout  & ( (!\imem_inst|RAM~14_combout  & ((!\imem_inst|RAM~16_combout ))) # (\imem_inst|RAM~14_combout  & (!\imem_inst|RAM~12_combout )) ) )

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(gnd),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\imem_inst|RAM~16_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src_b[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src_b[12]~1 .extended_lut = "off";
defparam \src_b[12]~1 .lut_mask = 64'h00000000FA50FA50;
defparam \src_b[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N30
cyclonev_lcell_comb \alu_inst|y[5]~18 (
// Equation(s):
// \alu_inst|y[5]~18_combout  = ( \src_b[12]~1_combout  & ( (\alu_inst|Equal1~0_combout  & (!\rf_inst|rd1[5]~26_combout  $ (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) # ( !\src_b[12]~1_combout  & ( (\rf_inst|rd1[5]~26_combout  & (\alu_inst|Equal1~0_combout 
//  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\rf_inst|rd1[5]~26_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(gnd),
	.dataf(!\src_b[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[5]~18 .extended_lut = "off";
defparam \alu_inst|y[5]~18 .lut_mask = 64'h00030003030C030C;
defparam \alu_inst|y[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \alu_inst|Add1~130 (
// Equation(s):
// \alu_inst|Add1~130_combout  = ( \imem_inst|RAM~16_combout  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~14_combout  & \imem_inst|RAM~7_combout )) # (\imem_inst|RAM~12_combout  & (!\imem_inst|RAM~14_combout )) ) ) # ( !\imem_inst|RAM~16_combout  & ( 
// (\imem_inst|RAM~7_combout  & ((!\imem_inst|RAM~12_combout ) # (!\imem_inst|RAM~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\imem_inst|RAM~14_combout ),
	.datad(!\imem_inst|RAM~7_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Add1~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~130 .extended_lut = "off";
defparam \alu_inst|Add1~130 .lut_mask = 64'h00FC00FC303C303C;
defparam \alu_inst|Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \rf_inst|rd1[5]~46 (
// Equation(s):
// \rf_inst|rd1[5]~46_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][5]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][5]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][5]~q ) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][5]~q ),
	.datad(!\rf_inst|registers[3][5]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[5]~46 .extended_lut = "off";
defparam \rf_inst|rd1[5]~46 .lut_mask = 64'h003300330C3F0C3F;
defparam \rf_inst|rd1[5]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \alu_inst|y[2]~4 (
// Equation(s):
// \alu_inst|y[2]~4_combout  = ( \ctrl_inst|alu_op[1]~0_combout  & ( \imem_inst|RAM~7_combout  & ( \ctrl_inst|alu_op[1]~1_combout  ) ) ) # ( !\ctrl_inst|alu_op[1]~0_combout  & ( \imem_inst|RAM~7_combout  & ( (\ctrl_inst|alu_op[1]~1_combout ) # 
// (\imem_inst|RAM~5_combout ) ) ) ) # ( \ctrl_inst|alu_op[1]~0_combout  & ( !\imem_inst|RAM~7_combout  & ( \ctrl_inst|alu_op[1]~1_combout  ) ) ) # ( !\ctrl_inst|alu_op[1]~0_combout  & ( !\imem_inst|RAM~7_combout  & ( ((\ctrl_inst|alu_op[1]~1_combout ) # 
// (\alu_ctrl_inst|r_type_sel[4]~0_combout )) # (\imem_inst|RAM~5_combout ) ) ) )

	.dataa(!\imem_inst|RAM~5_combout ),
	.datab(gnd),
	.datac(!\alu_ctrl_inst|r_type_sel[4]~0_combout ),
	.datad(!\ctrl_inst|alu_op[1]~1_combout ),
	.datae(!\ctrl_inst|alu_op[1]~0_combout ),
	.dataf(!\imem_inst|RAM~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[2]~4 .extended_lut = "off";
defparam \alu_inst|y[2]~4 .lut_mask = 64'h5FFF00FF55FF00FF;
defparam \alu_inst|y[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \rf_inst|registers[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[4]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][4] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \rf_inst|registers[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[4]~43_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][4] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \rf_inst|rd1[4]~5 (
// Equation(s):
// \rf_inst|rd1[4]~5_combout  = ( \imem_inst|RAM~12_combout  & ( (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][4]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][4]~q ))) ) ) # ( !\imem_inst|RAM~12_combout  & ( (\imem_inst|RAM~11_combout 
//  & \rf_inst|registers[1][4]~q ) ) )

	.dataa(!\rf_inst|registers[2][4]~q ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[1][4]~q ),
	.datad(!\rf_inst|registers[3][4]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[4]~5 .extended_lut = "off";
defparam \rf_inst|rd1[4]~5 .lut_mask = 64'h0303030344774477;
defparam \rf_inst|rd1[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N3
cyclonev_lcell_comb \src_b[3]~3 (
// Equation(s):
// \src_b[3]~3_combout  = ( \imem_inst|RAM~2_combout  & ( !\pcreg_inst|pc [3] & ( (!\pcreg_inst|pc[4]~DUPLICATE_q  & (!\pcreg_inst|pc[5]~DUPLICATE_q  & !\pcreg_inst|pc [2])) ) ) )

	.dataa(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc [2]),
	.datae(!\imem_inst|RAM~2_combout ),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src_b[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src_b[3]~3 .extended_lut = "off";
defparam \src_b[3]~3 .lut_mask = 64'h0000A00000000000;
defparam \src_b[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N30
cyclonev_lcell_comb \alu_inst|y[2]~5 (
// Equation(s):
// \alu_inst|y[2]~5_combout  = ( !\ctrl_inst|alu_op[1]~1_combout  & ( (!\imem_inst|RAM~7_combout  & (!\imem_inst|RAM~5_combout  & (!\alu_ctrl_inst|r_type_sel[4]~0_combout  & !\ctrl_inst|alu_op[1]~0_combout ))) ) )

	.dataa(!\imem_inst|RAM~7_combout ),
	.datab(!\imem_inst|RAM~5_combout ),
	.datac(!\alu_ctrl_inst|r_type_sel[4]~0_combout ),
	.datad(!\ctrl_inst|alu_op[1]~0_combout ),
	.datae(gnd),
	.dataf(!\ctrl_inst|alu_op[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[2]~5 .extended_lut = "off";
defparam \alu_inst|y[2]~5 .lut_mask = 64'h8000800000000000;
defparam \alu_inst|y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N9
cyclonev_lcell_comb \alu_inst|y[3]~34 (
// Equation(s):
// \alu_inst|y[3]~34_combout  = ( \rf_inst|rd1[3]~27_combout  & ( \alu_inst|y[2]~5_combout  & ( !\src_b[3]~3_combout  $ (((!\alu_inst|Equal1~0_combout ) # (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\rf_inst|rd1[3]~27_combout  & ( 
// \alu_inst|y[2]~5_combout  & ( \src_b[3]~3_combout  ) ) ) # ( \rf_inst|rd1[3]~27_combout  & ( !\alu_inst|y[2]~5_combout  & ( (\alu_inst|Equal1~0_combout  & (!\src_b[3]~3_combout  $ (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( 
// !\rf_inst|rd1[3]~27_combout  & ( !\alu_inst|y[2]~5_combout  & ( (\src_b[3]~3_combout  & (\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) )

	.dataa(!\src_b[3]~3_combout ),
	.datab(gnd),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\rf_inst|rd1[3]~27_combout ),
	.dataf(!\alu_inst|y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[3]~34 .extended_lut = "off";
defparam \alu_inst|y[3]~34 .lut_mask = 64'h0005050A5555555A;
defparam \alu_inst|y[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N41
dffeas \rf_inst|registers[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[1]~60_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][1] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N54
cyclonev_lcell_comb \rf_inst|registers[1][1]~feeder (
// Equation(s):
// \rf_inst|registers[1][1]~feeder_combout  = ( \alu_inst|y[1]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[1]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[1][1]~feeder .extended_lut = "off";
defparam \rf_inst|registers[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N56
dffeas \rf_inst|registers[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][1] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N42
cyclonev_lcell_comb \rf_inst|rd1[1]~63 (
// Equation(s):
// \rf_inst|rd1[1]~63_combout  = ( \imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][1]~q  ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][1]~q  ) ) ) # ( 
// \imem_inst|RAM~11_combout  & ( !\imem_inst|RAM~12_combout  & ( \rf_inst|registers[1][1]~q  ) ) )

	.dataa(gnd),
	.datab(!\rf_inst|registers[3][1]~q ),
	.datac(!\rf_inst|registers[1][1]~q ),
	.datad(gnd),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[1]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[1]~63 .extended_lut = "off";
defparam \rf_inst|rd1[1]~63 .lut_mask = 64'h00000F0F33333333;
defparam \rf_inst|rd1[1]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \alu_inst|Add1~136 (
// Equation(s):
// \alu_inst|Add1~136_combout  = ( !\alu_inst|Equal0~1_combout  & ( \src_b[3]~3_combout  ) ) # ( \alu_inst|Equal0~1_combout  & ( !\src_b[3]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_inst|Equal0~1_combout ),
	.dataf(!\src_b[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Add1~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~136 .extended_lut = "off";
defparam \alu_inst|Add1~136 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \alu_inst|Add1~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \rf_inst|registers[2][0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[0]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N26
dffeas \rf_inst|registers[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[0]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][0] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \rf_inst|registers[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[0]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][0] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N42
cyclonev_lcell_comb \rf_inst|rd1[0]~25 (
// Equation(s):
// \rf_inst|rd1[0]~25_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][0]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][0]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[2][0]~DUPLICATE_q ) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\rf_inst|registers[2][0]~DUPLICATE_q ),
	.datac(!\rf_inst|registers[1][0]~q ),
	.datad(!\rf_inst|registers[3][0]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[0]~25 .extended_lut = "off";
defparam \rf_inst|rd1[0]~25 .lut_mask = 64'h111111110A5F0A5F;
defparam \rf_inst|rd1[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N12
cyclonev_lcell_comb \alu_inst|Add0~130 (
// Equation(s):
// \alu_inst|Add0~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_inst|Add0~130_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~130 .extended_lut = "off";
defparam \alu_inst|Add0~130 .lut_mask = 64'h000000000000FFFF;
defparam \alu_inst|Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N15
cyclonev_lcell_comb \alu_inst|Add0~45 (
// Equation(s):
// \alu_inst|Add0~45_sumout  = SUM(( \rf_inst|rd1[0]~25_combout  ) + ( (!\imem_inst|RAM~1_combout ) # ((!\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~16_combout ))) # (\imem_inst|RAM~14_combout  & (\imem_inst|RAM~12_combout ))) ) + ( \alu_inst|Add0~130_cout 
//  ))
// \alu_inst|Add0~46  = CARRY(( \rf_inst|rd1[0]~25_combout  ) + ( (!\imem_inst|RAM~1_combout ) # ((!\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~16_combout ))) # (\imem_inst|RAM~14_combout  & (\imem_inst|RAM~12_combout ))) ) + ( \alu_inst|Add0~130_cout  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\imem_inst|RAM~16_combout ),
	.datad(!\rf_inst|rd1[0]~25_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~45_sumout ),
	.cout(\alu_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~45 .extended_lut = "off";
defparam \alu_inst|Add0~45 .lut_mask = 64'h000000E4000000FF;
defparam \alu_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \src_b[0]~2 (
// Equation(s):
// \src_b[0]~2_combout  = ( \imem_inst|RAM~15_combout  & ( \imem_inst|RAM~2_combout  & ( (\pcreg_inst|pc[2]~DUPLICATE_q  & (\imem_inst|RAM~0_combout  & ((!\imem_inst|RAM~13_combout ) # (\pcreg_inst|pc [3])))) ) ) ) # ( !\imem_inst|RAM~15_combout  & ( 
// \imem_inst|RAM~2_combout  & ( (\pcreg_inst|pc[2]~DUPLICATE_q  & (\pcreg_inst|pc [3] & (\imem_inst|RAM~0_combout  & \imem_inst|RAM~13_combout ))) ) ) )

	.dataa(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc [3]),
	.datac(!\imem_inst|RAM~0_combout ),
	.datad(!\imem_inst|RAM~13_combout ),
	.datae(!\imem_inst|RAM~15_combout ),
	.dataf(!\imem_inst|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src_b[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src_b[0]~2 .extended_lut = "off";
defparam \src_b[0]~2 .lut_mask = 64'h0000000000010501;
defparam \src_b[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N54
cyclonev_lcell_comb \alu_inst|y[0]~13 (
// Equation(s):
// \alu_inst|y[0]~13_combout  = ( \rf_inst|rd1[0]~25_combout  & ( (!\src_b[0]~2_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout ))) # (\src_b[0]~2_combout  & (((!\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout 
// )) # (\alu_inst|y[2]~5_combout ))) ) ) # ( !\rf_inst|rd1[0]~25_combout  & ( (\src_b[0]~2_combout  & (((\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) # (\alu_inst|y[2]~5_combout ))) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\alu_inst|y[2]~5_combout ),
	.datad(!\src_b[0]~2_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[0]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[0]~13 .extended_lut = "off";
defparam \alu_inst|y[0]~13 .lut_mask = 64'h001F001F112F112F;
defparam \alu_inst|y[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \rf_inst|rd1[0]~43 (
// Equation(s):
// \rf_inst|rd1[0]~43_combout  = ( \rf_inst|registers[3][0]~q  & ( ((\rf_inst|registers[1][0]~q  & \imem_inst|RAM~11_combout )) # (\imem_inst|RAM~12_combout ) ) ) # ( !\rf_inst|registers[3][0]~q  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][0]~q 
//  & \imem_inst|RAM~11_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][0]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[0]~43 .extended_lut = "off";
defparam \rf_inst|rd1[0]~43 .lut_mask = 64'h000C000C333F333F;
defparam \rf_inst|rd1[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \alu_inst|Add1~131 (
// Equation(s):
// \alu_inst|Add1~131_combout  = ( \src_b[0]~2_combout  & ( (!\ctrl_inst|alu_op[1]~1_combout ) # (!\ctrl_inst|alu_op[1]~0_combout ) ) ) # ( !\src_b[0]~2_combout  & ( (\ctrl_inst|alu_op[1]~1_combout  & \ctrl_inst|alu_op[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ctrl_inst|alu_op[1]~1_combout ),
	.datac(gnd),
	.datad(!\ctrl_inst|alu_op[1]~0_combout ),
	.datae(gnd),
	.dataf(!\src_b[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Add1~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~131 .extended_lut = "off";
defparam \alu_inst|Add1~131 .lut_mask = 64'h00330033FFCCFFCC;
defparam \alu_inst|Add1~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \alu_inst|Add1~134 (
// Equation(s):
// \alu_inst|Add1~134_cout  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_inst|Add1~134_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~134 .extended_lut = "off";
defparam \alu_inst|Add1~134 .lut_mask = 64'h0000000000000F0F;
defparam \alu_inst|Add1~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \alu_inst|Add1~45 (
// Equation(s):
// \alu_inst|Add1~45_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][0]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[0]~43_combout )))) ) + ( \alu_inst|Add1~131_combout  ) + ( 
// \alu_inst|Add1~134_cout  ))
// \alu_inst|Add1~46  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][0]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[0]~43_combout )))) ) + ( \alu_inst|Add1~131_combout  ) + ( \alu_inst|Add1~134_cout  
// ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\rf_inst|registers[2][0]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\rf_inst|rd1[0]~43_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~131_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~134_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~45_sumout ),
	.cout(\alu_inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~45 .extended_lut = "off";
defparam \alu_inst|Add1~45 .lut_mask = 64'h0000FF000000101F;
defparam \alu_inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N57
cyclonev_lcell_comb \alu_inst|y[0]~14 (
// Equation(s):
// \alu_inst|y[0]~14_combout  = ( \alu_inst|Add1~45_sumout  & ( (!\alu_inst|y[0]~13_combout  & (((!\alu_inst|Equal0~0_combout ) # (\alu_inst|Equal1~0_combout )) # (\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) # ( !\alu_inst|Add1~45_sumout  & ( 
// !\alu_inst|y[0]~13_combout  ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\alu_inst|y[0]~13_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[0]~14 .extended_lut = "off";
defparam \alu_inst|y[0]~14 .lut_mask = 64'hFF00FF00F700F700;
defparam \alu_inst|y[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N27
cyclonev_lcell_comb \alu_inst|y[0]~15 (
// Equation(s):
// \alu_inst|y[0]~15_combout  = ( \alu_inst|Equal0~1_combout  & ( \alu_inst|y[0]~14_combout  & ( (\alu_inst|Add0~45_sumout  & ((!\ctrl_inst|alu_op[1]~0_combout  & (!\imem_inst|RAM~7_combout  & !\ctrl_inst|alu_op[1]~1_combout )) # 
// (\ctrl_inst|alu_op[1]~0_combout  & ((\ctrl_inst|alu_op[1]~1_combout ))))) ) ) ) # ( \alu_inst|Equal0~1_combout  & ( !\alu_inst|y[0]~14_combout  ) ) # ( !\alu_inst|Equal0~1_combout  & ( !\alu_inst|y[0]~14_combout  ) )

	.dataa(!\imem_inst|RAM~7_combout ),
	.datab(!\ctrl_inst|alu_op[1]~0_combout ),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(!\alu_inst|Add0~45_sumout ),
	.datae(!\alu_inst|Equal0~1_combout ),
	.dataf(!\alu_inst|y[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[0]~15 .extended_lut = "off";
defparam \alu_inst|y[0]~15 .lut_mask = 64'hFFFFFFFF00000083;
defparam \alu_inst|y[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N10
dffeas \rf_inst|registers[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[0]~15_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][0] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \alu_inst|Add1~125 (
// Equation(s):
// \alu_inst|Add1~125_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][1]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[1]~63_combout )))) ) + ( \alu_inst|Add1~136_combout  ) + ( \alu_inst|Add1~46  
// ))
// \alu_inst|Add1~126  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][1]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[1]~63_combout )))) ) + ( \alu_inst|Add1~136_combout  ) + ( \alu_inst|Add1~46  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][1]~q ),
	.datad(!\rf_inst|rd1[1]~63_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~136_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~125_sumout ),
	.cout(\alu_inst|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~125 .extended_lut = "off";
defparam \alu_inst|Add1~125 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N18
cyclonev_lcell_comb \alu_inst|y[1]~36 (
// Equation(s):
// \alu_inst|y[1]~36_combout  = ( \alu_inst|Equal1~0_combout  & ( \alu_inst|y[2]~5_combout  & ( !\src_b[3]~3_combout  $ (((!\rf_inst|rd1[1]~24_combout ) # (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\alu_inst|Equal1~0_combout  & ( 
// \alu_inst|y[2]~5_combout  & ( \src_b[3]~3_combout  ) ) ) # ( \alu_inst|Equal1~0_combout  & ( !\alu_inst|y[2]~5_combout  & ( (!\src_b[3]~3_combout  & (\rf_inst|rd1[1]~24_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) # (\src_b[3]~3_combout  & 
// (!\rf_inst|rd1[1]~24_combout  $ (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) )

	.dataa(!\src_b[3]~3_combout ),
	.datab(!\rf_inst|rd1[1]~24_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(gnd),
	.datae(!\alu_inst|Equal1~0_combout ),
	.dataf(!\alu_inst|y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[1]~36 .extended_lut = "off";
defparam \alu_inst|y[1]~36 .lut_mask = 64'h0000161655555656;
defparam \alu_inst|y[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \alu_inst|Add0~125 (
// Equation(s):
// \alu_inst|Add0~125_sumout  = SUM(( \rf_inst|rd1[1]~24_combout  ) + ( (!\imem_inst|RAM~3_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~46  ))
// \alu_inst|Add0~126  = CARRY(( \rf_inst|rd1[1]~24_combout  ) + ( (!\imem_inst|RAM~3_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~46  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~16_combout ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|rd1[1]~24_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~3_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~125_sumout ),
	.cout(\alu_inst|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~125 .extended_lut = "off";
defparam \alu_inst|Add0~125 .lut_mask = 64'h000000D8000000FF;
defparam \alu_inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N51
cyclonev_lcell_comb \alu_inst|y[1]~60 (
// Equation(s):
// \alu_inst|y[1]~60_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~125_sumout  & ( ((!\alu_inst|Equal5~0_combout ) # (\alu_inst|y[1]~36_combout )) # (\alu_inst|Add1~125_sumout ) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( 
// \alu_inst|Add0~125_sumout  & ( \alu_inst|y[1]~36_combout  ) ) ) # ( \alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~125_sumout  & ( ((\alu_inst|Add1~125_sumout  & \alu_inst|Equal5~0_combout )) # (\alu_inst|y[1]~36_combout ) ) ) ) # ( 
// !\alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~125_sumout  & ( \alu_inst|y[1]~36_combout  ) ) )

	.dataa(!\alu_inst|Add1~125_sumout ),
	.datab(gnd),
	.datac(!\alu_inst|Equal5~0_combout ),
	.datad(!\alu_inst|y[1]~36_combout ),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[1]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[1]~60 .extended_lut = "off";
defparam \alu_inst|y[1]~60 .lut_mask = 64'h00FF05FF00FFF5FF;
defparam \alu_inst|y[1]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N15
cyclonev_lcell_comb \rf_inst|registers[2][1]~feeder (
// Equation(s):
// \rf_inst|registers[2][1]~feeder_combout  = ( \alu_inst|y[1]~60_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[1]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][1]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N16
dffeas \rf_inst|registers[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][1] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N15
cyclonev_lcell_comb \rf_inst|rd1[1]~24 (
// Equation(s):
// \rf_inst|rd1[1]~24_combout  = ( \imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][1]~q  ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[2][1]~q  ) ) ) # ( 
// \imem_inst|RAM~11_combout  & ( !\imem_inst|RAM~12_combout  & ( \rf_inst|registers[1][1]~q  ) ) )

	.dataa(!\rf_inst|registers[2][1]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[3][1]~q ),
	.datad(!\rf_inst|registers[1][1]~q ),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[1]~24 .extended_lut = "off";
defparam \rf_inst|rd1[1]~24 .lut_mask = 64'h000000FF55550F0F;
defparam \rf_inst|rd1[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N21
cyclonev_lcell_comb \alu_inst|Add0~17 (
// Equation(s):
// \alu_inst|Add0~17_sumout  = SUM(( \rf_inst|rd1[2]~4_combout  ) + ( (!\imem_inst|RAM~5_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~126  ))
// \alu_inst|Add0~18  = CARRY(( \rf_inst|rd1[2]~4_combout  ) + ( (!\imem_inst|RAM~5_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~126  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~16_combout ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|rd1[2]~4_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~5_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~17_sumout ),
	.cout(\alu_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~17 .extended_lut = "off";
defparam \alu_inst|Add0~17 .lut_mask = 64'h000000D8000000FF;
defparam \alu_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N45
cyclonev_lcell_comb \src_b[2]~0 (
// Equation(s):
// \src_b[2]~0_combout  = ( \imem_inst|RAM~5_combout  & ( (!\imem_inst|RAM~14_combout  & ((!\imem_inst|RAM~16_combout ))) # (\imem_inst|RAM~14_combout  & (!\imem_inst|RAM~12_combout )) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(gnd),
	.datac(!\imem_inst|RAM~16_combout ),
	.datad(!\imem_inst|RAM~14_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src_b[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src_b[2]~0 .extended_lut = "off";
defparam \src_b[2]~0 .lut_mask = 64'h00000000F0AAF0AA;
defparam \src_b[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N39
cyclonev_lcell_comb \alu_inst|y[2]~6 (
// Equation(s):
// \alu_inst|y[2]~6_combout  = ( \rf_inst|rd1[2]~4_combout  & ( (!\src_b[2]~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((\alu_inst|Equal1~0_combout )))) # (\src_b[2]~0_combout  & (((!\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout 
// )) # (\alu_inst|y[2]~5_combout ))) ) ) # ( !\rf_inst|rd1[2]~4_combout  & ( (\src_b[2]~0_combout  & (((\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) # (\alu_inst|y[2]~5_combout ))) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\src_b[2]~0_combout ),
	.datac(!\alu_inst|y[2]~5_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[2]~6 .extended_lut = "off";
defparam \alu_inst|y[2]~6 .lut_mask = 64'h0313031303670367;
defparam \alu_inst|y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N59
dffeas \rf_inst|registers[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[2]~42_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][2] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \alu_inst|Add1~128 (
// Equation(s):
// \alu_inst|Add1~128_combout  = ( \imem_inst|RAM~14_combout  & ( (!\imem_inst|RAM~12_combout  & \imem_inst|RAM~5_combout ) ) ) # ( !\imem_inst|RAM~14_combout  & ( (!\imem_inst|RAM~16_combout  & ((\imem_inst|RAM~5_combout ))) # (\imem_inst|RAM~16_combout  & 
// (\imem_inst|RAM~12_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\imem_inst|RAM~5_combout ),
	.datad(!\imem_inst|RAM~16_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Add1~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~128 .extended_lut = "off";
defparam \alu_inst|Add1~128 .lut_mask = 64'h0F330F330C0C0C0C;
defparam \alu_inst|Add1~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \rf_inst|registers[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[2]~42_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][2] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \rf_inst|rd1[2]~36 (
// Equation(s):
// \rf_inst|rd1[2]~36_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][2]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][2]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][2]~q ) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][2]~q ),
	.datad(!\rf_inst|registers[3][2]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[2]~36 .extended_lut = "off";
defparam \rf_inst|rd1[2]~36 .lut_mask = 64'h005500550A5F0A5F;
defparam \rf_inst|rd1[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \alu_inst|Add1~17 (
// Equation(s):
// \alu_inst|Add1~17_sumout  = SUM(( \alu_inst|Add1~128_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][2]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[2]~36_combout )))) ) + ( \alu_inst|Add1~126  
// ))
// \alu_inst|Add1~18  = CARRY(( \alu_inst|Add1~128_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][2]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[2]~36_combout )))) ) + ( \alu_inst|Add1~126  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][2]~q ),
	.datad(!\alu_inst|Add1~128_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[2]~36_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~17_sumout ),
	.cout(\alu_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~17 .extended_lut = "off";
defparam \alu_inst|Add1~17 .lut_mask = 64'h0000FBC8000000FF;
defparam \alu_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \alu_inst|y[2]~42 (
// Equation(s):
// \alu_inst|y[2]~42_combout  = ( \alu_inst|Add1~17_sumout  & ( ((\alu_inst|Equal0~0_combout  & ((!\alu_inst|y[2]~4_combout ) # (\alu_inst|Add0~17_sumout )))) # (\alu_inst|y[2]~6_combout ) ) ) # ( !\alu_inst|Add1~17_sumout  & ( ((\alu_inst|Equal0~0_combout  
// & (\alu_inst|y[2]~4_combout  & \alu_inst|Add0~17_sumout ))) # (\alu_inst|y[2]~6_combout ) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\alu_inst|y[2]~4_combout ),
	.datac(!\alu_inst|Add0~17_sumout ),
	.datad(!\alu_inst|y[2]~6_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[2]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[2]~42 .extended_lut = "off";
defparam \alu_inst|y[2]~42 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \alu_inst|y[2]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \rf_inst|registers[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[2]~42_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][2] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \rf_inst|registers[2][2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[2]~42_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][2]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \rf_inst|rd1[2]~4 (
// Equation(s):
// \rf_inst|rd1[2]~4_combout  = ( \rf_inst|registers[1][2]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout )) # (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & ((\rf_inst|registers[2][2]~DUPLICATE_q ))) # 
// (\imem_inst|RAM~11_combout  & (\rf_inst|registers[3][2]~q )))) ) ) # ( !\rf_inst|registers[1][2]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & ((\rf_inst|registers[2][2]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & 
// (\rf_inst|registers[3][2]~q )))) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[3][2]~q ),
	.datad(!\rf_inst|registers[2][2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[2]~4 .extended_lut = "off";
defparam \rf_inst|rd1[2]~4 .lut_mask = 64'h0145014523672367;
defparam \rf_inst|rd1[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \alu_inst|Add0~121 (
// Equation(s):
// \alu_inst|Add0~121_sumout  = SUM(( \rf_inst|rd1[3]~27_combout  ) + ( (!\imem_inst|RAM~3_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~18  ))
// \alu_inst|Add0~122  = CARRY(( \rf_inst|rd1[3]~27_combout  ) + ( (!\imem_inst|RAM~3_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~18  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~16_combout ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|rd1[3]~27_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~3_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~121_sumout ),
	.cout(\alu_inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~121 .extended_lut = "off";
defparam \alu_inst|Add0~121 .lut_mask = 64'h000000D8000000FF;
defparam \alu_inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \rf_inst|registers[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[3]~61_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][3] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \rf_inst|registers[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[3]~61_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][3] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N21
cyclonev_lcell_comb \rf_inst|rd1[3]~62 (
// Equation(s):
// \rf_inst|rd1[3]~62_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][3]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][3]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[3][3]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][3]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[3]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[3]~62 .extended_lut = "off";
defparam \rf_inst|rd1[3]~62 .lut_mask = 64'h000F000F55555555;
defparam \rf_inst|rd1[3]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \alu_inst|Add1~121 (
// Equation(s):
// \alu_inst|Add1~121_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][3]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[3]~62_combout )))) ) + ( \alu_inst|Add1~136_combout  ) + ( \alu_inst|Add1~18  
// ))
// \alu_inst|Add1~122  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][3]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[3]~62_combout )))) ) + ( \alu_inst|Add1~136_combout  ) + ( \alu_inst|Add1~18  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][3]~q ),
	.datad(!\rf_inst|rd1[3]~62_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~136_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~121_sumout ),
	.cout(\alu_inst|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~121 .extended_lut = "off";
defparam \alu_inst|Add1~121 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N12
cyclonev_lcell_comb \alu_inst|y[3]~61 (
// Equation(s):
// \alu_inst|y[3]~61_combout  = ( \alu_inst|Add1~121_sumout  & ( ((\alu_inst|Equal0~0_combout  & ((\alu_inst|Add0~121_sumout ) # (\alu_inst|Equal5~0_combout )))) # (\alu_inst|y[3]~34_combout ) ) ) # ( !\alu_inst|Add1~121_sumout  & ( 
// ((\alu_inst|Equal0~0_combout  & (!\alu_inst|Equal5~0_combout  & \alu_inst|Add0~121_sumout ))) # (\alu_inst|y[3]~34_combout ) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal5~0_combout ),
	.datac(!\alu_inst|y[3]~34_combout ),
	.datad(!\alu_inst|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[3]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[3]~61 .extended_lut = "off";
defparam \alu_inst|y[3]~61 .lut_mask = 64'h0F4F0F4F1F5F1F5F;
defparam \alu_inst|y[3]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \rf_inst|registers[2][3]~feeder (
// Equation(s):
// \rf_inst|registers[2][3]~feeder_combout  = ( \alu_inst|y[3]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[3]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][3]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N52
dffeas \rf_inst|registers[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][3] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N48
cyclonev_lcell_comb \rf_inst|rd1[3]~27 (
// Equation(s):
// \rf_inst|rd1[3]~27_combout  = ( \rf_inst|registers[1][3]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][3]~q ))) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout ) # ((\rf_inst|registers[3][3]~q )))) 
// ) ) # ( !\rf_inst|registers[1][3]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][3]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][3]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][3]~q ),
	.datad(!\rf_inst|registers[3][3]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[3]~27 .extended_lut = "off";
defparam \rf_inst|rd1[3]~27 .lut_mask = 64'h0213021346574657;
defparam \rf_inst|rd1[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N27
cyclonev_lcell_comb \alu_inst|Add0~21 (
// Equation(s):
// \alu_inst|Add0~21_sumout  = SUM(( (!\imem_inst|RAM~6_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \rf_inst|rd1[4]~5_combout  ) + ( \alu_inst|Add0~122  ))
// \alu_inst|Add0~22  = CARRY(( (!\imem_inst|RAM~6_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \rf_inst|rd1[4]~5_combout  ) + ( \alu_inst|Add0~122  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~16_combout ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\imem_inst|RAM~6_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[4]~5_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~21_sumout ),
	.cout(\alu_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~21 .extended_lut = "off";
defparam \alu_inst|Add0~21 .lut_mask = 64'h0000FF000000FF27;
defparam \alu_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \src_b[4]~4 (
// Equation(s):
// \src_b[4]~4_combout  = ( !\pcreg_inst|pc [3] & ( (\pcreg_inst|pc [2] & (!\pcreg_inst|pc[5]~DUPLICATE_q  & (!\pcreg_inst|pc[4]~DUPLICATE_q  & \imem_inst|RAM~2_combout ))) ) )

	.dataa(!\pcreg_inst|pc [2]),
	.datab(!\pcreg_inst|pc[5]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datad(!\imem_inst|RAM~2_combout ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\src_b[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \src_b[4]~4 .extended_lut = "off";
defparam \src_b[4]~4 .lut_mask = 64'h0040004000000000;
defparam \src_b[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \alu_inst|y[4]~7 (
// Equation(s):
// \alu_inst|y[4]~7_combout  = ( \alu_inst|y[2]~5_combout  & ( ((\rf_inst|rd1[4]~5_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout ))) # (\src_b[4]~4_combout ) ) ) # ( !\alu_inst|y[2]~5_combout  & ( (\alu_inst|Equal1~0_combout  
// & ((!\rf_inst|rd1[4]~5_combout  & (\src_b[4]~4_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) # (\rf_inst|rd1[4]~5_combout  & (!\src_b[4]~4_combout  $ (!\alu_ctrl_inst|alu_sel[2]~0_combout ))))) ) )

	.dataa(!\rf_inst|rd1[4]~5_combout ),
	.datab(!\src_b[4]~4_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[4]~7 .extended_lut = "off";
defparam \alu_inst|y[4]~7 .lut_mask = 64'h0016001633373337;
defparam \alu_inst|y[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \rf_inst|rd1[4]~37 (
// Equation(s):
// \rf_inst|rd1[4]~37_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][4]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][4]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\rf_inst|registers[3][4]~q  & \imem_inst|RAM~12_combout ) ) )

	.dataa(!\rf_inst|registers[1][4]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[3][4]~q ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[4]~37 .extended_lut = "off";
defparam \rf_inst|rd1[4]~37 .lut_mask = 64'h000F000F550F550F;
defparam \rf_inst|rd1[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \alu_inst|Add1~129 (
// Equation(s):
// \alu_inst|Add1~129_combout  = ( \src_b[4]~4_combout  & ( !\alu_inst|Equal0~1_combout  ) ) # ( !\src_b[4]~4_combout  & ( \alu_inst|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\src_b[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Add1~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~129 .extended_lut = "off";
defparam \alu_inst|Add1~129 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \alu_inst|Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \alu_inst|Add1~21 (
// Equation(s):
// \alu_inst|Add1~21_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][4]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[4]~37_combout )))) ) + ( \alu_inst|Add1~129_combout  ) + ( \alu_inst|Add1~122  
// ))
// \alu_inst|Add1~22  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][4]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[4]~37_combout )))) ) + ( \alu_inst|Add1~129_combout  ) + ( \alu_inst|Add1~122  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][4]~q ),
	.datad(!\rf_inst|rd1[4]~37_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~129_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~21_sumout ),
	.cout(\alu_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~21 .extended_lut = "off";
defparam \alu_inst|Add1~21 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \alu_inst|y[4]~43 (
// Equation(s):
// \alu_inst|y[4]~43_combout  = ( \alu_inst|Add1~21_sumout  & ( ((\alu_inst|Equal0~0_combout  & ((!\alu_inst|y[2]~4_combout ) # (\alu_inst|Add0~21_sumout )))) # (\alu_inst|y[4]~7_combout ) ) ) # ( !\alu_inst|Add1~21_sumout  & ( ((\alu_inst|Equal0~0_combout  
// & (\alu_inst|y[2]~4_combout  & \alu_inst|Add0~21_sumout ))) # (\alu_inst|y[4]~7_combout ) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\alu_inst|y[2]~4_combout ),
	.datac(!\alu_inst|Add0~21_sumout ),
	.datad(!\alu_inst|y[4]~7_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[4]~43 .extended_lut = "off";
defparam \alu_inst|y[4]~43 .lut_mask = 64'h01FF01FF45FF45FF;
defparam \alu_inst|y[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \rf_inst|registers[2][4]~feeder (
// Equation(s):
// \rf_inst|registers[2][4]~feeder_combout  = ( \alu_inst|y[4]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[4]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][4]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \rf_inst|registers[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][4] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \alu_inst|Add1~57 (
// Equation(s):
// \alu_inst|Add1~57_sumout  = SUM(( \alu_inst|Add1~130_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][5]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[5]~46_combout )))) ) + ( 
// \alu_inst|Add1~22  ))
// \alu_inst|Add1~58  = CARRY(( \alu_inst|Add1~130_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][5]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[5]~46_combout )))) ) + ( 
// \alu_inst|Add1~22  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][5]~DUPLICATE_q ),
	.datad(!\alu_inst|Add1~130_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[5]~46_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~57_sumout ),
	.cout(\alu_inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~57 .extended_lut = "off";
defparam \alu_inst|Add1~57 .lut_mask = 64'h0000FBC8000000FF;
defparam \alu_inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \rf_inst|registers[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][5] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \alu_inst|Add0~57 (
// Equation(s):
// \alu_inst|Add0~57_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][5]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[5]~46_combout )))) ) + ( !\src_b[12]~1_combout  ) + ( \alu_inst|Add0~22  ))
// \alu_inst|Add0~58  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][5]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[5]~46_combout )))) ) + ( !\src_b[12]~1_combout  ) + ( \alu_inst|Add0~22  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][5]~q ),
	.datad(!\rf_inst|rd1[5]~46_combout ),
	.datae(gnd),
	.dataf(!\src_b[12]~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~57_sumout ),
	.cout(\alu_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~57 .extended_lut = "off";
defparam \alu_inst|Add0~57 .lut_mask = 64'h000000FF00000257;
defparam \alu_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \alu_inst|y[5]~19 (
// Equation(s):
// \alu_inst|y[5]~19_combout  = ( \alu_inst|Add1~57_sumout  & ( \alu_inst|Add0~57_sumout  & ( (\alu_inst|y[5]~18_combout ) # (\alu_inst|Equal0~0_combout ) ) ) ) # ( !\alu_inst|Add1~57_sumout  & ( \alu_inst|Add0~57_sumout  & ( ((!\alu_inst|Equal5~0_combout  & 
// \alu_inst|Equal0~0_combout )) # (\alu_inst|y[5]~18_combout ) ) ) ) # ( \alu_inst|Add1~57_sumout  & ( !\alu_inst|Add0~57_sumout  & ( ((\alu_inst|Equal5~0_combout  & \alu_inst|Equal0~0_combout )) # (\alu_inst|y[5]~18_combout ) ) ) ) # ( 
// !\alu_inst|Add1~57_sumout  & ( !\alu_inst|Add0~57_sumout  & ( \alu_inst|y[5]~18_combout  ) ) )

	.dataa(!\alu_inst|Equal5~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|y[5]~18_combout ),
	.datad(gnd),
	.datae(!\alu_inst|Add1~57_sumout ),
	.dataf(!\alu_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[5]~19 .extended_lut = "off";
defparam \alu_inst|y[5]~19 .lut_mask = 64'h0F0F1F1F2F2F3F3F;
defparam \alu_inst|y[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \rf_inst|registers[2][5]~feeder (
// Equation(s):
// \rf_inst|registers[2][5]~feeder_combout  = ( \alu_inst|y[5]~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][5]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \rf_inst|registers[2][5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][5]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \alu_inst|Add1~81 (
// Equation(s):
// \alu_inst|Add1~81_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][6]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[6]~52_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~58  ))
// \alu_inst|Add1~82  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][6]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[6]~52_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~58  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][6]~q ),
	.datad(!\rf_inst|rd1[6]~52_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~81_sumout ),
	.cout(\alu_inst|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~81 .extended_lut = "off";
defparam \alu_inst|Add1~81 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N33
cyclonev_lcell_comb \alu_inst|Add0~81 (
// Equation(s):
// \alu_inst|Add0~81_sumout  = SUM(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][6]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[6]~52_combout )))) ) + ( \alu_inst|Add0~58  ))
// \alu_inst|Add0~82  = CARRY(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][6]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[6]~52_combout )))) ) + ( \alu_inst|Add0~58  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[6]~52_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~81_sumout ),
	.cout(\alu_inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~81 .extended_lut = "off";
defparam \alu_inst|Add0~81 .lut_mask = 64'h0000FDA80000FFFF;
defparam \alu_inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \alu_inst|y[6]~64 (
// Equation(s):
// \alu_inst|y[6]~64_combout  = ( \alu_inst|Add1~81_sumout  & ( \alu_inst|Add0~81_sumout  & ( (!\alu_inst|Equal1~0_combout  & (((\alu_inst|Equal0~0_combout )))) # (\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// (\rf_inst|rd1[6]~31_combout ))) ) ) ) # ( !\alu_inst|Add1~81_sumout  & ( \alu_inst|Add0~81_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|rd1[6]~31_combout )))) ) ) ) # ( \alu_inst|Add1~81_sumout  & ( !\alu_inst|Add0~81_sumout  & ( (!\alu_ctrl_inst|alu_sel[2]~0_combout  & (((!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )))) # (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// (\rf_inst|rd1[6]~31_combout  & (\alu_inst|Equal1~0_combout ))) ) ) ) # ( !\alu_inst|Add1~81_sumout  & ( !\alu_inst|Add0~81_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\rf_inst|rd1[6]~31_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\rf_inst|rd1[6]~31_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\alu_inst|Add1~81_sumout ),
	.dataf(!\alu_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[6]~64 .extended_lut = "off";
defparam \alu_inst|y[6]~64 .lut_mask = 64'h010101A1015101F1;
defparam \alu_inst|y[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \rf_inst|registers[2][6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[6]~64_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \alu_inst|Add0~77 (
// Equation(s):
// \alu_inst|Add0~77_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][7]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[7]~51_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~82  ))
// \alu_inst|Add0~78  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][7]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[7]~51_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~82  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][7]~q ),
	.datad(!\rf_inst|rd1[7]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~77_sumout ),
	.cout(\alu_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~77 .extended_lut = "off";
defparam \alu_inst|Add0~77 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \alu_inst|y[7]~23 (
// Equation(s):
// \alu_inst|y[7]~23_combout  = ( \rf_inst|rd1[7]~20_combout  & ( \alu_inst|Add0~77_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\rf_inst|Equal0~0_combout ) # (\alu_ctrl_inst|alu_sel[2]~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\rf_inst|Equal0~0_combout ))) ) ) ) # ( !\rf_inst|rd1[7]~20_combout  & ( \alu_inst|Add0~77_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[7]~20_combout  & ( !\alu_inst|Add0~77_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_inst|Equal1~0_combout  & (!\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal0~0_combout )) # 
// (\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout )))) ) ) )

	.dataa(!\alu_inst|Equal1~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[7]~20_combout ),
	.dataf(!\alu_inst|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[7]~23 .extended_lut = "off";
defparam \alu_inst|y[7]~23 .lut_mask = 64'h000001090022012B;
defparam \alu_inst|y[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N9
cyclonev_lcell_comb \alu_inst|y[14]~0 (
// Equation(s):
// \alu_inst|y[14]~0_combout  = ( !\alu_ctrl_inst|alu_sel[2]~0_combout  & ( (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[14]~0 .extended_lut = "off";
defparam \alu_inst|y[14]~0 .lut_mask = 64'h00F000F000000000;
defparam \alu_inst|y[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \alu_inst|Add1~77 (
// Equation(s):
// \alu_inst|Add1~77_sumout  = SUM(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][7]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[7]~51_combout )))) ) + ( \alu_inst|Add1~82  ))
// \alu_inst|Add1~78  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][7]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[7]~51_combout )))) ) + ( \alu_inst|Add1~82  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][7]~q ),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[7]~51_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~77_sumout ),
	.cout(\alu_inst|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~77 .extended_lut = "off";
defparam \alu_inst|Add1~77 .lut_mask = 64'h0000FBC8000000FF;
defparam \alu_inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \alu_inst|y[7]~57 (
// Equation(s):
// \alu_inst|y[7]~57_combout  = ( \alu_inst|Add1~77_sumout  & ( ((!\alu_inst|y[30]~16_combout  & \alu_inst|y[7]~23_combout )) # (\alu_inst|y[14]~0_combout ) ) ) # ( !\alu_inst|Add1~77_sumout  & ( (!\alu_inst|y[30]~16_combout  & \alu_inst|y[7]~23_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|y[7]~23_combout ),
	.datad(!\alu_inst|y[14]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[7]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[7]~57 .extended_lut = "off";
defparam \alu_inst|y[7]~57 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \alu_inst|y[7]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N20
dffeas \rf_inst|registers[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[7]~57_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][7] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \alu_inst|Add1~49 (
// Equation(s):
// \alu_inst|Add1~49_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][8]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[8]~44_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~78  ))
// \alu_inst|Add1~50  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][8]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[8]~44_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~78  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][8]~q ),
	.datad(!\rf_inst|rd1[8]~44_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~49_sumout ),
	.cout(\alu_inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~49 .extended_lut = "off";
defparam \alu_inst|Add1~49 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N39
cyclonev_lcell_comb \alu_inst|Add0~49 (
// Equation(s):
// \alu_inst|Add0~49_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][8]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[8]~44_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~78  ))
// \alu_inst|Add0~50  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][8]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[8]~44_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~78  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][8]~q ),
	.datad(!\rf_inst|rd1[8]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~49_sumout ),
	.cout(\alu_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~49 .extended_lut = "off";
defparam \alu_inst|Add0~49 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \rf_inst|rd1[8]~23 (
// Equation(s):
// \rf_inst|rd1[8]~23_combout  = ( \rf_inst|registers[1][8]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][8]~q ))) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout ) # ((\rf_inst|registers[3][8]~q )))) 
// ) ) # ( !\rf_inst|registers[1][8]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][8]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][8]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][8]~q ),
	.datad(!\rf_inst|registers[3][8]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[8]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[8]~23 .extended_lut = "off";
defparam \rf_inst|rd1[8]~23 .lut_mask = 64'h0213021346574657;
defparam \rf_inst|rd1[8]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \alu_inst|y[8]~68 (
// Equation(s):
// \alu_inst|y[8]~68_combout  = ( !\alu_inst|Equal1~0_combout  & ( (\alu_inst|Equal0~0_combout  & ((!\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Add1~49_sumout )) # (\alu_ctrl_inst|alu_sel[2]~0_combout  & (((\alu_inst|Add0~49_sumout )))))) ) ) # ( 
// \alu_inst|Equal1~0_combout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (((\rf_inst|Equal0~0_combout  & ((\rf_inst|rd1[8]~23_combout )))))) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Add1~49_sumout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Add0~49_sumout ),
	.datae(!\alu_inst|Equal1~0_combout ),
	.dataf(!\rf_inst|rd1[8]~23_combout ),
	.datag(!\alu_inst|Equal0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[8]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[8]~68 .extended_lut = "on";
defparam \alu_inst|y[8]~68 .lut_mask = 64'h0207000002070505;
defparam \alu_inst|y[8]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \rf_inst|registers[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[21]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][21] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \rf_inst|registers[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[21]~46_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][21] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \rf_inst|rd1[21]~9 (
// Equation(s):
// \rf_inst|rd1[21]~9_combout  = ( \rf_inst|registers[2][21]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][21]~q )) # (\imem_inst|RAM~12_combout  & 
// ((\rf_inst|registers[3][21]~q ))))) ) ) # ( !\rf_inst|registers[2][21]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][21]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][21]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][21]~q ),
	.datad(!\rf_inst|registers[3][21]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[21]~9 .extended_lut = "off";
defparam \rf_inst|rd1[21]~9 .lut_mask = 64'h0415041526372637;
defparam \rf_inst|rd1[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \rf_inst|rd1[21]~41 (
// Equation(s):
// \rf_inst|rd1[21]~41_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][21]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][21]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[1][21]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[3][21]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[21]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[21]~41 .extended_lut = "off";
defparam \rf_inst|rd1[21]~41 .lut_mask = 64'h005500550F0F0F0F;
defparam \rf_inst|rd1[21]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \rf_inst|registers[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[20]~55_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][20] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \rf_inst|registers[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[20]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][20] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N57
cyclonev_lcell_comb \rf_inst|rd1[20]~58 (
// Equation(s):
// \rf_inst|rd1[20]~58_combout  = (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][20]~q )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[3][20]~q ))))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[3][20]~q ),
	.datad(!\rf_inst|registers[1][20]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[20]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[20]~58 .extended_lut = "off";
defparam \rf_inst|rd1[20]~58 .lut_mask = 64'h0347034703470347;
defparam \rf_inst|rd1[20]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \rf_inst|registers[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[19]~72_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][19] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N16
dffeas \rf_inst|registers[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[19]~72_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][19] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N54
cyclonev_lcell_comb \rf_inst|rd1[19]~7 (
// Equation(s):
// \rf_inst|rd1[19]~7_combout  = ( \rf_inst|registers[2][19]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][19]~q ))) # (\imem_inst|RAM~12_combout  & 
// (\rf_inst|registers[3][19]~q )))) ) ) # ( !\rf_inst|registers[2][19]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][19]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][19]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[3][19]~q ),
	.datad(!\rf_inst|registers[1][19]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[19]~7 .extended_lut = "off";
defparam \rf_inst|rd1[19]~7 .lut_mask = 64'h0145014523672367;
defparam \rf_inst|rd1[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N3
cyclonev_lcell_comb \rf_inst|rd1[19]~39 (
// Equation(s):
// \rf_inst|rd1[19]~39_combout  = ( \rf_inst|registers[1][19]~q  & ( (!\imem_inst|RAM~12_combout  & ((\imem_inst|RAM~11_combout ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][19]~q )) ) ) # ( !\rf_inst|registers[1][19]~q  & ( 
// (\rf_inst|registers[3][19]~q  & \imem_inst|RAM~12_combout ) ) )

	.dataa(!\rf_inst|registers[3][19]~q ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(gnd),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(!\rf_inst|registers[1][19]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[19]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[19]~39 .extended_lut = "off";
defparam \rf_inst|rd1[19]~39 .lut_mask = 64'h111111DD111111DD;
defparam \rf_inst|rd1[19]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \rf_inst|registers[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[18]~50_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][18] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N46
dffeas \rf_inst|registers[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[18]~50_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][18] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \rf_inst|rd1[18]~45 (
// Equation(s):
// \rf_inst|rd1[18]~45_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][18]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][18]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[3][18]~q ),
	.datab(!\rf_inst|registers[1][18]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[18]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[18]~45 .extended_lut = "off";
defparam \rf_inst|rd1[18]~45 .lut_mask = 64'h0303030355555555;
defparam \rf_inst|rd1[18]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \rf_inst|registers[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[17]~49_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][17] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \rf_inst|registers[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[17]~49_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][17] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \rf_inst|rd1[17]~50 (
// Equation(s):
// \rf_inst|rd1[17]~50_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][17]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][17]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[1][17]~q ),
	.datab(!\rf_inst|registers[3][17]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(gnd),
	.datae(!\imem_inst|RAM~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[17]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[17]~50 .extended_lut = "off";
defparam \rf_inst|rd1[17]~50 .lut_mask = 64'h0505333305053333;
defparam \rf_inst|rd1[17]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N35
dffeas \rf_inst|registers[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[16]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][16] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N34
dffeas \rf_inst|registers[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[16]~41_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][16] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N33
cyclonev_lcell_comb \rf_inst|rd1[16]~35 (
// Equation(s):
// \rf_inst|rd1[16]~35_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][16]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][16]~q ) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][16]~q ),
	.datad(!\rf_inst|registers[3][16]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[16]~35 .extended_lut = "off";
defparam \rf_inst|rd1[16]~35 .lut_mask = 64'h0505050500FF00FF;
defparam \rf_inst|rd1[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \rf_inst|registers[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[15]~48_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][15] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N44
dffeas \rf_inst|registers[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[15]~48_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][15] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \rf_inst|rd1[15]~57 (
// Equation(s):
// \rf_inst|rd1[15]~57_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][15]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][15]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[3][15]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][15]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[15]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[15]~57 .extended_lut = "off";
defparam \rf_inst|rd1[15]~57 .lut_mask = 64'h000F000F55555555;
defparam \rf_inst|rd1[15]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \rf_inst|registers[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[14]~62_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][14] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \rf_inst|registers[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][14] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \rf_inst|registers[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[14]~62_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][14] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \rf_inst|rd1[14]~28 (
// Equation(s):
// \rf_inst|rd1[14]~28_combout  = ( \imem_inst|RAM~11_combout  & ( \rf_inst|registers[1][14]~q  & ( (!\imem_inst|RAM~12_combout ) # (\rf_inst|registers[3][14]~q ) ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \rf_inst|registers[1][14]~q  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[2][14]~q ) ) ) ) # ( \imem_inst|RAM~11_combout  & ( !\rf_inst|registers[1][14]~q  & ( (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][14]~q ) ) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// !\rf_inst|registers[1][14]~q  & ( (\imem_inst|RAM~12_combout  & \rf_inst|registers[2][14]~q ) ) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\rf_inst|registers[3][14]~q ),
	.datac(gnd),
	.datad(!\rf_inst|registers[2][14]~q ),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\rf_inst|registers[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[14]~28 .extended_lut = "off";
defparam \rf_inst|rd1[14]~28 .lut_mask = 64'h005511110055BBBB;
defparam \rf_inst|rd1[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \rf_inst|rd1[14]~56 (
// Equation(s):
// \rf_inst|rd1[14]~56_combout  = ( \rf_inst|registers[3][14]~q  & ( ((\imem_inst|RAM~11_combout  & \rf_inst|registers[1][14]~q )) # (\imem_inst|RAM~12_combout ) ) ) # ( !\rf_inst|registers[3][14]~q  & ( (!\imem_inst|RAM~12_combout  & 
// (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][14]~q )) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[1][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[14]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[14]~56 .extended_lut = "off";
defparam \rf_inst|rd1[14]~56 .lut_mask = 64'h0202020257575757;
defparam \rf_inst|rd1[14]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \rf_inst|registers[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[13]~40_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][13] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \rf_inst|registers[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[13]~40_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][13] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N27
cyclonev_lcell_comb \rf_inst|rd1[13]~34 (
// Equation(s):
// \rf_inst|rd1[13]~34_combout  = (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][13]~q  & ((\imem_inst|RAM~11_combout )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[3][13]~q ))))

	.dataa(!\rf_inst|registers[1][13]~q ),
	.datab(!\rf_inst|registers[3][13]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[13]~34 .extended_lut = "off";
defparam \rf_inst|rd1[13]~34 .lut_mask = 64'h0533053305330533;
defparam \rf_inst|rd1[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \rf_inst|registers[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[12]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][12] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \rf_inst|registers[3][12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[12]~47_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][12]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[3][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N27
cyclonev_lcell_comb \rf_inst|rd1[12]~10 (
// Equation(s):
// \rf_inst|rd1[12]~10_combout  = ( \imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][12]~DUPLICATE_q  ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[2][12]~q  ) ) ) # ( 
// \imem_inst|RAM~11_combout  & ( !\imem_inst|RAM~12_combout  & ( \rf_inst|registers[1][12]~q  ) ) )

	.dataa(!\rf_inst|registers[2][12]~q ),
	.datab(!\rf_inst|registers[1][12]~q ),
	.datac(!\rf_inst|registers[3][12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[12]~10 .extended_lut = "off";
defparam \rf_inst|rd1[12]~10 .lut_mask = 64'h0000333355550F0F;
defparam \rf_inst|rd1[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \rf_inst|registers[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[10]~58_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][10] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \rf_inst|registers[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[10]~58_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][10] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \rf_inst|rd1[10]~59 (
// Equation(s):
// \rf_inst|rd1[10]~59_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][10]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][10]~q )) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\rf_inst|registers[3][10]~q  & \imem_inst|RAM~12_combout ) ) )

	.dataa(!\rf_inst|registers[3][10]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][10]~q ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[10]~59 .extended_lut = "off";
defparam \rf_inst|rd1[10]~59 .lut_mask = 64'h005500550F550F55;
defparam \rf_inst|rd1[10]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \rf_inst|registers[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[9]~59_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][9] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \rf_inst|registers[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[9]~59_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][9] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N45
cyclonev_lcell_comb \rf_inst|rd1[9]~22 (
// Equation(s):
// \rf_inst|rd1[9]~22_combout  = ( \imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][9]~q  ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[2][9]~q  ) ) ) # ( 
// \imem_inst|RAM~11_combout  & ( !\imem_inst|RAM~12_combout  & ( \rf_inst|registers[1][9]~q  ) ) )

	.dataa(!\rf_inst|registers[2][9]~q ),
	.datab(!\rf_inst|registers[1][9]~q ),
	.datac(gnd),
	.datad(!\rf_inst|registers[3][9]~q ),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[9]~22 .extended_lut = "off";
defparam \rf_inst|rd1[9]~22 .lut_mask = 64'h00003333555500FF;
defparam \rf_inst|rd1[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \rf_inst|registers[3][9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[9]~59_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][9]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[3][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N9
cyclonev_lcell_comb \rf_inst|rd1[9]~60 (
// Equation(s):
// \rf_inst|rd1[9]~60_combout  = ( \imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][9]~DUPLICATE_q  ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][9]~DUPLICATE_q  ) ) ) # ( 
// \imem_inst|RAM~11_combout  & ( !\imem_inst|RAM~12_combout  & ( \rf_inst|registers[1][9]~q  ) ) )

	.dataa(!\rf_inst|registers[1][9]~q ),
	.datab(gnd),
	.datac(!\rf_inst|registers[3][9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[9]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[9]~60 .extended_lut = "off";
defparam \rf_inst|rd1[9]~60 .lut_mask = 64'h000055550F0F0F0F;
defparam \rf_inst|rd1[9]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \alu_inst|Add0~113 (
// Equation(s):
// \alu_inst|Add0~113_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][9]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[9]~60_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~50  ))
// \alu_inst|Add0~114  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][9]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[9]~60_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~50  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][9]~q ),
	.datad(!\rf_inst|rd1[9]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~113_sumout ),
	.cout(\alu_inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~113 .extended_lut = "off";
defparam \alu_inst|Add0~113 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \alu_inst|y[9]~30 (
// Equation(s):
// \alu_inst|y[9]~30_combout  = ( \rf_inst|rd1[9]~22_combout  & ( \alu_inst|Add0~113_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ) # (\rf_inst|Equal0~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\rf_inst|rd1[9]~22_combout  & ( \alu_inst|Add0~113_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal0~0_combout  & 
// !\alu_inst|Equal1~0_combout )) ) ) ) # ( \rf_inst|rd1[9]~22_combout  & ( !\alu_inst|Add0~113_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_inst|Equal1~0_combout )) # 
// (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((\alu_inst|Equal1~0_combout ))))) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(!\rf_inst|rd1[9]~22_combout ),
	.dataf(!\alu_inst|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[9]~30 .extended_lut = "off";
defparam \alu_inst|y[9]~30 .lut_mask = 64'h0000041103000711;
defparam \alu_inst|y[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \alu_inst|Add1~113 (
// Equation(s):
// \alu_inst|Add1~113_sumout  = SUM(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][9]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[9]~60_combout )))) ) + ( \alu_inst|Add1~50  
// ))
// \alu_inst|Add1~114  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][9]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[9]~60_combout )))) ) + ( \alu_inst|Add1~50  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][9]~q ),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[9]~60_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~113_sumout ),
	.cout(\alu_inst|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~113 .extended_lut = "off";
defparam \alu_inst|Add1~113 .lut_mask = 64'h0000FDA8000000FF;
defparam \alu_inst|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \alu_inst|y[9]~59 (
// Equation(s):
// \alu_inst|y[9]~59_combout  = ( \alu_inst|Add1~113_sumout  & ( ((!\alu_inst|y[30]~16_combout  & \alu_inst|y[9]~30_combout )) # (\alu_inst|y[14]~0_combout ) ) ) # ( !\alu_inst|Add1~113_sumout  & ( (!\alu_inst|y[30]~16_combout  & \alu_inst|y[9]~30_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|y[9]~30_combout ),
	.datad(!\alu_inst|y[14]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[9]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[9]~59 .extended_lut = "off";
defparam \alu_inst|y[9]~59 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \alu_inst|y[9]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N39
cyclonev_lcell_comb \rf_inst|registers[2][9]~feeder (
// Equation(s):
// \rf_inst|registers[2][9]~feeder_combout  = ( \alu_inst|y[9]~59_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[9]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][9]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N40
dffeas \rf_inst|registers[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][9] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \alu_inst|Add1~109 (
// Equation(s):
// \alu_inst|Add1~109_sumout  = SUM(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][10]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[10]~59_combout )))) ) + ( \alu_inst|Add1~114 
//  ))
// \alu_inst|Add1~110  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][10]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[10]~59_combout )))) ) + ( \alu_inst|Add1~114  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][10]~q ),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[10]~59_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~109_sumout ),
	.cout(\alu_inst|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~109 .extended_lut = "off";
defparam \alu_inst|Add1~109 .lut_mask = 64'h0000FDA8000000FF;
defparam \alu_inst|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \rf_inst|rd1[10]~21 (
// Equation(s):
// \rf_inst|rd1[10]~21_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][10]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][10]~q )) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[2][10]~q ) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\rf_inst|registers[2][10]~q ),
	.datac(!\rf_inst|registers[3][10]~q ),
	.datad(!\rf_inst|registers[1][10]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[10]~21 .extended_lut = "off";
defparam \rf_inst|rd1[10]~21 .lut_mask = 64'h1111111105AF05AF;
defparam \rf_inst|rd1[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N45
cyclonev_lcell_comb \alu_inst|Add0~109 (
// Equation(s):
// \alu_inst|Add0~109_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][10]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[10]~59_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~114  ))
// \alu_inst|Add0~110  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][10]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[10]~59_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~114  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][10]~q ),
	.datad(!\rf_inst|rd1[10]~59_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~109_sumout ),
	.cout(\alu_inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~109 .extended_lut = "off";
defparam \alu_inst|Add0~109 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \alu_inst|y[10]~29 (
// Equation(s):
// \alu_inst|y[10]~29_combout  = ( \rf_inst|rd1[10]~21_combout  & ( \alu_inst|Add0~109_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ) # (\rf_inst|Equal0~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\rf_inst|rd1[10]~21_combout  & ( \alu_inst|Add0~109_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & 
// \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[10]~21_combout  & ( !\alu_inst|Add0~109_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )) # 
// (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout )))) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[10]~21_combout ),
	.dataf(!\alu_inst|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[10]~29 .extended_lut = "off";
defparam \alu_inst|y[10]~29 .lut_mask = 64'h0000014100300171;
defparam \alu_inst|y[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \alu_inst|y[10]~58 (
// Equation(s):
// \alu_inst|y[10]~58_combout  = ( \alu_inst|y[10]~29_combout  & ( (!\alu_inst|y[30]~16_combout ) # ((\alu_inst|y[14]~0_combout  & \alu_inst|Add1~109_sumout )) ) ) # ( !\alu_inst|y[10]~29_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~109_sumout ) 
// ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|y[30]~16_combout ),
	.datad(!\alu_inst|Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[10]~58 .extended_lut = "off";
defparam \alu_inst|y[10]~58 .lut_mask = 64'h00330033F0F3F0F3;
defparam \alu_inst|y[10]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N50
dffeas \rf_inst|registers[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[10]~58_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][10] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \alu_inst|Add0~117 (
// Equation(s):
// \alu_inst|Add0~117_sumout  = SUM(( \rf_inst|rd1[11]~30_combout  ) + ( (!\imem_inst|RAM~7_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~110  
// ))
// \alu_inst|Add0~118  = CARRY(( \rf_inst|rd1[11]~30_combout  ) + ( (!\imem_inst|RAM~7_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~110  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~7_combout ),
	.datac(!\imem_inst|RAM~16_combout ),
	.datad(!\rf_inst|rd1[11]~30_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~117_sumout ),
	.cout(\alu_inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~117 .extended_lut = "off";
defparam \alu_inst|Add0~117 .lut_mask = 64'h00003120000000FF;
defparam \alu_inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N36
cyclonev_lcell_comb \alu_inst|y[11]~31 (
// Equation(s):
// \alu_inst|y[11]~31_combout  = ( \alu_inst|Equal1~0_combout  & ( (!\src_b[12]~1_combout  & (\rf_inst|rd1[11]~30_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) # (\src_b[12]~1_combout  & (!\rf_inst|rd1[11]~30_combout  $ 
// (!\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\src_b[12]~1_combout ),
	.datac(!\rf_inst|rd1[11]~30_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[11]~31 .extended_lut = "off";
defparam \alu_inst|y[11]~31 .lut_mask = 64'h00000000033C033C;
defparam \alu_inst|y[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N4
dffeas \rf_inst|registers[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[11]~32_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][11] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \rf_inst|registers[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][11] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N58
dffeas \rf_inst|registers[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[11]~32_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][11] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \rf_inst|rd1[11]~61 (
// Equation(s):
// \rf_inst|rd1[11]~61_combout  = ( \imem_inst|RAM~11_combout  & ( \rf_inst|registers[3][11]~q  & ( (\rf_inst|registers[1][11]~q ) # (\imem_inst|RAM~12_combout ) ) ) ) # ( !\imem_inst|RAM~11_combout  & ( \rf_inst|registers[3][11]~q  & ( 
// \imem_inst|RAM~12_combout  ) ) ) # ( \imem_inst|RAM~11_combout  & ( !\rf_inst|registers[3][11]~q  & ( (!\imem_inst|RAM~12_combout  & \rf_inst|registers[1][11]~q ) ) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][11]~q ),
	.datad(gnd),
	.datae(!\imem_inst|RAM~11_combout ),
	.dataf(!\rf_inst|registers[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[11]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[11]~61 .extended_lut = "off";
defparam \rf_inst|rd1[11]~61 .lut_mask = 64'h00000A0A55555F5F;
defparam \rf_inst|rd1[11]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \alu_inst|Add1~117 (
// Equation(s):
// \alu_inst|Add1~117_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][11]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[11]~61_combout )))) ) + ( \alu_inst|Add1~130_combout  ) + ( \alu_inst|Add1~110 
//  ))
// \alu_inst|Add1~118  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][11]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[11]~61_combout )))) ) + ( \alu_inst|Add1~130_combout  ) + ( \alu_inst|Add1~110  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][11]~q ),
	.datad(!\rf_inst|rd1[11]~61_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~130_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~117_sumout ),
	.cout(\alu_inst|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~117 .extended_lut = "off";
defparam \alu_inst|Add1~117 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \alu_inst|y[11]~32 (
// Equation(s):
// \alu_inst|y[11]~32_combout  = ( \alu_inst|Add1~117_sumout  & ( ((\alu_inst|Equal0~0_combout  & ((\alu_inst|Add0~117_sumout ) # (\alu_inst|Equal5~0_combout )))) # (\alu_inst|y[11]~31_combout ) ) ) # ( !\alu_inst|Add1~117_sumout  & ( 
// ((!\alu_inst|Equal5~0_combout  & (\alu_inst|Equal0~0_combout  & \alu_inst|Add0~117_sumout ))) # (\alu_inst|y[11]~31_combout ) ) )

	.dataa(!\alu_inst|Equal5~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|Add0~117_sumout ),
	.datad(!\alu_inst|y[11]~31_combout ),
	.datae(!\alu_inst|Add1~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[11]~32 .extended_lut = "off";
defparam \alu_inst|y[11]~32 .lut_mask = 64'h02FF13FF02FF13FF;
defparam \alu_inst|y[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \rf_inst|registers[1][11]~feeder (
// Equation(s):
// \rf_inst|registers[1][11]~feeder_combout  = ( \alu_inst|y[11]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[11]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[1][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[1][11]~feeder .extended_lut = "off";
defparam \rf_inst|registers[1][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[1][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N2
dffeas \rf_inst|registers[1][11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][11]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[1][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N57
cyclonev_lcell_comb \rf_inst|rd1[11]~30 (
// Equation(s):
// \rf_inst|rd1[11]~30_combout  = ( \rf_inst|registers[2][11]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][11]~DUPLICATE_q )) # 
// (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][11]~q ))))) ) ) # ( !\rf_inst|registers[2][11]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][11]~DUPLICATE_q )) # (\imem_inst|RAM~12_combout  & 
// ((\rf_inst|registers[3][11]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][11]~DUPLICATE_q ),
	.datad(!\rf_inst|registers[3][11]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[11]~30 .extended_lut = "off";
defparam \rf_inst|rd1[11]~30 .lut_mask = 64'h0415041526372637;
defparam \rf_inst|rd1[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N51
cyclonev_lcell_comb \alu_inst|Add0~41 (
// Equation(s):
// \alu_inst|Add0~41_sumout  = SUM(( \rf_inst|rd1[12]~10_combout  ) + ( (!\imem_inst|RAM~7_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~118  ))
// \alu_inst|Add0~42  = CARRY(( \rf_inst|rd1[12]~10_combout  ) + ( (!\imem_inst|RAM~7_combout ) # ((!\imem_inst|RAM~14_combout  & (\imem_inst|RAM~16_combout )) # (\imem_inst|RAM~14_combout  & ((\imem_inst|RAM~12_combout )))) ) + ( \alu_inst|Add0~118  ))

	.dataa(!\imem_inst|RAM~14_combout ),
	.datab(!\imem_inst|RAM~7_combout ),
	.datac(!\imem_inst|RAM~16_combout ),
	.datad(!\rf_inst|rd1[12]~10_combout ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~41_sumout ),
	.cout(\alu_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~41 .extended_lut = "off";
defparam \alu_inst|Add0~41 .lut_mask = 64'h00003120000000FF;
defparam \alu_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \rf_inst|registers[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[12]~47_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][12] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \rf_inst|rd1[12]~42 (
// Equation(s):
// \rf_inst|rd1[12]~42_combout  = ( \rf_inst|registers[3][12]~q  & ( ((\imem_inst|RAM~11_combout  & \rf_inst|registers[1][12]~q )) # (\imem_inst|RAM~12_combout ) ) ) # ( !\rf_inst|registers[3][12]~q  & ( (\imem_inst|RAM~11_combout  & 
// (!\imem_inst|RAM~12_combout  & \rf_inst|registers[1][12]~q )) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[12]~42 .extended_lut = "off";
defparam \rf_inst|rd1[12]~42 .lut_mask = 64'h0404040437373737;
defparam \rf_inst|rd1[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \alu_inst|Add1~41 (
// Equation(s):
// \alu_inst|Add1~41_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][12]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[12]~42_combout )))) ) + ( \alu_inst|Add1~130_combout  ) + ( \alu_inst|Add1~118  
// ))
// \alu_inst|Add1~42  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][12]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[12]~42_combout )))) ) + ( \alu_inst|Add1~130_combout  ) + ( \alu_inst|Add1~118  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][12]~q ),
	.datad(!\rf_inst|rd1[12]~42_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~130_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~41_sumout ),
	.cout(\alu_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~41 .extended_lut = "off";
defparam \alu_inst|Add1~41 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N18
cyclonev_lcell_comb \alu_inst|y[12]~12 (
// Equation(s):
// \alu_inst|y[12]~12_combout  = ( \src_b[12]~1_combout  & ( (\alu_inst|Equal1~0_combout  & (!\alu_ctrl_inst|alu_sel[2]~0_combout  $ (!\rf_inst|rd1[12]~10_combout ))) ) ) # ( !\src_b[12]~1_combout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// (\alu_inst|Equal1~0_combout  & \rf_inst|rd1[12]~10_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\rf_inst|rd1[12]~10_combout ),
	.datae(gnd),
	.dataf(!\src_b[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[12]~12 .extended_lut = "off";
defparam \alu_inst|y[12]~12 .lut_mask = 64'h00030003030C030C;
defparam \alu_inst|y[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N15
cyclonev_lcell_comb \alu_inst|y[12]~47 (
// Equation(s):
// \alu_inst|y[12]~47_combout  = ( \alu_inst|y[12]~12_combout  ) # ( !\alu_inst|y[12]~12_combout  & ( (\alu_inst|Equal0~0_combout  & ((!\alu_inst|Equal5~0_combout  & (\alu_inst|Add0~41_sumout )) # (\alu_inst|Equal5~0_combout  & ((\alu_inst|Add1~41_sumout 
// ))))) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal5~0_combout ),
	.datac(!\alu_inst|Add0~41_sumout ),
	.datad(!\alu_inst|Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[12]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[12]~47 .extended_lut = "off";
defparam \alu_inst|y[12]~47 .lut_mask = 64'h04150415FFFFFFFF;
defparam \alu_inst|y[12]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N3
cyclonev_lcell_comb \rf_inst|registers[2][12]~feeder (
// Equation(s):
// \rf_inst|registers[2][12]~feeder_combout  = ( \alu_inst|y[12]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[12]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][12]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N4
dffeas \rf_inst|registers[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][12] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \alu_inst|Add1~9 (
// Equation(s):
// \alu_inst|Add1~9_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][13]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[13]~34_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~42  ))
// \alu_inst|Add1~10  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][13]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[13]~34_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~42  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][13]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[13]~34_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~9_sumout ),
	.cout(\alu_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~9 .extended_lut = "off";
defparam \alu_inst|Add1~9 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \rf_inst|rd1[13]~2 (
// Equation(s):
// \rf_inst|rd1[13]~2_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][13]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][13]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[2][13]~DUPLICATE_q ) ) )

	.dataa(!\rf_inst|registers[1][13]~q ),
	.datab(!\rf_inst|registers[3][13]~q ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|registers[2][13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[13]~2 .extended_lut = "off";
defparam \rf_inst|rd1[13]~2 .lut_mask = 64'h000F000F53535353;
defparam \rf_inst|rd1[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \rf_inst|registers[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][13] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \alu_inst|Add0~9 (
// Equation(s):
// \alu_inst|Add0~9_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][13]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[13]~34_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~42  ))
// \alu_inst|Add0~10  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][13]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[13]~34_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~42  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][13]~q ),
	.datad(!\rf_inst|rd1[13]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~9_sumout ),
	.cout(\alu_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~9 .extended_lut = "off";
defparam \alu_inst|Add0~9 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \alu_inst|y[13]~40 (
// Equation(s):
// \alu_inst|y[13]~40_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~9_sumout  & ( (!\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & (\alu_inst|Add1~9_sumout ))) # (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// ((!\alu_inst|Equal1~0_combout ) # ((\rf_inst|rd1[13]~2_combout )))) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~9_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout  & \rf_inst|rd1[13]~2_combout )) ) ) ) # ( 
// \alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~9_sumout  & ( (!\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & (\alu_inst|Add1~9_sumout ))) # (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout  & 
// ((\rf_inst|rd1[13]~2_combout )))) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~9_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout  & \rf_inst|rd1[13]~2_combout )) ) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\alu_inst|Add1~9_sumout ),
	.datad(!\rf_inst|rd1[13]~2_combout ),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[13]~40 .extended_lut = "off";
defparam \alu_inst|y[13]~40 .lut_mask = 64'h0011081900114C5D;
defparam \alu_inst|y[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \rf_inst|registers[2][13]~feeder (
// Equation(s):
// \rf_inst|registers[2][13]~feeder_combout  = ( \alu_inst|y[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][13]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \rf_inst|registers[2][13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][13]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \alu_inst|Add1~97 (
// Equation(s):
// \alu_inst|Add1~97_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][14]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[14]~56_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~10  ))
// \alu_inst|Add1~98  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][14]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[14]~56_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~10  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][14]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[14]~56_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~97_sumout ),
	.cout(\alu_inst|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~97 .extended_lut = "off";
defparam \alu_inst|Add1~97 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N57
cyclonev_lcell_comb \alu_inst|Add0~97 (
// Equation(s):
// \alu_inst|Add0~97_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][14]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[14]~56_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~10  ))
// \alu_inst|Add0~98  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][14]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[14]~56_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~10  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][14]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[14]~56_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~97_sumout ),
	.cout(\alu_inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~97 .extended_lut = "off";
defparam \alu_inst|Add0~97 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \alu_inst|y[14]~62 (
// Equation(s):
// \alu_inst|y[14]~62_combout  = ( \alu_inst|Add1~97_sumout  & ( \alu_inst|Add0~97_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout )) # (\alu_inst|Equal1~0_combout  & (((\rf_inst|rd1[14]~28_combout  & 
// \alu_ctrl_inst|alu_sel[2]~0_combout )))) ) ) ) # ( !\alu_inst|Add1~97_sumout  & ( \alu_inst|Add0~97_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout )) # (\alu_inst|Equal1~0_combout  & 
// ((\rf_inst|rd1[14]~28_combout ))))) ) ) ) # ( \alu_inst|Add1~97_sumout  & ( !\alu_inst|Add0~97_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((!\alu_ctrl_inst|alu_sel[2]~0_combout )))) # (\alu_inst|Equal1~0_combout  & 
// (((\rf_inst|rd1[14]~28_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )))) ) ) ) # ( !\alu_inst|Add1~97_sumout  & ( !\alu_inst|Add0~97_sumout  & ( (\rf_inst|rd1[14]~28_combout  & (\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\rf_inst|rd1[14]~28_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\alu_inst|Add1~97_sumout ),
	.dataf(!\alu_inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[14]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[14]~62 .extended_lut = "off";
defparam \alu_inst|y[14]~62 .lut_mask = 64'h0003500300535053;
defparam \alu_inst|y[14]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \rf_inst|registers[2][14]~feeder (
// Equation(s):
// \rf_inst|registers[2][14]~feeder_combout  = ( \alu_inst|y[14]~62_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][14]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \rf_inst|registers[2][14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][14]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \alu_inst|Add1~101 (
// Equation(s):
// \alu_inst|Add1~101_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][15]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[15]~57_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~98  ))
// \alu_inst|Add1~102  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][15]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[15]~57_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~98  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][15]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[15]~57_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~101_sumout ),
	.cout(\alu_inst|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~101 .extended_lut = "off";
defparam \alu_inst|Add1~101 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N53
dffeas \rf_inst|registers[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[15]~48_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][15] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N45
cyclonev_lcell_comb \rf_inst|rd1[15]~11 (
// Equation(s):
// \rf_inst|rd1[15]~11_combout  = ( \imem_inst|RAM~12_combout  & ( (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][15]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][15]~q ))) ) ) # ( !\imem_inst|RAM~12_combout  & ( 
// (\rf_inst|registers[1][15]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[2][15]~q ),
	.datab(!\rf_inst|registers[1][15]~q ),
	.datac(!\rf_inst|registers[3][15]~q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(!\imem_inst|RAM~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[15]~11 .extended_lut = "off";
defparam \rf_inst|rd1[15]~11 .lut_mask = 64'h0033550F0033550F;
defparam \rf_inst|rd1[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N0
cyclonev_lcell_comb \alu_inst|Add0~101 (
// Equation(s):
// \alu_inst|Add0~101_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][15]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[15]~57_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~98  ))
// \alu_inst|Add0~102  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][15]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[15]~57_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~98  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][15]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[15]~57_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~101_sumout ),
	.cout(\alu_inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~101 .extended_lut = "off";
defparam \alu_inst|Add0~101 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N24
cyclonev_lcell_comb \alu_inst|y[15]~27 (
// Equation(s):
// \alu_inst|y[15]~27_combout  = ( \rf_inst|rd1[15]~11_combout  & ( \alu_inst|Add0~101_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\rf_inst|Equal0~0_combout ) # (\alu_ctrl_inst|alu_sel[2]~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (((\alu_ctrl_inst|alu_sel[2]~0_combout  & \rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[15]~11_combout  & ( \alu_inst|Add0~101_sumout  & ( (\alu_inst|Equal0~0_combout  & (!\alu_inst|Equal1~0_combout  & 
// \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) ) # ( \rf_inst|rd1[15]~11_combout  & ( !\alu_inst|Add0~101_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_ctrl_inst|alu_sel[2]~0_combout )) # 
// (\alu_inst|Equal1~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ))))) ) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\rf_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[15]~11_combout ),
	.dataf(!\alu_inst|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[15]~27 .extended_lut = "off";
defparam \alu_inst|y[15]~27 .lut_mask = 64'h0000004304040447;
defparam \alu_inst|y[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N39
cyclonev_lcell_comb \alu_inst|y[15]~48 (
// Equation(s):
// \alu_inst|y[15]~48_combout  = ( \alu_inst|y[30]~16_combout  & ( \alu_inst|y[15]~27_combout  & ( (\alu_inst|Add1~101_sumout  & \alu_inst|y[14]~0_combout ) ) ) ) # ( !\alu_inst|y[30]~16_combout  & ( \alu_inst|y[15]~27_combout  ) ) # ( 
// \alu_inst|y[30]~16_combout  & ( !\alu_inst|y[15]~27_combout  & ( (\alu_inst|Add1~101_sumout  & \alu_inst|y[14]~0_combout ) ) ) ) # ( !\alu_inst|y[30]~16_combout  & ( !\alu_inst|y[15]~27_combout  & ( (\alu_inst|Add1~101_sumout  & \alu_inst|y[14]~0_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|Add1~101_sumout ),
	.datad(!\alu_inst|y[14]~0_combout ),
	.datae(!\alu_inst|y[30]~16_combout ),
	.dataf(!\alu_inst|y[15]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[15]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[15]~48 .extended_lut = "off";
defparam \alu_inst|y[15]~48 .lut_mask = 64'h000F000FFFFF000F;
defparam \alu_inst|y[15]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N52
dffeas \rf_inst|registers[2][15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[15]~48_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][15]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \alu_inst|Add1~13 (
// Equation(s):
// \alu_inst|Add1~13_sumout  = SUM(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][16]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[16]~35_combout )))) ) + ( \alu_inst|Add1~102  
// ))
// \alu_inst|Add1~14  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][16]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[16]~35_combout )))) ) + ( \alu_inst|Add1~102  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][16]~q ),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[16]~35_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~13_sumout ),
	.cout(\alu_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~13 .extended_lut = "off";
defparam \alu_inst|Add1~13 .lut_mask = 64'h0000FDA8000000FF;
defparam \alu_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \rf_inst|rd1[16]~3 (
// Equation(s):
// \rf_inst|rd1[16]~3_combout  = ( \rf_inst|registers[1][16]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][16]~q ))) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout ) # ((\rf_inst|registers[3][16]~q 
// )))) ) ) # ( !\rf_inst|registers[1][16]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][16]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][16]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][16]~q ),
	.datad(!\rf_inst|registers[3][16]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[16]~3 .extended_lut = "off";
defparam \rf_inst|rd1[16]~3 .lut_mask = 64'h0213021346574657;
defparam \rf_inst|rd1[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N3
cyclonev_lcell_comb \alu_inst|Add0~13 (
// Equation(s):
// \alu_inst|Add0~13_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][16]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[16]~35_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~102  ))
// \alu_inst|Add0~14  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][16]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[16]~35_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~102  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][16]~q ),
	.datad(!\rf_inst|rd1[16]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~13_sumout ),
	.cout(\alu_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~13 .extended_lut = "off";
defparam \alu_inst|Add0~13 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \alu_inst|y[16]~3 (
// Equation(s):
// \alu_inst|y[16]~3_combout  = ( \rf_inst|rd1[16]~3_combout  & ( \alu_inst|Add0~13_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[16]~3_combout  & ( \alu_inst|Add0~13_sumout  & ( (\alu_inst|Equal0~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) ) # ( \rf_inst|rd1[16]~3_combout  & ( 
// !\alu_inst|Add0~13_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\rf_inst|rd1[16]~3_combout ),
	.dataf(!\alu_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[16]~3 .extended_lut = "off";
defparam \alu_inst|y[16]~3 .lut_mask = 64'h0000000500300035;
defparam \alu_inst|y[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \alu_inst|y[16]~41 (
// Equation(s):
// \alu_inst|y[16]~41_combout  = ( \alu_inst|y[16]~3_combout  ) # ( !\alu_inst|y[16]~3_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~13_sumout ) ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_inst|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[16]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[16]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[16]~41 .extended_lut = "off";
defparam \alu_inst|y[16]~41 .lut_mask = 64'h00550055FFFFFFFF;
defparam \alu_inst|y[16]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \rf_inst|registers[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[16]~41_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][16] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \alu_inst|Add1~73 (
// Equation(s):
// \alu_inst|Add1~73_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[17]~50_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~14  
// ))
// \alu_inst|Add1~74  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[17]~50_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~14  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][17]~q ),
	.datad(!\rf_inst|rd1[17]~50_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~73_sumout ),
	.cout(\alu_inst|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~73 .extended_lut = "off";
defparam \alu_inst|Add1~73 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \rf_inst|rd1[17]~12 (
// Equation(s):
// \rf_inst|rd1[17]~12_combout  = ( \rf_inst|registers[3][17]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|registers[1][17]~q )) # (\imem_inst|RAM~12_combout 
// ))) ) ) # ( !\rf_inst|registers[3][17]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][17]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][17]~q ),
	.datad(!\rf_inst|registers[1][17]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[17]~12 .extended_lut = "off";
defparam \rf_inst|rd1[17]~12 .lut_mask = 64'h0246024613571357;
defparam \rf_inst|rd1[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N6
cyclonev_lcell_comb \alu_inst|Add0~73 (
// Equation(s):
// \alu_inst|Add0~73_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[17]~50_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~14  ))
// \alu_inst|Add0~74  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][17]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[17]~50_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~14  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][17]~q ),
	.datad(!\rf_inst|rd1[17]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~73_sumout ),
	.cout(\alu_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~73 .extended_lut = "off";
defparam \alu_inst|Add0~73 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \alu_inst|y[17]~22 (
// Equation(s):
// \alu_inst|y[17]~22_combout  = ( \rf_inst|rd1[17]~12_combout  & ( \alu_inst|Add0~73_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[17]~12_combout  & ( \alu_inst|Add0~73_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_inst|Equal1~0_combout )) ) ) ) # ( \rf_inst|rd1[17]~12_combout  & ( 
// !\alu_inst|Add0~73_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(!\rf_inst|rd1[17]~12_combout ),
	.dataf(!\alu_inst|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[17]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[17]~22 .extended_lut = "off";
defparam \alu_inst|y[17]~22 .lut_mask = 64'h0000001103000311;
defparam \alu_inst|y[17]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \alu_inst|y[17]~49 (
// Equation(s):
// \alu_inst|y[17]~49_combout  = ( \alu_inst|y[17]~22_combout  ) # ( !\alu_inst|y[17]~22_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~73_sumout ) ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(gnd),
	.datac(!\alu_inst|Add1~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[17]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[17]~49 .extended_lut = "off";
defparam \alu_inst|y[17]~49 .lut_mask = 64'h05050505FFFFFFFF;
defparam \alu_inst|y[17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \rf_inst|registers[2][17]~feeder (
// Equation(s):
// \rf_inst|registers[2][17]~feeder_combout  = ( \alu_inst|y[17]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[17]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][17]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \rf_inst|registers[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][17] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \alu_inst|Add1~53 (
// Equation(s):
// \alu_inst|Add1~53_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][18]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[18]~45_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~74  ))
// \alu_inst|Add1~54  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][18]~DUPLICATE_q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[18]~45_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( 
// \alu_inst|Add1~74  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][18]~DUPLICATE_q ),
	.datad(!\rf_inst|rd1[18]~45_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~53_sumout ),
	.cout(\alu_inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~53 .extended_lut = "off";
defparam \alu_inst|Add1~53 .lut_mask = 64'h0000FF0000000257;
defparam \alu_inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N39
cyclonev_lcell_comb \rf_inst|rd1[18]~13 (
// Equation(s):
// \rf_inst|rd1[18]~13_combout  = ( \rf_inst|registers[3][18]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[2][18]~DUPLICATE_q )))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|registers[1][18]~q )) # 
// (\imem_inst|RAM~12_combout ))) ) ) # ( !\rf_inst|registers[3][18]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[2][18]~DUPLICATE_q )))) # (\imem_inst|RAM~11_combout  & (!\imem_inst|RAM~12_combout  & 
// (\rf_inst|registers[1][18]~q ))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][18]~q ),
	.datad(!\rf_inst|registers[2][18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[18]~13 .extended_lut = "off";
defparam \rf_inst|rd1[18]~13 .lut_mask = 64'h0426042615371537;
defparam \rf_inst|rd1[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N28
dffeas \rf_inst|registers[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[18]~50_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][18] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N9
cyclonev_lcell_comb \alu_inst|Add0~53 (
// Equation(s):
// \alu_inst|Add0~53_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][18]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[18]~45_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~74  ))
// \alu_inst|Add0~54  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][18]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[18]~45_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~74  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][18]~q ),
	.datad(!\rf_inst|rd1[18]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~53_sumout ),
	.cout(\alu_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~53 .extended_lut = "off";
defparam \alu_inst|Add0~53 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \alu_inst|y[18]~17 (
// Equation(s):
// \alu_inst|y[18]~17_combout  = ( \rf_inst|rd1[18]~13_combout  & ( \alu_inst|Add0~53_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\rf_inst|Equal0~0_combout ) # (\alu_ctrl_inst|alu_sel[2]~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[18]~13_combout  & ( \alu_inst|Add0~53_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & 
// \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[18]~13_combout  & ( !\alu_inst|Add0~53_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_inst|Equal1~0_combout  & (!\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal0~0_combout )) # 
// (\alu_inst|Equal1~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout )))) ) ) )

	.dataa(!\alu_inst|Equal1~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\rf_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[18]~13_combout ),
	.dataf(!\alu_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[18]~17 .extended_lut = "off";
defparam \alu_inst|y[18]~17 .lut_mask = 64'h000000190202021B;
defparam \alu_inst|y[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N57
cyclonev_lcell_comb \alu_inst|y[18]~50 (
// Equation(s):
// \alu_inst|y[18]~50_combout  = ( \alu_inst|Add1~53_sumout  & ( \alu_inst|y[18]~17_combout  & ( (!\alu_inst|y[30]~16_combout ) # (\alu_inst|y[14]~0_combout ) ) ) ) # ( !\alu_inst|Add1~53_sumout  & ( \alu_inst|y[18]~17_combout  & ( 
// !\alu_inst|y[30]~16_combout  ) ) ) # ( \alu_inst|Add1~53_sumout  & ( !\alu_inst|y[18]~17_combout  & ( \alu_inst|y[14]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[30]~16_combout ),
	.datad(!\alu_inst|y[14]~0_combout ),
	.datae(!\alu_inst|Add1~53_sumout ),
	.dataf(!\alu_inst|y[18]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[18]~50 .extended_lut = "off";
defparam \alu_inst|y[18]~50 .lut_mask = 64'h000000FFF0F0F0FF;
defparam \alu_inst|y[18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \rf_inst|registers[2][18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[18]~50_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][18]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[2][18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \alu_inst|Add1~29 (
// Equation(s):
// \alu_inst|Add1~29_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][19]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[19]~39_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~54  
// ))
// \alu_inst|Add1~30  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][19]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[19]~39_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~54  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][19]~q ),
	.datad(!\rf_inst|rd1[19]~39_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~29_sumout ),
	.cout(\alu_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~29 .extended_lut = "off";
defparam \alu_inst|Add1~29 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \alu_inst|Add0~29 (
// Equation(s):
// \alu_inst|Add0~29_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][19]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[19]~39_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~54  ))
// \alu_inst|Add0~30  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][19]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[19]~39_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~54  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][19]~q ),
	.datad(!\rf_inst|rd1[19]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~29_sumout ),
	.cout(\alu_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~29 .extended_lut = "off";
defparam \alu_inst|Add0~29 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N30
cyclonev_lcell_comb \alu_inst|y[19]~72 (
// Equation(s):
// \alu_inst|y[19]~72_combout  = ( !\alu_inst|Equal1~0_combout  & ( ((\alu_inst|Equal0~0_combout  & ((!\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Add1~29_sumout )) # (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((\alu_inst|Add0~29_sumout )))))) ) ) # ( 
// \alu_inst|Equal1~0_combout  & ( (\rf_inst|rd1[19]~7_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\rf_inst|Equal0~0_combout ))) ) )

	.dataa(!\rf_inst|rd1[19]~7_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Add1~29_sumout ),
	.datae(!\alu_inst|Equal1~0_combout ),
	.dataf(!\alu_inst|Add0~29_sumout ),
	.datag(!\alu_inst|Equal0~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[19]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[19]~72 .extended_lut = "on";
defparam \alu_inst|y[19]~72 .lut_mask = 64'h000C0101030F0101;
defparam \alu_inst|y[19]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N55
dffeas \rf_inst|registers[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[19]~72_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][19] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \alu_inst|Add1~105 (
// Equation(s):
// \alu_inst|Add1~105_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][20]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[20]~58_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~30  
// ))
// \alu_inst|Add1~106  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][20]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[20]~58_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~30  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][20]~q ),
	.datad(!\rf_inst|rd1[20]~58_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~105_sumout ),
	.cout(\alu_inst|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~105 .extended_lut = "off";
defparam \alu_inst|Add1~105 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \rf_inst|rd1[20]~18 (
// Equation(s):
// \rf_inst|rd1[20]~18_combout  = ( \rf_inst|registers[1][20]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][20]~q ))) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout ) # ((\rf_inst|registers[3][20]~q 
// )))) ) ) # ( !\rf_inst|registers[1][20]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][20]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][20]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][20]~q ),
	.datad(!\rf_inst|registers[3][20]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[20]~18 .extended_lut = "off";
defparam \rf_inst|rd1[20]~18 .lut_mask = 64'h0213021346574657;
defparam \rf_inst|rd1[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N15
cyclonev_lcell_comb \alu_inst|Add0~105 (
// Equation(s):
// \alu_inst|Add0~105_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][20]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[20]~58_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~30  ))
// \alu_inst|Add0~106  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][20]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[20]~58_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~30  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][20]~q ),
	.datad(!\rf_inst|rd1[20]~58_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~105_sumout ),
	.cout(\alu_inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~105 .extended_lut = "off";
defparam \alu_inst|Add0~105 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \alu_inst|y[20]~28 (
// Equation(s):
// \alu_inst|y[20]~28_combout  = ( \rf_inst|rd1[20]~18_combout  & ( \alu_inst|Add0~105_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[20]~18_combout  & ( \alu_inst|Add0~105_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_inst|Equal1~0_combout )) ) ) ) # ( \rf_inst|rd1[20]~18_combout  & ( 
// !\alu_inst|Add0~105_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(!\rf_inst|rd1[20]~18_combout ),
	.dataf(!\alu_inst|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[20]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[20]~28 .extended_lut = "off";
defparam \alu_inst|y[20]~28 .lut_mask = 64'h0000001103000311;
defparam \alu_inst|y[20]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \alu_inst|y[20]~55 (
// Equation(s):
// \alu_inst|y[20]~55_combout  = ( \alu_inst|y[20]~28_combout  ) # ( !\alu_inst|y[20]~28_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~105_sumout ) ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(gnd),
	.datad(!\alu_inst|Add1~105_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[20]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[20]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[20]~55 .extended_lut = "off";
defparam \alu_inst|y[20]~55 .lut_mask = 64'h00330033FFFFFFFF;
defparam \alu_inst|y[20]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N41
dffeas \rf_inst|registers[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[20]~55_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][20] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N18
cyclonev_lcell_comb \alu_inst|Add0~37 (
// Equation(s):
// \alu_inst|Add0~37_sumout  = SUM(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][21]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[21]~41_combout )))) ) + ( \alu_inst|Add0~106  ))
// \alu_inst|Add0~38  = CARRY(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][21]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[21]~41_combout )))) ) + ( \alu_inst|Add0~106  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][21]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[21]~41_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~37_sumout ),
	.cout(\alu_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~37 .extended_lut = "off";
defparam \alu_inst|Add0~37 .lut_mask = 64'h0000FBC80000FFFF;
defparam \alu_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \alu_inst|y[21]~11 (
// Equation(s):
// \alu_inst|y[21]~11_combout  = ( \rf_inst|rd1[21]~9_combout  & ( \alu_inst|Add0~37_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[21]~9_combout  & ( \alu_inst|Add0~37_sumout  & ( (\alu_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & !\alu_inst|Equal1~0_combout )) ) ) ) # ( \rf_inst|rd1[21]~9_combout  & ( 
// !\alu_inst|Add0~37_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(!\rf_inst|rd1[21]~9_combout ),
	.dataf(!\alu_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[21]~11 .extended_lut = "off";
defparam \alu_inst|y[21]~11 .lut_mask = 64'h0000000503000305;
defparam \alu_inst|y[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \alu_inst|y[21]~46 (
// Equation(s):
// \alu_inst|y[21]~46_combout  = ( \alu_inst|y[21]~11_combout  ) # ( !\alu_inst|y[21]~11_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~37_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[21]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[21]~46 .extended_lut = "off";
defparam \alu_inst|y[21]~46 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \alu_inst|y[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N35
dffeas \rf_inst|registers[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[21]~46_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][21] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \alu_inst|Add1~37 (
// Equation(s):
// \alu_inst|Add1~37_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][21]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[21]~41_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~106  
// ))
// \alu_inst|Add1~38  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][21]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[21]~41_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~106  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][21]~q ),
	.datad(!\rf_inst|rd1[21]~41_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~37_sumout ),
	.cout(\alu_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~37 .extended_lut = "off";
defparam \alu_inst|Add1~37 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \rf_inst|registers[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[23]~45_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][23] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \rf_inst|registers[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[23]~45_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][23] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \rf_inst|rd1[23]~8 (
// Equation(s):
// \rf_inst|rd1[23]~8_combout  = ( \rf_inst|registers[2][23]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][23]~q ))) # (\imem_inst|RAM~12_combout  & 
// (\rf_inst|registers[3][23]~q )))) ) ) # ( !\rf_inst|registers[2][23]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][23]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][23]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[3][23]~q ),
	.datad(!\rf_inst|registers[1][23]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[23]~8 .extended_lut = "off";
defparam \rf_inst|rd1[23]~8 .lut_mask = 64'h0145014523672367;
defparam \rf_inst|rd1[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \rf_inst|rd1[23]~40 (
// Equation(s):
// \rf_inst|rd1[23]~40_combout  = ( \imem_inst|RAM~12_combout  & ( \rf_inst|registers[3][23]~q  ) ) # ( !\imem_inst|RAM~12_combout  & ( (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][23]~q ) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][23]~q ),
	.datad(!\rf_inst|registers[3][23]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[23]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[23]~40 .extended_lut = "off";
defparam \rf_inst|rd1[23]~40 .lut_mask = 64'h0505050500FF00FF;
defparam \rf_inst|rd1[23]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \rf_inst|registers[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[22]~56_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][22] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \rf_inst|registers[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[22]~56_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][22] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \rf_inst|rd1[22]~49 (
// Equation(s):
// \rf_inst|rd1[22]~49_combout  = (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][22]~q )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[3][22]~q ))))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[3][22]~q ),
	.datad(!\rf_inst|registers[1][22]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[22]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[22]~49 .extended_lut = "off";
defparam \rf_inst|rd1[22]~49 .lut_mask = 64'h0347034703470347;
defparam \rf_inst|rd1[22]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \alu_inst|Add1~69 (
// Equation(s):
// \alu_inst|Add1~69_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][22]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[22]~49_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~38  
// ))
// \alu_inst|Add1~70  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][22]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[22]~49_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~38  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][22]~q ),
	.datad(!\rf_inst|rd1[22]~49_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~69_sumout ),
	.cout(\alu_inst|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~69 .extended_lut = "off";
defparam \alu_inst|Add1~69 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \rf_inst|rd1[22]~19 (
// Equation(s):
// \rf_inst|rd1[22]~19_combout  = ( \rf_inst|registers[2][22]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout )) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][22]~q )) # (\imem_inst|RAM~12_combout  & 
// ((\rf_inst|registers[3][22]~q ))))) ) ) # ( !\rf_inst|registers[2][22]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][22]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][22]~q ))))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][22]~q ),
	.datad(!\rf_inst|registers[3][22]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[22]~19 .extended_lut = "off";
defparam \rf_inst|rd1[22]~19 .lut_mask = 64'h0415041526372637;
defparam \rf_inst|rd1[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N21
cyclonev_lcell_comb \alu_inst|Add0~69 (
// Equation(s):
// \alu_inst|Add0~69_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][22]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[22]~49_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~38  ))
// \alu_inst|Add0~70  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][22]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[22]~49_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~38  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][22]~q ),
	.datad(!\rf_inst|rd1[22]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~69_sumout ),
	.cout(\alu_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~69 .extended_lut = "off";
defparam \alu_inst|Add0~69 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \alu_inst|y[22]~21 (
// Equation(s):
// \alu_inst|y[22]~21_combout  = ( \rf_inst|rd1[22]~19_combout  & ( \alu_inst|Add0~69_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[22]~19_combout  & ( \alu_inst|Add0~69_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[22]~19_combout  & ( 
// !\alu_inst|Add0~69_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[22]~19_combout ),
	.dataf(!\alu_inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[22]~21 .extended_lut = "off";
defparam \alu_inst|y[22]~21 .lut_mask = 64'h0000010100300131;
defparam \alu_inst|y[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \alu_inst|y[22]~56 (
// Equation(s):
// \alu_inst|y[22]~56_combout  = ( \alu_inst|y[22]~21_combout  ) # ( !\alu_inst|y[22]~21_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~69_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~69_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[22]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[22]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[22]~56 .extended_lut = "off";
defparam \alu_inst|y[22]~56 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \alu_inst|y[22]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \rf_inst|registers[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[22]~56_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][22] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N24
cyclonev_lcell_comb \alu_inst|Add0~33 (
// Equation(s):
// \alu_inst|Add0~33_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][23]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[23]~40_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~70  ))
// \alu_inst|Add0~34  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][23]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[23]~40_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~70  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][23]~q ),
	.datad(!\rf_inst|rd1[23]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~33_sumout ),
	.cout(\alu_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~33 .extended_lut = "off";
defparam \alu_inst|Add0~33 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \alu_inst|y[23]~10 (
// Equation(s):
// \alu_inst|y[23]~10_combout  = ( \rf_inst|rd1[23]~8_combout  & ( \alu_inst|Add0~33_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[23]~8_combout  & ( \alu_inst|Add0~33_sumout  & ( (\alu_inst|Equal0~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) ) # ( \rf_inst|rd1[23]~8_combout  & ( 
// !\alu_inst|Add0~33_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_inst|Equal1~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\rf_inst|rd1[23]~8_combout ),
	.dataf(!\alu_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[23]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[23]~10 .extended_lut = "off";
defparam \alu_inst|y[23]~10 .lut_mask = 64'h0000000500300035;
defparam \alu_inst|y[23]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \alu_inst|y[23]~45 (
// Equation(s):
// \alu_inst|y[23]~45_combout  = ((\alu_inst|y[14]~0_combout  & \alu_inst|Add1~33_sumout )) # (\alu_inst|y[23]~10_combout )

	.dataa(gnd),
	.datab(!\alu_inst|y[23]~10_combout ),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[23]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[23]~45 .extended_lut = "off";
defparam \alu_inst|y[23]~45 .lut_mask = 64'h333F333F333F333F;
defparam \alu_inst|y[23]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \rf_inst|registers[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[23]~45_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][23] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \alu_inst|Add1~33 (
// Equation(s):
// \alu_inst|Add1~33_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][23]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[23]~40_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~70  
// ))
// \alu_inst|Add1~34  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][23]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[23]~40_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~70  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][23]~q ),
	.datad(!\rf_inst|rd1[23]~40_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~33_sumout ),
	.cout(\alu_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~33 .extended_lut = "off";
defparam \alu_inst|Add1~33 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N24
cyclonev_lcell_comb \pc_next~43 (
// Equation(s):
// \pc_next~43_combout  = ( \alu_inst|Add1~33_sumout  & ( \alu_inst|y[18]~17_combout  & ( (!\alu_inst|y[14]~0_combout  & \alu_inst|y[30]~16_combout ) ) ) ) # ( !\alu_inst|Add1~33_sumout  & ( \alu_inst|y[18]~17_combout  & ( (\alu_inst|y[30]~16_combout  & 
// ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~37_sumout  & !\alu_inst|Add1~53_sumout )))) ) ) ) # ( \alu_inst|Add1~33_sumout  & ( !\alu_inst|y[18]~17_combout  & ( !\alu_inst|y[14]~0_combout  ) ) ) # ( !\alu_inst|Add1~33_sumout  & ( 
// !\alu_inst|y[18]~17_combout  & ( (!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~37_sumout  & !\alu_inst|Add1~53_sumout )) ) ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|Add1~37_sumout ),
	.datad(!\alu_inst|Add1~53_sumout ),
	.datae(!\alu_inst|Add1~33_sumout ),
	.dataf(!\alu_inst|y[18]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~43 .extended_lut = "off";
defparam \pc_next~43 .lut_mask = 64'hFAAAAAAA32222222;
defparam \pc_next~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N18
cyclonev_lcell_comb \pc_next~2 (
// Equation(s):
// \pc_next~2_combout  = ( \alu_inst|Add0~41_sumout  & ( \alu_inst|Add1~41_sumout  & ( (!\alu_inst|Equal0~0_combout  & (!\alu_inst|y[0]~15_combout  & !\alu_inst|y[12]~12_combout )) ) ) ) # ( !\alu_inst|Add0~41_sumout  & ( \alu_inst|Add1~41_sumout  & ( 
// (!\alu_inst|y[0]~15_combout  & (!\alu_inst|y[12]~12_combout  & ((!\alu_inst|Equal5~0_combout ) # (!\alu_inst|Equal0~0_combout )))) ) ) ) # ( \alu_inst|Add0~41_sumout  & ( !\alu_inst|Add1~41_sumout  & ( (!\alu_inst|y[0]~15_combout  & 
// (!\alu_inst|y[12]~12_combout  & ((!\alu_inst|Equal0~0_combout ) # (\alu_inst|Equal5~0_combout )))) ) ) ) # ( !\alu_inst|Add0~41_sumout  & ( !\alu_inst|Add1~41_sumout  & ( (!\alu_inst|y[0]~15_combout  & !\alu_inst|y[12]~12_combout ) ) ) )

	.dataa(!\alu_inst|Equal5~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|y[0]~15_combout ),
	.datad(!\alu_inst|y[12]~12_combout ),
	.datae(!\alu_inst|Add0~41_sumout ),
	.dataf(!\alu_inst|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~2 .extended_lut = "off";
defparam \pc_next~2 .lut_mask = 64'hF000D000E000C000;
defparam \pc_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \rf_inst|registers[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[29]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][29] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \rf_inst|registers[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[29]~44_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][29] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \rf_inst|rd1[29]~6 (
// Equation(s):
// \rf_inst|rd1[29]~6_combout  = ( \imem_inst|RAM~12_combout  & ( (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][29]~q )) # (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[3][29]~q ))) ) ) # ( !\imem_inst|RAM~12_combout  & ( 
// (\rf_inst|registers[1][29]~q  & \imem_inst|RAM~11_combout ) ) )

	.dataa(!\rf_inst|registers[1][29]~q ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][29]~q ),
	.datad(!\rf_inst|registers[3][29]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[29]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[29]~6 .extended_lut = "off";
defparam \rf_inst|rd1[29]~6 .lut_mask = 64'h111111110C3F0C3F;
defparam \rf_inst|rd1[29]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \rf_inst|rd1[29]~38 (
// Equation(s):
// \rf_inst|rd1[29]~38_combout  = ( \rf_inst|registers[1][29]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][29]~q ))) ) ) # ( !\rf_inst|registers[1][29]~q  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][29]~q ) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\rf_inst|registers[3][29]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[29]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[29]~38 .extended_lut = "off";
defparam \rf_inst|rd1[29]~38 .lut_mask = 64'h003300330C3F0C3F;
defparam \rf_inst|rd1[29]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \rf_inst|registers[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[28]~39_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][28] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \rf_inst|registers[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[28]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][28] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \rf_inst|rd1[28]~33 (
// Equation(s):
// \rf_inst|rd1[28]~33_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][28]~q ))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][28]~q )) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][28]~q ) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[3][28]~q ),
	.datad(!\rf_inst|registers[1][28]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[28]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[28]~33 .extended_lut = "off";
defparam \rf_inst|rd1[28]~33 .lut_mask = 64'h0303030303CF03CF;
defparam \rf_inst|rd1[28]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N55
dffeas \rf_inst|registers[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[27]~51_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][27] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \rf_inst|registers[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[27]~51_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][27] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \rf_inst|rd1[27]~14 (
// Equation(s):
// \rf_inst|rd1[27]~14_combout  = ( \rf_inst|registers[3][27]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][27]~q )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[2][27]~q )) # 
// (\imem_inst|RAM~11_combout ))) ) ) # ( !\rf_inst|registers[3][27]~q  & ( (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][27]~q )))) # (\imem_inst|RAM~12_combout  & (!\imem_inst|RAM~11_combout  & 
// (\rf_inst|registers[2][27]~q ))) ) )

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][27]~q ),
	.datad(!\rf_inst|registers[1][27]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[27]~14 .extended_lut = "off";
defparam \rf_inst|rd1[27]~14 .lut_mask = 64'h0426042615371537;
defparam \rf_inst|rd1[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \rf_inst|rd1[27]~48 (
// Equation(s):
// \rf_inst|rd1[27]~48_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][27]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][27]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][27]~q ) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[1][27]~q ),
	.datad(!\rf_inst|registers[3][27]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[27]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[27]~48 .extended_lut = "off";
defparam \rf_inst|rd1[27]~48 .lut_mask = 64'h003300330C3F0C3F;
defparam \rf_inst|rd1[27]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \rf_inst|registers[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[26]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][26] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \rf_inst|registers[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[26]~54_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][26] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \rf_inst|rd1[26]~17 (
// Equation(s):
// \rf_inst|rd1[26]~17_combout  = ( \rf_inst|registers[3][26]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|registers[1][26]~q )) # (\imem_inst|RAM~12_combout 
// ))) ) ) # ( !\rf_inst|registers[3][26]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][26]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][26]~q ),
	.datad(!\rf_inst|registers[1][26]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[26]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[26]~17 .extended_lut = "off";
defparam \rf_inst|rd1[26]~17 .lut_mask = 64'h0246024613571357;
defparam \rf_inst|rd1[26]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \rf_inst|rd1[26]~53 (
// Equation(s):
// \rf_inst|rd1[26]~53_combout  = ( \imem_inst|RAM~11_combout  & ( (!\imem_inst|RAM~12_combout  & (\rf_inst|registers[1][26]~q )) # (\imem_inst|RAM~12_combout  & ((\rf_inst|registers[3][26]~q ))) ) ) # ( !\imem_inst|RAM~11_combout  & ( 
// (\imem_inst|RAM~12_combout  & \rf_inst|registers[3][26]~q ) ) )

	.dataa(!\rf_inst|registers[1][26]~q ),
	.datab(gnd),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|registers[3][26]~q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[26]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[26]~53 .extended_lut = "off";
defparam \rf_inst|rd1[26]~53 .lut_mask = 64'h000F000F505F505F;
defparam \rf_inst|rd1[26]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \rf_inst|registers[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[25]~53_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][25] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \rf_inst|registers[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[25]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][25] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \rf_inst|rd1[25]~16 (
// Equation(s):
// \rf_inst|rd1[25]~16_combout  = ( \rf_inst|registers[3][25]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|registers[1][25]~q )) # (\imem_inst|RAM~12_combout 
// ))) ) ) # ( !\rf_inst|registers[3][25]~q  & ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][25]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\rf_inst|registers[2][25]~q ),
	.datad(!\rf_inst|registers[1][25]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[25]~16 .extended_lut = "off";
defparam \rf_inst|rd1[25]~16 .lut_mask = 64'h0246024613571357;
defparam \rf_inst|rd1[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \rf_inst|rd1[25]~54 (
// Equation(s):
// \rf_inst|rd1[25]~54_combout  = ( \rf_inst|registers[3][25]~q  & ( ((\imem_inst|RAM~11_combout  & \rf_inst|registers[1][25]~q )) # (\imem_inst|RAM~12_combout ) ) ) # ( !\rf_inst|registers[3][25]~q  & ( (!\imem_inst|RAM~12_combout  & 
// (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][25]~q )) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~12_combout ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\rf_inst|registers[1][25]~q ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[25]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[25]~54 .extended_lut = "off";
defparam \rf_inst|rd1[25]~54 .lut_mask = 64'h000C000C333F333F;
defparam \rf_inst|rd1[25]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \rf_inst|registers[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[24]~38_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][24] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N22
dffeas \rf_inst|registers[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[24]~38_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][24] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N42
cyclonev_lcell_comb \rf_inst|rd1[24]~0 (
// Equation(s):
// \rf_inst|rd1[24]~0_combout  = ( \rf_inst|registers[2][24]~q  & ( (!\imem_inst|RAM~11_combout  & (((\imem_inst|RAM~12_combout )))) # (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][24]~q ))) # 
// (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][24]~q )))) ) ) # ( !\rf_inst|registers[2][24]~q  & ( (\imem_inst|RAM~11_combout  & ((!\imem_inst|RAM~12_combout  & ((\rf_inst|registers[1][24]~q ))) # (\imem_inst|RAM~12_combout  & 
// (\rf_inst|registers[3][24]~q )))) ) )

	.dataa(!\rf_inst|registers[3][24]~q ),
	.datab(!\rf_inst|registers[1][24]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[24]~0 .extended_lut = "off";
defparam \rf_inst|rd1[24]~0 .lut_mask = 64'h0305030503F503F5;
defparam \rf_inst|rd1[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N45
cyclonev_lcell_comb \rf_inst|rd1[24]~32 (
// Equation(s):
// \rf_inst|rd1[24]~32_combout  = (!\imem_inst|RAM~12_combout  & (((\rf_inst|registers[1][24]~q  & \imem_inst|RAM~11_combout )))) # (\imem_inst|RAM~12_combout  & (\rf_inst|registers[3][24]~q ))

	.dataa(!\rf_inst|registers[3][24]~q ),
	.datab(!\rf_inst|registers[1][24]~q ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[24]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[24]~32 .extended_lut = "off";
defparam \rf_inst|rd1[24]~32 .lut_mask = 64'h0535053505350535;
defparam \rf_inst|rd1[24]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N27
cyclonev_lcell_comb \alu_inst|Add0~1 (
// Equation(s):
// \alu_inst|Add0~1_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][24]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[24]~32_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~34  ))
// \alu_inst|Add0~2  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][24]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[24]~32_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~34  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][24]~q ),
	.datad(!\rf_inst|rd1[24]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~1_sumout ),
	.cout(\alu_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~1 .extended_lut = "off";
defparam \alu_inst|Add0~1 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \alu_inst|y[24]~1 (
// Equation(s):
// \alu_inst|y[24]~1_combout  = ( \rf_inst|rd1[24]~0_combout  & ( \alu_inst|Add0~1_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[24]~0_combout  & ( \alu_inst|Add0~1_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[24]~0_combout  & ( 
// !\alu_inst|Add0~1_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout  & \rf_inst|Equal0~0_combout )) ) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[24]~0_combout ),
	.dataf(!\alu_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[24]~1 .extended_lut = "off";
defparam \alu_inst|y[24]~1 .lut_mask = 64'h0000010100440145;
defparam \alu_inst|y[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \alu_inst|y[24]~38 (
// Equation(s):
// \alu_inst|y[24]~38_combout  = ( \alu_inst|y[24]~1_combout  ) # ( !\alu_inst|y[24]~1_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[24]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[24]~38 .extended_lut = "off";
defparam \alu_inst|y[24]~38 .lut_mask = 64'h03030303FFFFFFFF;
defparam \alu_inst|y[24]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \rf_inst|registers[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[24]~38_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][24] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \alu_inst|Add0~89 (
// Equation(s):
// \alu_inst|Add0~89_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[25]~54_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~2  ))
// \alu_inst|Add0~90  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[25]~54_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~2  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][25]~q ),
	.datad(!\rf_inst|rd1[25]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~89_sumout ),
	.cout(\alu_inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~89 .extended_lut = "off";
defparam \alu_inst|Add0~89 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \alu_inst|y[25]~25 (
// Equation(s):
// \alu_inst|y[25]~25_combout  = ( \rf_inst|rd1[25]~16_combout  & ( \alu_inst|Add0~89_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\rf_inst|Equal0~0_combout ) # (\alu_ctrl_inst|alu_sel[2]~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (((\alu_ctrl_inst|alu_sel[2]~0_combout  & \rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[25]~16_combout  & ( \alu_inst|Add0~89_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & 
// \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) ) # ( \rf_inst|rd1[25]~16_combout  & ( !\alu_inst|Add0~89_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_ctrl_inst|alu_sel[2]~0_combout )) # 
// (\alu_inst|Equal1~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ))))) ) ) )

	.dataa(!\alu_inst|Equal1~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\rf_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[25]~16_combout ),
	.dataf(!\alu_inst|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[25]~25 .extended_lut = "off";
defparam \alu_inst|y[25]~25 .lut_mask = 64'h0000002502020227;
defparam \alu_inst|y[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \alu_inst|Add1~1 (
// Equation(s):
// \alu_inst|Add1~1_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][24]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[24]~32_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~34  
// ))
// \alu_inst|Add1~2  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][24]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[24]~32_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~34  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][24]~q ),
	.datad(!\rf_inst|rd1[24]~32_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~1_sumout ),
	.cout(\alu_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~1 .extended_lut = "off";
defparam \alu_inst|Add1~1 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \alu_inst|Add1~89 (
// Equation(s):
// \alu_inst|Add1~89_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[25]~54_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~2  
// ))
// \alu_inst|Add1~90  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][25]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[25]~54_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~2  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][25]~q ),
	.datad(!\rf_inst|rd1[25]~54_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~89_sumout ),
	.cout(\alu_inst|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~89 .extended_lut = "off";
defparam \alu_inst|Add1~89 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \alu_inst|y[25]~53 (
// Equation(s):
// \alu_inst|y[25]~53_combout  = ( \alu_inst|Add1~89_sumout  & ( ((!\alu_inst|y[30]~16_combout  & \alu_inst|y[25]~25_combout )) # (\alu_inst|y[14]~0_combout ) ) ) # ( !\alu_inst|Add1~89_sumout  & ( (!\alu_inst|y[30]~16_combout  & \alu_inst|y[25]~25_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|y[25]~25_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[25]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[25]~53 .extended_lut = "off";
defparam \alu_inst|y[25]~53 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \alu_inst|y[25]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \rf_inst|registers[2][25]~feeder (
// Equation(s):
// \rf_inst|registers[2][25]~feeder_combout  = ( \alu_inst|y[25]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[25]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][25]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N37
dffeas \rf_inst|registers[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][25] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N33
cyclonev_lcell_comb \alu_inst|Add0~85 (
// Equation(s):
// \alu_inst|Add0~85_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[26]~53_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~90  ))
// \alu_inst|Add0~86  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[26]~53_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~90  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][26]~q ),
	.datad(!\rf_inst|rd1[26]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~85_sumout ),
	.cout(\alu_inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~85 .extended_lut = "off";
defparam \alu_inst|Add0~85 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \alu_inst|y[26]~24 (
// Equation(s):
// \alu_inst|y[26]~24_combout  = ( \rf_inst|rd1[26]~17_combout  & ( \alu_inst|Add0~85_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ) # (\rf_inst|Equal0~0_combout )))) # 
// (\alu_inst|Equal1~0_combout  & (((\rf_inst|Equal0~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )))) ) ) ) # ( !\rf_inst|rd1[26]~17_combout  & ( \alu_inst|Add0~85_sumout  & ( (!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & 
// \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) ) # ( \rf_inst|rd1[26]~17_combout  & ( !\alu_inst|Add0~85_sumout  & ( (\rf_inst|Equal0~0_combout  & ((!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout  & !\alu_ctrl_inst|alu_sel[2]~0_combout )) # 
// (\alu_inst|Equal1~0_combout  & ((\alu_ctrl_inst|alu_sel[2]~0_combout ))))) ) ) )

	.dataa(!\alu_inst|Equal1~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\rf_inst|rd1[26]~17_combout ),
	.dataf(!\alu_inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[26]~24 .extended_lut = "off";
defparam \alu_inst|y[26]~24 .lut_mask = 64'h0000020500220227;
defparam \alu_inst|y[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \alu_inst|Add1~85 (
// Equation(s):
// \alu_inst|Add1~85_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[26]~53_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~90  
// ))
// \alu_inst|Add1~86  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][26]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[26]~53_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~90  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][26]~q ),
	.datad(!\rf_inst|rd1[26]~53_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~85_sumout ),
	.cout(\alu_inst|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~85 .extended_lut = "off";
defparam \alu_inst|Add1~85 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \alu_inst|y[26]~54 (
// Equation(s):
// \alu_inst|y[26]~54_combout  = ( \alu_inst|Add1~85_sumout  & ( ((!\alu_inst|y[30]~16_combout  & \alu_inst|y[26]~24_combout )) # (\alu_inst|y[14]~0_combout ) ) ) # ( !\alu_inst|Add1~85_sumout  & ( (!\alu_inst|y[30]~16_combout  & \alu_inst|y[26]~24_combout ) 
// ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(gnd),
	.datac(!\alu_inst|y[30]~16_combout ),
	.datad(!\alu_inst|y[26]~24_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[26]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[26]~54 .extended_lut = "off";
defparam \alu_inst|y[26]~54 .lut_mask = 64'h00F000F055F555F5;
defparam \alu_inst|y[26]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N31
dffeas \rf_inst|registers[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[26]~54_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][26] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N36
cyclonev_lcell_comb \alu_inst|Add0~65 (
// Equation(s):
// \alu_inst|Add0~65_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][27]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[27]~48_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~86  ))
// \alu_inst|Add0~66  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][27]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[27]~48_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~86  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][27]~q ),
	.datad(!\rf_inst|rd1[27]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~65_sumout ),
	.cout(\alu_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~65 .extended_lut = "off";
defparam \alu_inst|Add0~65 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \alu_inst|y[27]~20 (
// Equation(s):
// \alu_inst|y[27]~20_combout  = ( \rf_inst|rd1[27]~14_combout  & ( \alu_inst|Add0~65_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[27]~14_combout  & ( \alu_inst|Add0~65_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[27]~14_combout  & ( 
// !\alu_inst|Add0~65_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datac(!\alu_inst|Equal1~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[27]~14_combout ),
	.dataf(!\alu_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[27]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[27]~20 .extended_lut = "off";
defparam \alu_inst|y[27]~20 .lut_mask = 64'h0000010100300131;
defparam \alu_inst|y[27]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \alu_inst|Add1~65 (
// Equation(s):
// \alu_inst|Add1~65_sumout  = SUM(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][27]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[27]~48_combout )))) ) + ( \alu_inst|Add1~86  
// ))
// \alu_inst|Add1~66  = CARRY(( \alu_inst|Equal0~1_combout  ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][27]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[27]~48_combout )))) ) + ( \alu_inst|Add1~86  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][27]~q ),
	.datad(!\alu_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[27]~48_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~65_sumout ),
	.cout(\alu_inst|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~65 .extended_lut = "off";
defparam \alu_inst|Add1~65 .lut_mask = 64'h0000FBC8000000FF;
defparam \alu_inst|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \alu_inst|y[27]~51 (
// Equation(s):
// \alu_inst|y[27]~51_combout  = ( \alu_inst|Add1~65_sumout  & ( (\alu_inst|y[27]~20_combout ) # (\alu_inst|y[14]~0_combout ) ) ) # ( !\alu_inst|Add1~65_sumout  & ( \alu_inst|y[27]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|y[27]~20_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[27]~51 .extended_lut = "off";
defparam \alu_inst|y[27]~51 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \alu_inst|y[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \rf_inst|registers[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[27]~51_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][27] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \alu_inst|Add1~5 (
// Equation(s):
// \alu_inst|Add1~5_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][28]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[28]~33_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~66  
// ))
// \alu_inst|Add1~6  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][28]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[28]~33_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~66  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][28]~q ),
	.datad(!\rf_inst|rd1[28]~33_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~5_sumout ),
	.cout(\alu_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~5 .extended_lut = "off";
defparam \alu_inst|Add1~5 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \rf_inst|rd1[28]~1 (
// Equation(s):
// \rf_inst|rd1[28]~1_combout  = ( \rf_inst|registers[2][28]~q  & ( \imem_inst|RAM~12_combout  & ( (!\imem_inst|RAM~11_combout ) # (\rf_inst|registers[3][28]~q ) ) ) ) # ( !\rf_inst|registers[2][28]~q  & ( \imem_inst|RAM~12_combout  & ( 
// (\rf_inst|registers[3][28]~q  & \imem_inst|RAM~11_combout ) ) ) ) # ( \rf_inst|registers[2][28]~q  & ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][28]~q  & \imem_inst|RAM~11_combout ) ) ) ) # ( !\rf_inst|registers[2][28]~q  & ( 
// !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][28]~q  & \imem_inst|RAM~11_combout ) ) ) )

	.dataa(!\rf_inst|registers[1][28]~q ),
	.datab(!\rf_inst|registers[3][28]~q ),
	.datac(!\imem_inst|RAM~11_combout ),
	.datad(gnd),
	.datae(!\rf_inst|registers[2][28]~q ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[28]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[28]~1 .extended_lut = "off";
defparam \rf_inst|rd1[28]~1 .lut_mask = 64'h050505050303F3F3;
defparam \rf_inst|rd1[28]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N39
cyclonev_lcell_comb \alu_inst|Add0~5 (
// Equation(s):
// \alu_inst|Add0~5_sumout  = SUM(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][28]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[28]~33_combout )))) ) + ( \alu_inst|Add0~66  ))
// \alu_inst|Add0~6  = CARRY(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][28]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[28]~33_combout )))) ) + ( \alu_inst|Add0~66  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][28]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[28]~33_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~5_sumout ),
	.cout(\alu_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~5 .extended_lut = "off";
defparam \alu_inst|Add0~5 .lut_mask = 64'h0000FBC80000FFFF;
defparam \alu_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \alu_inst|y[28]~2 (
// Equation(s):
// \alu_inst|y[28]~2_combout  = ( \rf_inst|rd1[28]~1_combout  & ( \alu_inst|Add0~5_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & (\alu_inst|Equal0~0_combout )) # (\alu_inst|Equal1~0_combout  & 
// ((\rf_inst|Equal0~0_combout ))))) ) ) ) # ( !\rf_inst|rd1[28]~1_combout  & ( \alu_inst|Add0~5_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (!\alu_inst|Equal1~0_combout  & \alu_inst|Equal0~0_combout )) ) ) ) # ( \rf_inst|rd1[28]~1_combout  & ( 
// !\alu_inst|Add0~5_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & (\alu_inst|Equal1~0_combout  & \rf_inst|Equal0~0_combout )) ) ) )

	.dataa(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\alu_inst|Equal0~0_combout ),
	.datad(!\rf_inst|Equal0~0_combout ),
	.datae(!\rf_inst|rd1[28]~1_combout ),
	.dataf(!\alu_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[28]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[28]~2 .extended_lut = "off";
defparam \alu_inst|y[28]~2 .lut_mask = 64'h0000001104040415;
defparam \alu_inst|y[28]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \alu_inst|y[28]~39 (
// Equation(s):
// \alu_inst|y[28]~39_combout  = ( \alu_inst|y[28]~2_combout  ) # ( !\alu_inst|y[28]~2_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(gnd),
	.datad(!\alu_inst|Add1~5_sumout ),
	.datae(!\alu_inst|y[28]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[28]~39 .extended_lut = "off";
defparam \alu_inst|y[28]~39 .lut_mask = 64'h0033FFFF0033FFFF;
defparam \alu_inst|y[28]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N14
dffeas \rf_inst|registers[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[28]~39_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][28] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N42
cyclonev_lcell_comb \alu_inst|Add0~25 (
// Equation(s):
// \alu_inst|Add0~25_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][29]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[29]~38_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~6  ))
// \alu_inst|Add0~26  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][29]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[29]~38_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~6  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][29]~q ),
	.datad(!\rf_inst|rd1[29]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~25_sumout ),
	.cout(\alu_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~25 .extended_lut = "off";
defparam \alu_inst|Add0~25 .lut_mask = 64'h0000000000000437;
defparam \alu_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \alu_inst|y[29]~9 (
// Equation(s):
// \alu_inst|y[29]~9_combout  = ( \rf_inst|rd1[29]~6_combout  & ( \alu_inst|Add0~25_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|Equal0~0_combout )))) ) ) ) # ( !\rf_inst|rd1[29]~6_combout  & ( \alu_inst|Add0~25_sumout  & ( (\alu_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & !\alu_inst|Equal1~0_combout )) ) ) ) # ( \rf_inst|rd1[29]~6_combout  & ( 
// !\alu_inst|Add0~25_sumout  & ( (\rf_inst|Equal0~0_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal1~0_combout )) ) ) )

	.dataa(!\rf_inst|Equal0~0_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\alu_inst|Equal1~0_combout ),
	.datae(!\rf_inst|rd1[29]~6_combout ),
	.dataf(!\alu_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[29]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[29]~9 .extended_lut = "off";
defparam \alu_inst|y[29]~9 .lut_mask = 64'h0000000503000305;
defparam \alu_inst|y[29]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \alu_inst|y[29]~44 (
// Equation(s):
// \alu_inst|y[29]~44_combout  = ( \alu_inst|y[29]~9_combout  ) # ( !\alu_inst|y[29]~9_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[29]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[29]~44 .extended_lut = "off";
defparam \alu_inst|y[29]~44 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \alu_inst|y[29]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \rf_inst|registers[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[29]~44_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][29] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \alu_inst|Add1~25 (
// Equation(s):
// \alu_inst|Add1~25_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][29]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[29]~38_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~6  
// ))
// \alu_inst|Add1~26  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][29]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[29]~38_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~6  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][29]~q ),
	.datad(!\rf_inst|rd1[29]~38_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~25_sumout ),
	.cout(\alu_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~25 .extended_lut = "off";
defparam \alu_inst|Add1~25 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N12
cyclonev_lcell_comb \pc_next~44 (
// Equation(s):
// \pc_next~44_combout  = ( !\alu_inst|y[23]~10_combout  & ( !\alu_inst|y[29]~9_combout  & ( (!\alu_inst|y[21]~11_combout  & ((!\alu_inst|y[14]~0_combout ) # (!\alu_inst|Add1~25_sumout ))) ) ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(gnd),
	.datac(!\alu_inst|Add1~25_sumout ),
	.datad(!\alu_inst|y[21]~11_combout ),
	.datae(!\alu_inst|y[23]~10_combout ),
	.dataf(!\alu_inst|y[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~44 .extended_lut = "off";
defparam \pc_next~44 .lut_mask = 64'hFA00000000000000;
defparam \pc_next~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N42
cyclonev_lcell_comb \pc_next~3 (
// Equation(s):
// \pc_next~3_combout  = ( \pc_next~2_combout  & ( \pc_next~44_combout  & ( (!\alu_inst|y[8]~68_combout  & (!\alu_inst|y[5]~19_combout  & (\pc_next~43_combout  & !\alu_inst|y[19]~72_combout ))) ) ) )

	.dataa(!\alu_inst|y[8]~68_combout ),
	.datab(!\alu_inst|y[5]~19_combout ),
	.datac(!\pc_next~43_combout ),
	.datad(!\alu_inst|y[19]~72_combout ),
	.datae(!\pc_next~2_combout ),
	.dataf(!\pc_next~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~3 .extended_lut = "off";
defparam \pc_next~3 .lut_mask = 64'h0000000000000800;
defparam \pc_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \pc_next~18 (
// Equation(s):
// \pc_next~18_combout  = ( \pc_adder|Add0~21_sumout  & ( \br_adder|Add0~13_sumout  ) ) # ( !\pc_adder|Add0~21_sumout  & ( \br_adder|Add0~13_sumout  & ( (\pc_next~6_combout  & (\pc_next~1_combout  & (\pc_next~3_combout  & \pc_next~14_combout ))) ) ) ) # ( 
// \pc_adder|Add0~21_sumout  & ( !\br_adder|Add0~13_sumout  & ( (!\pc_next~6_combout ) # ((!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~14_combout ))) ) ) )

	.dataa(!\pc_next~6_combout ),
	.datab(!\pc_next~1_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~14_combout ),
	.datae(!\pc_adder|Add0~21_sumout ),
	.dataf(!\br_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~18 .extended_lut = "off";
defparam \pc_next~18 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \pcreg_inst|pc[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \pcreg_inst|pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~19_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[8] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \imem_inst|RAM~2 (
// Equation(s):
// \imem_inst|RAM~2_combout  = ( !\pcreg_inst|pc [8] & ( (!\pcreg_inst|pc[6]~DUPLICATE_q  & (!\pcreg_inst|pc[7]~DUPLICATE_q  & !\pcreg_inst|pc[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\pcreg_inst|pc[6]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[7]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcreg_inst|pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~2 .extended_lut = "off";
defparam \imem_inst|RAM~2 .lut_mask = 64'hC000C00000000000;
defparam \imem_inst|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \imem_inst|RAM~16 (
// Equation(s):
// \imem_inst|RAM~16_combout  = (!\imem_inst|RAM~2_combout ) # (!\imem_inst|RAM~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_inst|RAM~2_combout ),
	.datad(!\imem_inst|RAM~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~16 .extended_lut = "off";
defparam \imem_inst|RAM~16 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \imem_inst|RAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N36
cyclonev_lcell_comb \pc_next~10 (
// Equation(s):
// \pc_next~10_combout  = (\ctrl_inst|alu_op[1]~1_combout  & \imem_inst|RAM~16_combout )

	.dataa(!\ctrl_inst|alu_op[1]~1_combout ),
	.datab(gnd),
	.datac(!\imem_inst|RAM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~10 .extended_lut = "off";
defparam \pc_next~10 .lut_mask = 64'h0505050505050505;
defparam \pc_next~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N0
cyclonev_lcell_comb \alu_inst|y[3]~33 (
// Equation(s):
// \alu_inst|y[3]~33_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Equal5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[3]~33 .extended_lut = "off";
defparam \alu_inst|y[3]~33 .lut_mask = 64'h000000000000FFFF;
defparam \alu_inst|y[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N3
cyclonev_lcell_comb \alu_inst|y[3]~35 (
// Equation(s):
// \alu_inst|y[3]~35_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~121_sumout  & ( (\alu_inst|Equal5~0_combout  & !\alu_inst|y[3]~34_combout ) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~121_sumout  & ( !\alu_inst|y[3]~34_combout  
// ) ) ) # ( \alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~121_sumout  & ( !\alu_inst|y[3]~34_combout  ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~121_sumout  & ( !\alu_inst|y[3]~34_combout  ) ) )

	.dataa(!\alu_inst|Equal5~0_combout ),
	.datab(gnd),
	.datac(!\alu_inst|y[3]~34_combout ),
	.datad(gnd),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[3]~35 .extended_lut = "off";
defparam \alu_inst|y[3]~35 .lut_mask = 64'hF0F0F0F0F0F05050;
defparam \alu_inst|y[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N33
cyclonev_lcell_comb \alu_inst|y[1]~37 (
// Equation(s):
// \alu_inst|y[1]~37_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~125_sumout  & ( (\alu_inst|Equal5~0_combout  & !\alu_inst|y[1]~36_combout ) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~125_sumout  & ( !\alu_inst|y[1]~36_combout  
// ) ) ) # ( \alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~125_sumout  & ( !\alu_inst|y[1]~36_combout  ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~125_sumout  & ( !\alu_inst|y[1]~36_combout  ) ) )

	.dataa(!\alu_inst|Equal5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_inst|y[1]~36_combout ),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[1]~37 .extended_lut = "off";
defparam \alu_inst|y[1]~37 .lut_mask = 64'hFF00FF00FF005500;
defparam \alu_inst|y[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N24
cyclonev_lcell_comb \pc_next~11 (
// Equation(s):
// \pc_next~11_combout  = ( \alu_inst|y[3]~35_combout  & ( \alu_inst|y[1]~37_combout  & ( (\pc_next~10_combout  & ((!\alu_inst|y[3]~33_combout ) # ((!\alu_inst|Add1~125_sumout  & !\alu_inst|Add1~121_sumout )))) ) ) )

	.dataa(!\pc_next~10_combout ),
	.datab(!\alu_inst|y[3]~33_combout ),
	.datac(!\alu_inst|Add1~125_sumout ),
	.datad(!\alu_inst|Add1~121_sumout ),
	.datae(!\alu_inst|y[3]~35_combout ),
	.dataf(!\alu_inst|y[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~11 .extended_lut = "off";
defparam \pc_next~11 .lut_mask = 64'h0000000000005444;
defparam \pc_next~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N57
cyclonev_lcell_comb \alu_inst|y[14]~65 (
// Equation(s):
// \alu_inst|y[14]~65_combout  = ( \ctrl_inst|alu_op[1]~0_combout  & ( \alu_inst|Add0~97_sumout  & ( \ctrl_inst|alu_op[1]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(gnd),
	.datae(!\ctrl_inst|alu_op[1]~0_combout ),
	.dataf(!\alu_inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[14]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[14]~65 .extended_lut = "off";
defparam \alu_inst|y[14]~65 .lut_mask = 64'h0000000000000F0F;
defparam \alu_inst|y[14]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N18
cyclonev_lcell_comb \pc_next~8 (
// Equation(s):
// \pc_next~8_combout  = ( !\alu_inst|y[14]~65_combout  & ( \alu_inst|y[15]~27_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~97_sumout  & !\alu_inst|Add1~101_sumout )))) ) ) ) # ( !\alu_inst|y[14]~65_combout  
// & ( !\alu_inst|y[15]~27_combout  & ( (!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~97_sumout  & !\alu_inst|Add1~101_sumout )) ) ) )

	.dataa(!\alu_inst|Add1~97_sumout ),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~101_sumout ),
	.datae(!\alu_inst|y[14]~65_combout ),
	.dataf(!\alu_inst|y[15]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~8 .extended_lut = "off";
defparam \pc_next~8 .lut_mask = 64'hFAF0000032300000;
defparam \pc_next~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \rf_inst|registers[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[30]~52_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][30] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N38
dffeas \rf_inst|registers[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[30]~52_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][30] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N48
cyclonev_lcell_comb \rf_inst|rd1[30]~15 (
// Equation(s):
// \rf_inst|rd1[30]~15_combout  = ( \imem_inst|RAM~12_combout  & ( (!\imem_inst|RAM~11_combout  & ((\rf_inst|registers[2][30]~q ))) # (\imem_inst|RAM~11_combout  & (\rf_inst|registers[3][30]~q )) ) ) # ( !\imem_inst|RAM~12_combout  & ( 
// (\imem_inst|RAM~11_combout  & \rf_inst|registers[1][30]~q ) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\rf_inst|registers[3][30]~q ),
	.datac(!\rf_inst|registers[1][30]~q ),
	.datad(!\rf_inst|registers[2][30]~q ),
	.datae(!\imem_inst|RAM~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[30]~15 .extended_lut = "off";
defparam \rf_inst|rd1[30]~15 .lut_mask = 64'h050511BB050511BB;
defparam \rf_inst|rd1[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N37
dffeas \rf_inst|registers[1][30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[30]~52_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][30]~DUPLICATE .is_wysiwyg = "true";
defparam \rf_inst|registers[1][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N24
cyclonev_lcell_comb \rf_inst|rd1[30]~55 (
// Equation(s):
// \rf_inst|rd1[30]~55_combout  = ( \rf_inst|registers[3][30]~q  & ( \imem_inst|RAM~12_combout  ) ) # ( \rf_inst|registers[3][30]~q  & ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][30]~DUPLICATE_q  & \imem_inst|RAM~11_combout ) ) ) ) # ( 
// !\rf_inst|registers[3][30]~q  & ( !\imem_inst|RAM~12_combout  & ( (\rf_inst|registers[1][30]~DUPLICATE_q  & \imem_inst|RAM~11_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_inst|registers[1][30]~DUPLICATE_q ),
	.datad(!\imem_inst|RAM~11_combout ),
	.datae(!\rf_inst|registers[3][30]~q ),
	.dataf(!\imem_inst|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[30]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[30]~55 .extended_lut = "off";
defparam \rf_inst|rd1[30]~55 .lut_mask = 64'h000F000F0000FFFF;
defparam \rf_inst|rd1[30]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N45
cyclonev_lcell_comb \alu_inst|Add0~93 (
// Equation(s):
// \alu_inst|Add0~93_sumout  = SUM(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][30]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[30]~55_combout )))) ) + ( \alu_inst|Add0~26  ))
// \alu_inst|Add0~94  = CARRY(( VCC ) + ( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][30]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[30]~55_combout )))) ) + ( \alu_inst|Add0~26  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][30]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_inst|rd1[30]~55_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~93_sumout ),
	.cout(\alu_inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~93 .extended_lut = "off";
defparam \alu_inst|Add0~93 .lut_mask = 64'h0000FBC80000FFFF;
defparam \alu_inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N33
cyclonev_lcell_comb \alu_inst|y[30]~26 (
// Equation(s):
// \alu_inst|y[30]~26_combout  = ( \alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~93_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout ) # ((\rf_inst|rd1[30]~15_combout  & \rf_inst|Equal0~0_combout )))) ) ) ) # ( 
// !\alu_inst|Equal0~0_combout  & ( \alu_inst|Add0~93_sumout  & ( (\rf_inst|rd1[30]~15_combout  & (\alu_inst|Equal1~0_combout  & (\rf_inst|Equal0~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( \alu_inst|Equal0~0_combout  & ( 
// !\alu_inst|Add0~93_sumout  & ( (\rf_inst|rd1[30]~15_combout  & (\alu_inst|Equal1~0_combout  & (\rf_inst|Equal0~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\alu_inst|Equal0~0_combout  & ( !\alu_inst|Add0~93_sumout  & ( 
// (\rf_inst|rd1[30]~15_combout  & (\alu_inst|Equal1~0_combout  & (\rf_inst|Equal0~0_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) )

	.dataa(!\rf_inst|rd1[30]~15_combout ),
	.datab(!\alu_inst|Equal1~0_combout ),
	.datac(!\rf_inst|Equal0~0_combout ),
	.datad(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datae(!\alu_inst|Equal0~0_combout ),
	.dataf(!\alu_inst|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[30]~26 .extended_lut = "off";
defparam \alu_inst|y[30]~26 .lut_mask = 64'h00010001000100CD;
defparam \alu_inst|y[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N6
cyclonev_lcell_comb \alu_inst|y[30]~52 (
// Equation(s):
// \alu_inst|y[30]~52_combout  = ( \alu_inst|y[30]~26_combout  ) # ( !\alu_inst|y[30]~26_combout  & ( (\alu_inst|y[14]~0_combout  & \alu_inst|Add1~93_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~93_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[30]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[30]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[30]~52 .extended_lut = "off";
defparam \alu_inst|y[30]~52 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \alu_inst|y[30]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N32
dffeas \rf_inst|registers[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[30]~52_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][30] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \alu_inst|Add1~93 (
// Equation(s):
// \alu_inst|Add1~93_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][30]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[30]~55_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~26  
// ))
// \alu_inst|Add1~94  = CARRY(( (!\imem_inst|RAM~11_combout  & (\imem_inst|RAM~12_combout  & (\rf_inst|registers[2][30]~q ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[30]~55_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~26  ))

	.dataa(!\imem_inst|RAM~12_combout ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\rf_inst|registers[2][30]~q ),
	.datad(!\rf_inst|rd1[30]~55_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~93_sumout ),
	.cout(\alu_inst|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~93 .extended_lut = "off";
defparam \alu_inst|Add1~93 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N42
cyclonev_lcell_comb \pc_next~47 (
// Equation(s):
// \pc_next~47_combout  = ( !\alu_inst|y[30]~26_combout  & ( (!\alu_inst|y[20]~28_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~105_sumout  & !\alu_inst|Add1~93_sumout )))) ) )

	.dataa(!\alu_inst|Add1~105_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|y[20]~28_combout ),
	.datad(!\alu_inst|Add1~93_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[30]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~47 .extended_lut = "off";
defparam \pc_next~47 .lut_mask = 64'hE0C0E0C000000000;
defparam \pc_next~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N54
cyclonev_lcell_comb \pc_next~9 (
// Equation(s):
// \pc_next~9_combout  = ( \alu_inst|y[9]~30_combout  & ( \alu_inst|y[10]~29_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~109_sumout  & !\alu_inst|Add1~113_sumout )))) ) ) ) # ( !\alu_inst|y[9]~30_combout  & 
// ( \alu_inst|y[10]~29_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~109_sumout  & !\alu_inst|Add1~113_sumout )))) ) ) ) # ( \alu_inst|y[9]~30_combout  & ( !\alu_inst|y[10]~29_combout  & ( 
// (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~109_sumout  & !\alu_inst|Add1~113_sumout )))) ) ) ) # ( !\alu_inst|y[9]~30_combout  & ( !\alu_inst|y[10]~29_combout  & ( (!\alu_inst|y[14]~0_combout ) # 
// ((!\alu_inst|Add1~109_sumout  & !\alu_inst|Add1~113_sumout )) ) ) )

	.dataa(!\alu_inst|Add1~109_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|y[30]~16_combout ),
	.datad(!\alu_inst|Add1~113_sumout ),
	.datae(!\alu_inst|y[9]~30_combout ),
	.dataf(!\alu_inst|y[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~9 .extended_lut = "off";
defparam \pc_next~9 .lut_mask = 64'hEECC0E0C0E0C0E0C;
defparam \pc_next~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N12
cyclonev_lcell_comb \pc_next~46 (
// Equation(s):
// \pc_next~46_combout  = ( \alu_inst|y[25]~25_combout  & ( \alu_inst|y[26]~24_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( !\alu_inst|y[25]~25_combout  & 
// ( \alu_inst|y[26]~24_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( \alu_inst|y[25]~25_combout  & ( !\alu_inst|y[26]~24_combout  & ( 
// (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( !\alu_inst|y[25]~25_combout  & ( !\alu_inst|y[26]~24_combout  & ( (!\alu_inst|y[14]~0_combout ) # 
// ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )) ) ) )

	.dataa(!\alu_inst|Add1~85_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|Add1~89_sumout ),
	.datad(!\alu_inst|y[30]~16_combout ),
	.datae(!\alu_inst|y[25]~25_combout ),
	.dataf(!\alu_inst|y[26]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~46 .extended_lut = "off";
defparam \pc_next~46 .lut_mask = 64'hECEC00EC00EC00EC;
defparam \pc_next~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N6
cyclonev_lcell_comb \pc_next~14 (
// Equation(s):
// \pc_next~14_combout  = ( \pc_next~9_combout  & ( \pc_next~46_combout  & ( (\pc_next~11_combout  & (\pc_next~8_combout  & (!\alu_inst|y[11]~32_combout  & \pc_next~47_combout ))) ) ) )

	.dataa(!\pc_next~11_combout ),
	.datab(!\pc_next~8_combout ),
	.datac(!\alu_inst|y[11]~32_combout ),
	.datad(!\pc_next~47_combout ),
	.datae(!\pc_next~9_combout ),
	.dataf(!\pc_next~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~14 .extended_lut = "off";
defparam \pc_next~14 .lut_mask = 64'h0000000000000010;
defparam \pc_next~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N48
cyclonev_lcell_comb \pc_next~15 (
// Equation(s):
// \pc_next~15_combout  = ( \pc_adder|Add0~9_sumout  & ( \br_adder|Add0~1_sumout  ) ) # ( !\pc_adder|Add0~9_sumout  & ( \br_adder|Add0~1_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~3_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~9_sumout  & ( !\br_adder|Add0~1_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~9_sumout ),
	.dataf(!\br_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~15 .extended_lut = "off";
defparam \pc_next~15 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N49
dffeas \pcreg_inst|pc[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \imem_inst|RAM~0 (
// Equation(s):
// \imem_inst|RAM~0_combout  = ( !\pcreg_inst|pc [8] & ( !\pcreg_inst|pc [5] & ( (\pcreg_inst|pc[4]~DUPLICATE_q  & (!\pcreg_inst|pc[6]~DUPLICATE_q  & (!\pcreg_inst|pc[7]~DUPLICATE_q  & !\pcreg_inst|pc[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\pcreg_inst|pc[4]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc[6]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[7]~DUPLICATE_q ),
	.datad(!\pcreg_inst|pc[9]~DUPLICATE_q ),
	.datae(!\pcreg_inst|pc [8]),
	.dataf(!\pcreg_inst|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~0 .extended_lut = "off";
defparam \imem_inst|RAM~0 .lut_mask = 64'h4000000000000000;
defparam \imem_inst|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \imem_inst|RAM~12 (
// Equation(s):
// \imem_inst|RAM~12_combout  = ( \imem_inst|RAM~0_combout  & ( (!\pcreg_inst|pc [3] & \pcreg_inst|pc[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\pcreg_inst|pc [3]),
	.datac(gnd),
	.datad(!\pcreg_inst|pc[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_inst|RAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~12 .extended_lut = "off";
defparam \imem_inst|RAM~12 .lut_mask = 64'h0000000000CC00CC;
defparam \imem_inst|RAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N15
cyclonev_lcell_comb \alu_inst|y[13]~76 (
// Equation(s):
// \alu_inst|y[13]~76_combout  = ( \alu_inst|Add0~9_sumout  & ( (\ctrl_inst|alu_op[1]~0_combout  & \ctrl_inst|alu_op[1]~1_combout ) ) )

	.dataa(!\ctrl_inst|alu_op[1]~0_combout ),
	.datab(!\ctrl_inst|alu_op[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[13]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[13]~76 .extended_lut = "off";
defparam \alu_inst|y[13]~76 .lut_mask = 64'h0000000011111111;
defparam \alu_inst|y[13]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N9
cyclonev_lcell_comb \alu_inst|y[4]~8 (
// Equation(s):
// \alu_inst|y[4]~8_combout  = ( \alu_inst|y[4]~7_combout  ) # ( !\alu_inst|y[4]~7_combout  & ( (\alu_inst|Equal0~0_combout  & (\alu_inst|y[2]~4_combout  & \alu_inst|Add0~21_sumout )) ) )

	.dataa(!\alu_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\alu_inst|y[2]~4_combout ),
	.datad(!\alu_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[4]~8 .extended_lut = "off";
defparam \alu_inst|y[4]~8 .lut_mask = 64'h00050005FFFFFFFF;
defparam \alu_inst|y[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \pc_next~48 (
// Equation(s):
// \pc_next~48_combout  = ( !\alu_inst|y[2]~4_combout  & ( (!\alu_inst|y[2]~6_combout  & (!\alu_inst|y[4]~8_combout  & ((!\alu_inst|Equal0~0_combout ) # ((!\alu_inst|Add1~17_sumout  & !\alu_inst|Add1~21_sumout ))))) ) ) # ( \alu_inst|y[2]~4_combout  & ( 
// (!\alu_inst|y[2]~6_combout  & (((!\alu_inst|y[4]~8_combout  & ((!\alu_inst|Equal0~0_combout ) # (!\alu_inst|Add0~17_sumout )))))) ) )

	.dataa(!\alu_inst|y[2]~6_combout ),
	.datab(!\alu_inst|Equal0~0_combout ),
	.datac(!\alu_inst|Add0~17_sumout ),
	.datad(!\alu_inst|Add1~21_sumout ),
	.datae(!\alu_inst|y[2]~4_combout ),
	.dataf(!\alu_inst|y[4]~8_combout ),
	.datag(!\alu_inst|Add1~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~48 .extended_lut = "on";
defparam \pc_next~48 .lut_mask = 64'hA888A8A800000000;
defparam \pc_next~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \pc_next~0 (
// Equation(s):
// \pc_next~0_combout  = ( \alu_inst|Add1~9_sumout  & ( !\alu_inst|y[16]~3_combout  & ( (!\alu_inst|y[14]~0_combout  & (!\alu_inst|y[13]~76_combout  & \pc_next~48_combout )) ) ) ) # ( !\alu_inst|Add1~9_sumout  & ( !\alu_inst|y[16]~3_combout  & ( 
// (!\alu_inst|y[13]~76_combout  & (\pc_next~48_combout  & ((!\alu_inst|y[14]~0_combout ) # (!\alu_inst|Add1~13_sumout )))) ) ) )

	.dataa(!\alu_inst|y[14]~0_combout ),
	.datab(!\alu_inst|y[13]~76_combout ),
	.datac(!\pc_next~48_combout ),
	.datad(!\alu_inst|Add1~13_sumout ),
	.datae(!\alu_inst|Add1~9_sumout ),
	.dataf(!\alu_inst|y[16]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~0 .extended_lut = "off";
defparam \pc_next~0 .lut_mask = 64'h0C08080800000000;
defparam \pc_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \pc_next~1 (
// Equation(s):
// \pc_next~1_combout  = ( !\alu_inst|y[28]~2_combout  & ( \pc_next~0_combout  & ( (!\alu_inst|y[24]~1_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~1_sumout  & !\alu_inst|Add1~5_sumout )))) ) ) )

	.dataa(!\alu_inst|Add1~1_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|y[24]~1_combout ),
	.datad(!\alu_inst|Add1~5_sumout ),
	.datae(!\alu_inst|y[28]~2_combout ),
	.dataf(!\pc_next~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~1 .extended_lut = "off";
defparam \pc_next~1 .lut_mask = 64'h00000000E0C00000;
defparam \pc_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \pc_next~17 (
// Equation(s):
// \pc_next~17_combout  = ( \pc_adder|Add0~17_sumout  & ( \br_adder|Add0~9_sumout  ) ) # ( !\pc_adder|Add0~17_sumout  & ( \br_adder|Add0~9_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~14_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~17_sumout  & ( !\br_adder|Add0~9_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~14_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~17_sumout ),
	.dataf(!\br_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~17 .extended_lut = "off";
defparam \pc_next~17 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N34
dffeas \pcreg_inst|pc[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N58
dffeas \pcreg_inst|pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[9] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N12
cyclonev_lcell_comb \imem_inst|RAM~5 (
// Equation(s):
// \imem_inst|RAM~5_combout  = ( !\pcreg_inst|pc [9] & ( \imem_inst|RAM~4_combout  & ( (!\pcreg_inst|pc[6]~DUPLICATE_q  & (!\pcreg_inst|pc[7]~DUPLICATE_q  & !\pcreg_inst|pc[8]~DUPLICATE_q )) ) ) )

	.dataa(!\pcreg_inst|pc[6]~DUPLICATE_q ),
	.datab(!\pcreg_inst|pc[7]~DUPLICATE_q ),
	.datac(!\pcreg_inst|pc[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pcreg_inst|pc [9]),
	.dataf(!\imem_inst|RAM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_inst|RAM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_inst|RAM~5 .extended_lut = "off";
defparam \imem_inst|RAM~5 .lut_mask = 64'h0000000080800000;
defparam \imem_inst|RAM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N48
cyclonev_lcell_comb \alu_inst|Equal1~0 (
// Equation(s):
// \alu_inst|Equal1~0_combout  = ( \ctrl_inst|alu_op[1]~1_combout  & ( !\ctrl_inst|alu_op[1]~0_combout  ) ) # ( !\ctrl_inst|alu_op[1]~1_combout  & ( (\imem_inst|RAM~5_combout  & (\imem_inst|RAM~7_combout  & !\ctrl_inst|alu_op[1]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_inst|RAM~5_combout ),
	.datac(!\imem_inst|RAM~7_combout ),
	.datad(!\ctrl_inst|alu_op[1]~0_combout ),
	.datae(gnd),
	.dataf(!\ctrl_inst|alu_op[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Equal1~0 .extended_lut = "off";
defparam \alu_inst|Equal1~0 .lut_mask = 64'h03000300FF00FF00;
defparam \alu_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N47
dffeas \rf_inst|registers[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu_inst|y[31]~63_combout ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(vcc),
	.ena(\rf_inst|registers[3][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[3][31] .is_wysiwyg = "true";
defparam \rf_inst|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \rf_inst|registers[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu_inst|y[31]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[1][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[1][31] .is_wysiwyg = "true";
defparam \rf_inst|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \rf_inst|rd1[31]~29 (
// Equation(s):
// \rf_inst|rd1[31]~29_combout  = ( \rf_inst|registers[1][31]~q  & ( (!\imem_inst|RAM~11_combout  & (((\rf_inst|registers[2][31]~q  & \imem_inst|RAM~12_combout )))) # (\imem_inst|RAM~11_combout  & (((!\imem_inst|RAM~12_combout )) # 
// (\rf_inst|registers[3][31]~q ))) ) ) # ( !\rf_inst|registers[1][31]~q  & ( (\imem_inst|RAM~12_combout  & ((!\imem_inst|RAM~11_combout  & ((\rf_inst|registers[2][31]~q ))) # (\imem_inst|RAM~11_combout  & (\rf_inst|registers[3][31]~q )))) ) )

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\rf_inst|registers[3][31]~q ),
	.datac(!\rf_inst|registers[2][31]~q ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(!\rf_inst|registers[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[31]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[31]~29 .extended_lut = "off";
defparam \rf_inst|rd1[31]~29 .lut_mask = 64'h001B001B551B551B;
defparam \rf_inst|rd1[31]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \rf_inst|rd1[31]~47 (
// Equation(s):
// \rf_inst|rd1[31]~47_combout  = (!\imem_inst|RAM~12_combout  & (\imem_inst|RAM~11_combout  & ((\rf_inst|registers[1][31]~q )))) # (\imem_inst|RAM~12_combout  & (((\rf_inst|registers[3][31]~q ))))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\rf_inst|registers[3][31]~q ),
	.datac(!\rf_inst|registers[1][31]~q ),
	.datad(!\imem_inst|RAM~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|rd1[31]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|rd1[31]~47 .extended_lut = "off";
defparam \rf_inst|rd1[31]~47 .lut_mask = 64'h0533053305330533;
defparam \rf_inst|rd1[31]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N48
cyclonev_lcell_comb \alu_inst|Add0~61 (
// Equation(s):
// \alu_inst|Add0~61_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][31]~q  & (\imem_inst|RAM~12_combout ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[31]~47_combout )))) ) + ( VCC ) + ( \alu_inst|Add0~94  ))

	.dataa(!\imem_inst|RAM~11_combout ),
	.datab(!\rf_inst|registers[2][31]~q ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|rd1[31]~47_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add0~61 .extended_lut = "off";
defparam \alu_inst|Add0~61 .lut_mask = 64'h0000000000000257;
defparam \alu_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \alu_inst|y[31]~63 (
// Equation(s):
// \alu_inst|y[31]~63_combout  = ( \alu_inst|Add0~61_sumout  & ( \alu_inst|Add1~61_sumout  & ( (!\alu_inst|Equal1~0_combout  & (((\alu_inst|Equal0~0_combout )))) # (\alu_inst|Equal1~0_combout  & (\rf_inst|rd1[31]~29_combout  & 
// (\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( !\alu_inst|Add0~61_sumout  & ( \alu_inst|Add1~61_sumout  & ( (!\alu_inst|Equal1~0_combout  & (((!\alu_ctrl_inst|alu_sel[2]~0_combout  & \alu_inst|Equal0~0_combout )))) # (\alu_inst|Equal1~0_combout  & 
// (\rf_inst|rd1[31]~29_combout  & (\alu_ctrl_inst|alu_sel[2]~0_combout ))) ) ) ) # ( \alu_inst|Add0~61_sumout  & ( !\alu_inst|Add1~61_sumout  & ( (\alu_ctrl_inst|alu_sel[2]~0_combout  & ((!\alu_inst|Equal1~0_combout  & ((\alu_inst|Equal0~0_combout ))) # 
// (\alu_inst|Equal1~0_combout  & (\rf_inst|rd1[31]~29_combout )))) ) ) ) # ( !\alu_inst|Add0~61_sumout  & ( !\alu_inst|Add1~61_sumout  & ( (\alu_inst|Equal1~0_combout  & (\rf_inst|rd1[31]~29_combout  & \alu_ctrl_inst|alu_sel[2]~0_combout )) ) ) )

	.dataa(!\alu_inst|Equal1~0_combout ),
	.datab(!\rf_inst|rd1[31]~29_combout ),
	.datac(!\alu_ctrl_inst|alu_sel[2]~0_combout ),
	.datad(!\alu_inst|Equal0~0_combout ),
	.datae(!\alu_inst|Add0~61_sumout ),
	.dataf(!\alu_inst|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[31]~63 .extended_lut = "off";
defparam \alu_inst|y[31]~63 .lut_mask = 64'h0101010B01A101AB;
defparam \alu_inst|y[31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N48
cyclonev_lcell_comb \rf_inst|registers[2][31]~feeder (
// Equation(s):
// \rf_inst|registers[2][31]~feeder_combout  = ( \alu_inst|y[31]~63_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|y[31]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_inst|registers[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_inst|registers[2][31]~feeder .extended_lut = "off";
defparam \rf_inst|registers[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rf_inst|registers[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N49
dffeas \rf_inst|registers[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rf_inst|registers[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(\ctrl_inst|Equal0~0_combout ),
	.sload(gnd),
	.ena(\rf_inst|registers[2][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rf_inst|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rf_inst|registers[2][31] .is_wysiwyg = "true";
defparam \rf_inst|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \alu_inst|Add1~61 (
// Equation(s):
// \alu_inst|Add1~61_sumout  = SUM(( (!\imem_inst|RAM~11_combout  & (\rf_inst|registers[2][31]~q  & (\imem_inst|RAM~12_combout ))) # (\imem_inst|RAM~11_combout  & (((\rf_inst|rd1[31]~47_combout )))) ) + ( \alu_inst|Equal0~1_combout  ) + ( \alu_inst|Add1~94  
// ))

	.dataa(!\rf_inst|registers[2][31]~q ),
	.datab(!\imem_inst|RAM~11_combout ),
	.datac(!\imem_inst|RAM~12_combout ),
	.datad(!\rf_inst|rd1[31]~47_combout ),
	.datae(gnd),
	.dataf(!\alu_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(\alu_inst|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_inst|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|Add1~61 .extended_lut = "off";
defparam \alu_inst|Add1~61 .lut_mask = 64'h0000FF0000000437;
defparam \alu_inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \alu_inst|y[6]~66 (
// Equation(s):
// \alu_inst|y[6]~66_combout  = ( \alu_inst|Add0~81_sumout  & ( (\ctrl_inst|alu_op[1]~0_combout  & \ctrl_inst|alu_op[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ctrl_inst|alu_op[1]~0_combout ),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[6]~66 .extended_lut = "off";
defparam \alu_inst|y[6]~66 .lut_mask = 64'h0000000003030303;
defparam \alu_inst|y[6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \pc_next~4 (
// Equation(s):
// \pc_next~4_combout  = ( \alu_inst|y[7]~23_combout  & ( !\alu_inst|y[6]~66_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~81_sumout  & !\alu_inst|Add1~77_sumout )))) ) ) ) # ( !\alu_inst|y[7]~23_combout  & ( 
// !\alu_inst|y[6]~66_combout  & ( (!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~81_sumout  & !\alu_inst|Add1~77_sumout )) ) ) )

	.dataa(!\alu_inst|Add1~81_sumout ),
	.datab(!\alu_inst|y[30]~16_combout ),
	.datac(!\alu_inst|y[14]~0_combout ),
	.datad(!\alu_inst|Add1~77_sumout ),
	.datae(!\alu_inst|y[7]~23_combout ),
	.dataf(!\alu_inst|y[6]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~4 .extended_lut = "off";
defparam \pc_next~4 .lut_mask = 64'hFAF0323000000000;
defparam \pc_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \pc_next~5 (
// Equation(s):
// \pc_next~5_combout  = ( \pc_next~4_combout  & ( !\alu_inst|y[22]~21_combout  & ( (!\alu_inst|y[17]~22_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~73_sumout  & !\alu_inst|Add1~69_sumout )))) ) ) )

	.dataa(!\alu_inst|Add1~73_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|Add1~69_sumout ),
	.datad(!\alu_inst|y[17]~22_combout ),
	.datae(!\pc_next~4_combout ),
	.dataf(!\alu_inst|y[22]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~5 .extended_lut = "off";
defparam \pc_next~5 .lut_mask = 64'h0000EC0000000000;
defparam \pc_next~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \alu_inst|y[31]~67 (
// Equation(s):
// \alu_inst|y[31]~67_combout  = ( \alu_inst|Add0~61_sumout  & ( (\ctrl_inst|alu_op[1]~0_combout  & \ctrl_inst|alu_op[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\ctrl_inst|alu_op[1]~0_combout ),
	.datac(!\ctrl_inst|alu_op[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_inst|y[31]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_inst|y[31]~67 .extended_lut = "off";
defparam \alu_inst|y[31]~67 .lut_mask = 64'h0000000003030303;
defparam \alu_inst|y[31]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \pc_next~6 (
// Equation(s):
// \pc_next~6_combout  = ( \pc_next~5_combout  & ( !\alu_inst|y[31]~67_combout  & ( (!\alu_inst|y[27]~20_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~61_sumout  & !\alu_inst|Add1~65_sumout )))) ) ) )

	.dataa(!\alu_inst|Add1~61_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|Add1~65_sumout ),
	.datad(!\alu_inst|y[27]~20_combout ),
	.datae(!\pc_next~5_combout ),
	.dataf(!\alu_inst|y[31]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~6 .extended_lut = "off";
defparam \pc_next~6 .lut_mask = 64'h0000EC0000000000;
defparam \pc_next~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N6
cyclonev_lcell_comb \pc_next~7 (
// Equation(s):
// \pc_next~7_combout  = ( \alu_inst|y[26]~24_combout  & ( \alu_inst|y[25]~25_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( !\alu_inst|y[26]~24_combout  & 
// ( \alu_inst|y[25]~25_combout  & ( (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( \alu_inst|y[26]~24_combout  & ( !\alu_inst|y[25]~25_combout  & ( 
// (\alu_inst|y[30]~16_combout  & ((!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )))) ) ) ) # ( !\alu_inst|y[26]~24_combout  & ( !\alu_inst|y[25]~25_combout  & ( (!\alu_inst|y[14]~0_combout ) # 
// ((!\alu_inst|Add1~85_sumout  & !\alu_inst|Add1~89_sumout )) ) ) )

	.dataa(!\alu_inst|y[30]~16_combout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(!\alu_inst|Add1~85_sumout ),
	.datad(!\alu_inst|Add1~89_sumout ),
	.datae(!\alu_inst|y[26]~24_combout ),
	.dataf(!\alu_inst|y[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~7 .extended_lut = "off";
defparam \pc_next~7 .lut_mask = 64'hFCCC544454445444;
defparam \pc_next~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N45
cyclonev_lcell_comb \pc_next~45 (
// Equation(s):
// \pc_next~45_combout  = ( !\alu_inst|y[20]~28_combout  & ( (!\alu_inst|y[14]~0_combout ) # ((!\alu_inst|Add1~105_sumout  & !\alu_inst|Add1~93_sumout )) ) )

	.dataa(!\alu_inst|Add1~105_sumout ),
	.datab(!\alu_inst|y[14]~0_combout ),
	.datac(gnd),
	.datad(!\alu_inst|Add1~93_sumout ),
	.datae(gnd),
	.dataf(!\alu_inst|y[20]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~45 .extended_lut = "off";
defparam \pc_next~45 .lut_mask = 64'hEECCEECC00000000;
defparam \pc_next~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N18
cyclonev_lcell_comb \pc_next~12 (
// Equation(s):
// \pc_next~12_combout  = ( \pc_next~45_combout  & ( !\alu_inst|y[30]~26_combout  & ( (!\alu_inst|y[11]~32_combout  & (\pc_next~11_combout  & (\pc_next~9_combout  & \pc_next~8_combout ))) ) ) )

	.dataa(!\alu_inst|y[11]~32_combout ),
	.datab(!\pc_next~11_combout ),
	.datac(!\pc_next~9_combout ),
	.datad(!\pc_next~8_combout ),
	.datae(!\pc_next~45_combout ),
	.dataf(!\alu_inst|y[30]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~12 .extended_lut = "off";
defparam \pc_next~12 .lut_mask = 64'h0000000200000000;
defparam \pc_next~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \pc_next~13 (
// Equation(s):
// \pc_next~13_combout  = ( \pc_next~12_combout  & ( \pc_next~3_combout  & ( ((\pc_next~6_combout  & (\pc_next~1_combout  & \pc_next~7_combout ))) # (\pc_adder|Add0~1_sumout ) ) ) ) # ( !\pc_next~12_combout  & ( \pc_next~3_combout  & ( 
// \pc_adder|Add0~1_sumout  ) ) ) # ( \pc_next~12_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~1_sumout  ) ) ) # ( !\pc_next~12_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~1_sumout  ) ) )

	.dataa(!\pc_adder|Add0~1_sumout ),
	.datab(!\pc_next~6_combout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_next~7_combout ),
	.datae(!\pc_next~12_combout ),
	.dataf(!\pc_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~13 .extended_lut = "off";
defparam \pc_next~13 .lut_mask = 64'h5555555555555557;
defparam \pc_next~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \pcreg_inst|pc[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pcreg_inst|pc[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \pc_adder|Add0~33 (
// Equation(s):
// \pc_adder|Add0~33_sumout  = SUM(( \pcreg_inst|pc [10] ) + ( GND ) + ( \pc_adder|Add0~30  ))
// \pc_adder|Add0~34  = CARRY(( \pcreg_inst|pc [10] ) + ( GND ) + ( \pc_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~33_sumout ),
	.cout(\pc_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~33 .extended_lut = "off";
defparam \pc_adder|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N24
cyclonev_lcell_comb \br_adder|Add0~25 (
// Equation(s):
// \br_adder|Add0~25_sumout  = SUM(( \pc_adder|Add0~33_sumout  ) + ( GND ) + ( \br_adder|Add0~22  ))
// \br_adder|Add0~26  = CARRY(( \pc_adder|Add0~33_sumout  ) + ( GND ) + ( \br_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~25_sumout ),
	.cout(\br_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~25 .extended_lut = "off";
defparam \br_adder|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N45
cyclonev_lcell_comb \pc_next~21 (
// Equation(s):
// \pc_next~21_combout  = ( \pc_next~14_combout  & ( \pc_next~3_combout  & ( (!\pc_next~1_combout  & (((\pc_adder|Add0~33_sumout )))) # (\pc_next~1_combout  & ((!\pc_next~6_combout  & ((\pc_adder|Add0~33_sumout ))) # (\pc_next~6_combout  & 
// (\br_adder|Add0~25_sumout )))) ) ) ) # ( !\pc_next~14_combout  & ( \pc_next~3_combout  & ( \pc_adder|Add0~33_sumout  ) ) ) # ( \pc_next~14_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~33_sumout  ) ) ) # ( !\pc_next~14_combout  & ( 
// !\pc_next~3_combout  & ( \pc_adder|Add0~33_sumout  ) ) )

	.dataa(!\br_adder|Add0~25_sumout ),
	.datab(!\pc_adder|Add0~33_sumout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_next~14_combout ),
	.dataf(!\pc_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~21 .extended_lut = "off";
defparam \pc_next~21 .lut_mask = 64'h3333333333333335;
defparam \pc_next~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N47
dffeas \pcreg_inst|pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~21_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[10] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \pc_adder|Add0~37 (
// Equation(s):
// \pc_adder|Add0~37_sumout  = SUM(( \pcreg_inst|pc [11] ) + ( GND ) + ( \pc_adder|Add0~34  ))
// \pc_adder|Add0~38  = CARRY(( \pcreg_inst|pc [11] ) + ( GND ) + ( \pc_adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~37_sumout ),
	.cout(\pc_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~37 .extended_lut = "off";
defparam \pc_adder|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N27
cyclonev_lcell_comb \br_adder|Add0~29 (
// Equation(s):
// \br_adder|Add0~29_sumout  = SUM(( GND ) + ( \pc_adder|Add0~37_sumout  ) + ( \br_adder|Add0~26  ))
// \br_adder|Add0~30  = CARRY(( GND ) + ( \pc_adder|Add0~37_sumout  ) + ( \br_adder|Add0~26  ))

	.dataa(!\pc_adder|Add0~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~29_sumout ),
	.cout(\br_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~29 .extended_lut = "off";
defparam \br_adder|Add0~29 .lut_mask = 64'h0000AAAA00000000;
defparam \br_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \pc_next~22 (
// Equation(s):
// \pc_next~22_combout  = ( \pc_adder|Add0~37_sumout  & ( \br_adder|Add0~29_sumout  ) ) # ( !\pc_adder|Add0~37_sumout  & ( \br_adder|Add0~29_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~14_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~37_sumout  & ( !\br_adder|Add0~29_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~14_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~37_sumout ),
	.dataf(!\br_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~22 .extended_lut = "off";
defparam \pc_next~22 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N10
dffeas \pcreg_inst|pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[11] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \pc_adder|Add0~41 (
// Equation(s):
// \pc_adder|Add0~41_sumout  = SUM(( \pcreg_inst|pc [12] ) + ( GND ) + ( \pc_adder|Add0~38  ))
// \pc_adder|Add0~42  = CARRY(( \pcreg_inst|pc [12] ) + ( GND ) + ( \pc_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~41_sumout ),
	.cout(\pc_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~41 .extended_lut = "off";
defparam \pc_adder|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N30
cyclonev_lcell_comb \br_adder|Add0~33 (
// Equation(s):
// \br_adder|Add0~33_sumout  = SUM(( GND ) + ( \pc_adder|Add0~41_sumout  ) + ( \br_adder|Add0~30  ))
// \br_adder|Add0~34  = CARRY(( GND ) + ( \pc_adder|Add0~41_sumout  ) + ( \br_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~33_sumout ),
	.cout(\br_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~33 .extended_lut = "off";
defparam \br_adder|Add0~33 .lut_mask = 64'h0000F0F000000000;
defparam \br_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \pc_next~23 (
// Equation(s):
// \pc_next~23_combout  = ( \pc_adder|Add0~41_sumout  & ( \br_adder|Add0~33_sumout  ) ) # ( !\pc_adder|Add0~41_sumout  & ( \br_adder|Add0~33_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~6_combout  & \pc_next~3_combout ))) ) ) ) # ( 
// \pc_adder|Add0~41_sumout  & ( !\br_adder|Add0~33_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~41_sumout ),
	.dataf(!\br_adder|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~23 .extended_lut = "off";
defparam \pc_next~23 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N44
dffeas \pcreg_inst|pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~23_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[12] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \pc_adder|Add0~45 (
// Equation(s):
// \pc_adder|Add0~45_sumout  = SUM(( \pcreg_inst|pc [13] ) + ( GND ) + ( \pc_adder|Add0~42  ))
// \pc_adder|Add0~46  = CARRY(( \pcreg_inst|pc [13] ) + ( GND ) + ( \pc_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~45_sumout ),
	.cout(\pc_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~45 .extended_lut = "off";
defparam \pc_adder|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N33
cyclonev_lcell_comb \br_adder|Add0~37 (
// Equation(s):
// \br_adder|Add0~37_sumout  = SUM(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~45_sumout  ) + ( \br_adder|Add0~34  ))
// \br_adder|Add0~38  = CARRY(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~45_sumout  ) + ( \br_adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~45_sumout ),
	.datad(!\imem_inst|RAM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~37_sumout ),
	.cout(\br_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~37 .extended_lut = "off";
defparam \br_adder|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \pc_next~24 (
// Equation(s):
// \pc_next~24_combout  = ( \pc_adder|Add0~45_sumout  & ( \br_adder|Add0~37_sumout  ) ) # ( !\pc_adder|Add0~45_sumout  & ( \br_adder|Add0~37_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~6_combout  & \pc_next~14_combout ))) ) ) ) # ( 
// \pc_adder|Add0~45_sumout  & ( !\br_adder|Add0~37_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~14_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~14_combout ),
	.datae(!\pc_adder|Add0~45_sumout ),
	.dataf(!\br_adder|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~24 .extended_lut = "off";
defparam \pc_next~24 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N38
dffeas \pcreg_inst|pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[13] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \pc_adder|Add0~49 (
// Equation(s):
// \pc_adder|Add0~49_sumout  = SUM(( \pcreg_inst|pc [14] ) + ( GND ) + ( \pc_adder|Add0~46  ))
// \pc_adder|Add0~50  = CARRY(( \pcreg_inst|pc [14] ) + ( GND ) + ( \pc_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~49_sumout ),
	.cout(\pc_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~49 .extended_lut = "off";
defparam \pc_adder|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N36
cyclonev_lcell_comb \br_adder|Add0~41 (
// Equation(s):
// \br_adder|Add0~41_sumout  = SUM(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~49_sumout  ) + ( \br_adder|Add0~38  ))
// \br_adder|Add0~42  = CARRY(( \imem_inst|RAM~7_combout  ) + ( \pc_adder|Add0~49_sumout  ) + ( \br_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~49_sumout ),
	.datad(!\imem_inst|RAM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~41_sumout ),
	.cout(\br_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~41 .extended_lut = "off";
defparam \br_adder|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \br_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N36
cyclonev_lcell_comb \pc_next~25 (
// Equation(s):
// \pc_next~25_combout  = ( \pc_next~6_combout  & ( \pc_next~14_combout  & ( (!\pc_next~3_combout  & (((\pc_adder|Add0~49_sumout )))) # (\pc_next~3_combout  & ((!\pc_next~1_combout  & ((\pc_adder|Add0~49_sumout ))) # (\pc_next~1_combout  & 
// (\br_adder|Add0~41_sumout )))) ) ) ) # ( !\pc_next~6_combout  & ( \pc_next~14_combout  & ( \pc_adder|Add0~49_sumout  ) ) ) # ( \pc_next~6_combout  & ( !\pc_next~14_combout  & ( \pc_adder|Add0~49_sumout  ) ) ) # ( !\pc_next~6_combout  & ( 
// !\pc_next~14_combout  & ( \pc_adder|Add0~49_sumout  ) ) )

	.dataa(!\br_adder|Add0~41_sumout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_adder|Add0~49_sumout ),
	.datae(!\pc_next~6_combout ),
	.dataf(!\pc_next~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~25 .extended_lut = "off";
defparam \pc_next~25 .lut_mask = 64'h00FF00FF00FF01FD;
defparam \pc_next~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N37
dffeas \pcreg_inst|pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~25_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[14] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \pc_adder|Add0~53 (
// Equation(s):
// \pc_adder|Add0~53_sumout  = SUM(( \pcreg_inst|pc [15] ) + ( GND ) + ( \pc_adder|Add0~50  ))
// \pc_adder|Add0~54  = CARRY(( \pcreg_inst|pc [15] ) + ( GND ) + ( \pc_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~53_sumout ),
	.cout(\pc_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~53 .extended_lut = "off";
defparam \pc_adder|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N39
cyclonev_lcell_comb \br_adder|Add0~45 (
// Equation(s):
// \br_adder|Add0~45_sumout  = SUM(( GND ) + ( \pc_adder|Add0~53_sumout  ) + ( \br_adder|Add0~42  ))
// \br_adder|Add0~46  = CARRY(( GND ) + ( \pc_adder|Add0~53_sumout  ) + ( \br_adder|Add0~42  ))

	.dataa(!\pc_adder|Add0~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~45_sumout ),
	.cout(\br_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~45 .extended_lut = "off";
defparam \br_adder|Add0~45 .lut_mask = 64'h0000AAAA00000000;
defparam \br_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N39
cyclonev_lcell_comb \pc_next~26 (
// Equation(s):
// \pc_next~26_combout  = ( \pc_next~14_combout  & ( \pc_next~3_combout  & ( (!\pc_next~1_combout  & (\pc_adder|Add0~53_sumout )) # (\pc_next~1_combout  & ((!\pc_next~6_combout  & (\pc_adder|Add0~53_sumout )) # (\pc_next~6_combout  & 
// ((\br_adder|Add0~45_sumout ))))) ) ) ) # ( !\pc_next~14_combout  & ( \pc_next~3_combout  & ( \pc_adder|Add0~53_sumout  ) ) ) # ( \pc_next~14_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~53_sumout  ) ) ) # ( !\pc_next~14_combout  & ( 
// !\pc_next~3_combout  & ( \pc_adder|Add0~53_sumout  ) ) )

	.dataa(!\pc_adder|Add0~53_sumout ),
	.datab(!\br_adder|Add0~45_sumout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_next~14_combout ),
	.dataf(!\pc_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~26 .extended_lut = "off";
defparam \pc_next~26 .lut_mask = 64'h5555555555555553;
defparam \pc_next~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N40
dffeas \pcreg_inst|pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[15] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \pc_adder|Add0~57 (
// Equation(s):
// \pc_adder|Add0~57_sumout  = SUM(( \pcreg_inst|pc [16] ) + ( GND ) + ( \pc_adder|Add0~54  ))
// \pc_adder|Add0~58  = CARRY(( \pcreg_inst|pc [16] ) + ( GND ) + ( \pc_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~57_sumout ),
	.cout(\pc_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~57 .extended_lut = "off";
defparam \pc_adder|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N42
cyclonev_lcell_comb \br_adder|Add0~49 (
// Equation(s):
// \br_adder|Add0~49_sumout  = SUM(( \pc_adder|Add0~57_sumout  ) + ( GND ) + ( \br_adder|Add0~46  ))
// \br_adder|Add0~50  = CARRY(( \pc_adder|Add0~57_sumout  ) + ( GND ) + ( \br_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~49_sumout ),
	.cout(\br_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~49 .extended_lut = "off";
defparam \br_adder|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N39
cyclonev_lcell_comb \pc_next~27 (
// Equation(s):
// \pc_next~27_combout  = ( \pc_adder|Add0~57_sumout  & ( \br_adder|Add0~49_sumout  ) ) # ( !\pc_adder|Add0~57_sumout  & ( \br_adder|Add0~49_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~14_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~57_sumout  & ( !\br_adder|Add0~49_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~14_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~57_sumout ),
	.dataf(!\br_adder|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~27 .extended_lut = "off";
defparam \pc_next~27 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N40
dffeas \pcreg_inst|pc[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~27_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[16] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \pc_adder|Add0~61 (
// Equation(s):
// \pc_adder|Add0~61_sumout  = SUM(( \pcreg_inst|pc [17] ) + ( GND ) + ( \pc_adder|Add0~58  ))
// \pc_adder|Add0~62  = CARRY(( \pcreg_inst|pc [17] ) + ( GND ) + ( \pc_adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~61_sumout ),
	.cout(\pc_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~61 .extended_lut = "off";
defparam \pc_adder|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N45
cyclonev_lcell_comb \br_adder|Add0~53 (
// Equation(s):
// \br_adder|Add0~53_sumout  = SUM(( \pc_adder|Add0~61_sumout  ) + ( GND ) + ( \br_adder|Add0~50  ))
// \br_adder|Add0~54  = CARRY(( \pc_adder|Add0~61_sumout  ) + ( GND ) + ( \br_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~53_sumout ),
	.cout(\br_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~53 .extended_lut = "off";
defparam \br_adder|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N3
cyclonev_lcell_comb \pc_next~28 (
// Equation(s):
// \pc_next~28_combout  = ( \pc_adder|Add0~61_sumout  & ( \br_adder|Add0~53_sumout  ) ) # ( !\pc_adder|Add0~61_sumout  & ( \br_adder|Add0~53_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~6_combout  & \pc_next~3_combout ))) ) ) ) # ( 
// \pc_adder|Add0~61_sumout  & ( !\br_adder|Add0~53_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~61_sumout ),
	.dataf(!\br_adder|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~28 .extended_lut = "off";
defparam \pc_next~28 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N4
dffeas \pcreg_inst|pc[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[17] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \pc_adder|Add0~65 (
// Equation(s):
// \pc_adder|Add0~65_sumout  = SUM(( \pcreg_inst|pc [18] ) + ( GND ) + ( \pc_adder|Add0~62  ))
// \pc_adder|Add0~66  = CARRY(( \pcreg_inst|pc [18] ) + ( GND ) + ( \pc_adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~65_sumout ),
	.cout(\pc_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~65 .extended_lut = "off";
defparam \pc_adder|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N48
cyclonev_lcell_comb \br_adder|Add0~57 (
// Equation(s):
// \br_adder|Add0~57_sumout  = SUM(( \pc_adder|Add0~65_sumout  ) + ( GND ) + ( \br_adder|Add0~54  ))
// \br_adder|Add0~58  = CARRY(( \pc_adder|Add0~65_sumout  ) + ( GND ) + ( \br_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~57_sumout ),
	.cout(\br_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~57 .extended_lut = "off";
defparam \br_adder|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \pc_next~29 (
// Equation(s):
// \pc_next~29_combout  = ( \pc_adder|Add0~65_sumout  & ( \br_adder|Add0~57_sumout  ) ) # ( !\pc_adder|Add0~65_sumout  & ( \br_adder|Add0~57_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~6_combout  & \pc_next~14_combout ))) ) ) ) # ( 
// \pc_adder|Add0~65_sumout  & ( !\br_adder|Add0~57_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~14_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~14_combout ),
	.datae(!\pc_adder|Add0~65_sumout ),
	.dataf(!\br_adder|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~29 .extended_lut = "off";
defparam \pc_next~29 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \pcreg_inst|pc[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~29_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[18] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \pc_adder|Add0~69 (
// Equation(s):
// \pc_adder|Add0~69_sumout  = SUM(( \pcreg_inst|pc [19] ) + ( GND ) + ( \pc_adder|Add0~66  ))
// \pc_adder|Add0~70  = CARRY(( \pcreg_inst|pc [19] ) + ( GND ) + ( \pc_adder|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~69_sumout ),
	.cout(\pc_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~69 .extended_lut = "off";
defparam \pc_adder|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N51
cyclonev_lcell_comb \br_adder|Add0~61 (
// Equation(s):
// \br_adder|Add0~61_sumout  = SUM(( \pc_adder|Add0~69_sumout  ) + ( GND ) + ( \br_adder|Add0~58  ))
// \br_adder|Add0~62  = CARRY(( \pc_adder|Add0~69_sumout  ) + ( GND ) + ( \br_adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~61_sumout ),
	.cout(\br_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~61 .extended_lut = "off";
defparam \br_adder|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N3
cyclonev_lcell_comb \pc_next~30 (
// Equation(s):
// \pc_next~30_combout  = ( \pc_next~6_combout  & ( \pc_next~14_combout  & ( (!\pc_next~3_combout  & (((\pc_adder|Add0~69_sumout )))) # (\pc_next~3_combout  & ((!\pc_next~1_combout  & ((\pc_adder|Add0~69_sumout ))) # (\pc_next~1_combout  & 
// (\br_adder|Add0~61_sumout )))) ) ) ) # ( !\pc_next~6_combout  & ( \pc_next~14_combout  & ( \pc_adder|Add0~69_sumout  ) ) ) # ( \pc_next~6_combout  & ( !\pc_next~14_combout  & ( \pc_adder|Add0~69_sumout  ) ) ) # ( !\pc_next~6_combout  & ( 
// !\pc_next~14_combout  & ( \pc_adder|Add0~69_sumout  ) ) )

	.dataa(!\br_adder|Add0~61_sumout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_adder|Add0~69_sumout ),
	.datad(!\pc_next~1_combout ),
	.datae(!\pc_next~6_combout ),
	.dataf(!\pc_next~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~30 .extended_lut = "off";
defparam \pc_next~30 .lut_mask = 64'h0F0F0F0F0F0F0F1D;
defparam \pc_next~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \pcreg_inst|pc[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[19] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \pc_adder|Add0~73 (
// Equation(s):
// \pc_adder|Add0~73_sumout  = SUM(( \pcreg_inst|pc [20] ) + ( GND ) + ( \pc_adder|Add0~70  ))
// \pc_adder|Add0~74  = CARRY(( \pcreg_inst|pc [20] ) + ( GND ) + ( \pc_adder|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~73_sumout ),
	.cout(\pc_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~73 .extended_lut = "off";
defparam \pc_adder|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N54
cyclonev_lcell_comb \br_adder|Add0~65 (
// Equation(s):
// \br_adder|Add0~65_sumout  = SUM(( \pc_adder|Add0~73_sumout  ) + ( GND ) + ( \br_adder|Add0~62  ))
// \br_adder|Add0~66  = CARRY(( \pc_adder|Add0~73_sumout  ) + ( GND ) + ( \br_adder|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~65_sumout ),
	.cout(\br_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~65 .extended_lut = "off";
defparam \br_adder|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \pc_next~31 (
// Equation(s):
// \pc_next~31_combout  = ( \pc_adder|Add0~73_sumout  & ( \br_adder|Add0~65_sumout  ) ) # ( !\pc_adder|Add0~73_sumout  & ( \br_adder|Add0~65_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~3_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~73_sumout  & ( !\br_adder|Add0~65_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~73_sumout ),
	.dataf(!\br_adder|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~31 .extended_lut = "off";
defparam \pc_next~31 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N46
dffeas \pcreg_inst|pc[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[20] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N57
cyclonev_lcell_comb \pc_adder|Add0~77 (
// Equation(s):
// \pc_adder|Add0~77_sumout  = SUM(( \pcreg_inst|pc [21] ) + ( GND ) + ( \pc_adder|Add0~74  ))
// \pc_adder|Add0~78  = CARRY(( \pcreg_inst|pc [21] ) + ( GND ) + ( \pc_adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pcreg_inst|pc [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~77_sumout ),
	.cout(\pc_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~77 .extended_lut = "off";
defparam \pc_adder|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N57
cyclonev_lcell_comb \br_adder|Add0~69 (
// Equation(s):
// \br_adder|Add0~69_sumout  = SUM(( \pc_adder|Add0~77_sumout  ) + ( GND ) + ( \br_adder|Add0~66  ))
// \br_adder|Add0~70  = CARRY(( \pc_adder|Add0~77_sumout  ) + ( GND ) + ( \br_adder|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~69_sumout ),
	.cout(\br_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~69 .extended_lut = "off";
defparam \br_adder|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N9
cyclonev_lcell_comb \pc_next~32 (
// Equation(s):
// \pc_next~32_combout  = ( \pc_adder|Add0~77_sumout  & ( \br_adder|Add0~69_sumout  ) ) # ( !\pc_adder|Add0~77_sumout  & ( \br_adder|Add0~69_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~14_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~77_sumout  & ( !\br_adder|Add0~69_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~14_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~77_sumout ),
	.dataf(!\br_adder|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~32 .extended_lut = "off";
defparam \pc_next~32 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N10
dffeas \pcreg_inst|pc[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[21] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N30
cyclonev_lcell_comb \pc_adder|Add0~81 (
// Equation(s):
// \pc_adder|Add0~81_sumout  = SUM(( \pcreg_inst|pc [22] ) + ( GND ) + ( \pc_adder|Add0~78  ))
// \pc_adder|Add0~82  = CARRY(( \pcreg_inst|pc [22] ) + ( GND ) + ( \pc_adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~81_sumout ),
	.cout(\pc_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~81 .extended_lut = "off";
defparam \pc_adder|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N0
cyclonev_lcell_comb \br_adder|Add0~73 (
// Equation(s):
// \br_adder|Add0~73_sumout  = SUM(( \pc_adder|Add0~81_sumout  ) + ( GND ) + ( \br_adder|Add0~70  ))
// \br_adder|Add0~74  = CARRY(( \pc_adder|Add0~81_sumout  ) + ( GND ) + ( \br_adder|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~73_sumout ),
	.cout(\br_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~73 .extended_lut = "off";
defparam \br_adder|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N6
cyclonev_lcell_comb \pc_next~33 (
// Equation(s):
// \pc_next~33_combout  = ( \pc_adder|Add0~81_sumout  & ( \br_adder|Add0~73_sumout  ) ) # ( !\pc_adder|Add0~81_sumout  & ( \br_adder|Add0~73_sumout  & ( (\pc_next~1_combout  & (\pc_next~3_combout  & (\pc_next~6_combout  & \pc_next~14_combout ))) ) ) ) # ( 
// \pc_adder|Add0~81_sumout  & ( !\br_adder|Add0~73_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~3_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~14_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~3_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~14_combout ),
	.datae(!\pc_adder|Add0~81_sumout ),
	.dataf(!\br_adder|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~33 .extended_lut = "off";
defparam \pc_next~33 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \pcreg_inst|pc[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[22] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \pc_adder|Add0~85 (
// Equation(s):
// \pc_adder|Add0~85_sumout  = SUM(( \pcreg_inst|pc [23] ) + ( GND ) + ( \pc_adder|Add0~82  ))
// \pc_adder|Add0~86  = CARRY(( \pcreg_inst|pc [23] ) + ( GND ) + ( \pc_adder|Add0~82  ))

	.dataa(!\pcreg_inst|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~85_sumout ),
	.cout(\pc_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~85 .extended_lut = "off";
defparam \pc_adder|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N3
cyclonev_lcell_comb \br_adder|Add0~77 (
// Equation(s):
// \br_adder|Add0~77_sumout  = SUM(( \pc_adder|Add0~85_sumout  ) + ( GND ) + ( \br_adder|Add0~74  ))
// \br_adder|Add0~78  = CARRY(( \pc_adder|Add0~85_sumout  ) + ( GND ) + ( \br_adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~77_sumout ),
	.cout(\br_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~77 .extended_lut = "off";
defparam \br_adder|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y3_N48
cyclonev_lcell_comb \pc_next~34 (
// Equation(s):
// \pc_next~34_combout  = ( \pc_next~6_combout  & ( \pc_next~14_combout  & ( (!\pc_next~1_combout  & (\pc_adder|Add0~85_sumout )) # (\pc_next~1_combout  & ((!\pc_next~3_combout  & (\pc_adder|Add0~85_sumout )) # (\pc_next~3_combout  & 
// ((\br_adder|Add0~77_sumout ))))) ) ) ) # ( !\pc_next~6_combout  & ( \pc_next~14_combout  & ( \pc_adder|Add0~85_sumout  ) ) ) # ( \pc_next~6_combout  & ( !\pc_next~14_combout  & ( \pc_adder|Add0~85_sumout  ) ) ) # ( !\pc_next~6_combout  & ( 
// !\pc_next~14_combout  & ( \pc_adder|Add0~85_sumout  ) ) )

	.dataa(!\pc_adder|Add0~85_sumout ),
	.datab(!\br_adder|Add0~77_sumout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_next~6_combout ),
	.dataf(!\pc_next~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~34 .extended_lut = "off";
defparam \pc_next~34 .lut_mask = 64'h5555555555555553;
defparam \pc_next~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N49
dffeas \pcreg_inst|pc[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[23] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \pc_adder|Add0~89 (
// Equation(s):
// \pc_adder|Add0~89_sumout  = SUM(( \pcreg_inst|pc [24] ) + ( GND ) + ( \pc_adder|Add0~86  ))
// \pc_adder|Add0~90  = CARRY(( \pcreg_inst|pc [24] ) + ( GND ) + ( \pc_adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~89_sumout ),
	.cout(\pc_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~89 .extended_lut = "off";
defparam \pc_adder|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N6
cyclonev_lcell_comb \br_adder|Add0~81 (
// Equation(s):
// \br_adder|Add0~81_sumout  = SUM(( \pc_adder|Add0~89_sumout  ) + ( GND ) + ( \br_adder|Add0~78  ))
// \br_adder|Add0~82  = CARRY(( \pc_adder|Add0~89_sumout  ) + ( GND ) + ( \br_adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~81_sumout ),
	.cout(\br_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~81 .extended_lut = "off";
defparam \br_adder|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N51
cyclonev_lcell_comb \pc_next~35 (
// Equation(s):
// \pc_next~35_combout  = ( \pc_adder|Add0~89_sumout  & ( \br_adder|Add0~81_sumout  ) ) # ( !\pc_adder|Add0~89_sumout  & ( \br_adder|Add0~81_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~6_combout  & \pc_next~3_combout ))) ) ) ) # ( 
// \pc_adder|Add0~89_sumout  & ( !\br_adder|Add0~81_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~89_sumout ),
	.dataf(!\br_adder|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~35 .extended_lut = "off";
defparam \pc_next~35 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N53
dffeas \pcreg_inst|pc[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[24] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \pc_adder|Add0~93 (
// Equation(s):
// \pc_adder|Add0~93_sumout  = SUM(( \pcreg_inst|pc [25] ) + ( GND ) + ( \pc_adder|Add0~90  ))
// \pc_adder|Add0~94  = CARRY(( \pcreg_inst|pc [25] ) + ( GND ) + ( \pc_adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~93_sumout ),
	.cout(\pc_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~93 .extended_lut = "off";
defparam \pc_adder|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N9
cyclonev_lcell_comb \br_adder|Add0~85 (
// Equation(s):
// \br_adder|Add0~85_sumout  = SUM(( \pc_adder|Add0~93_sumout  ) + ( GND ) + ( \br_adder|Add0~82  ))
// \br_adder|Add0~86  = CARRY(( \pc_adder|Add0~93_sumout  ) + ( GND ) + ( \br_adder|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~85_sumout ),
	.cout(\br_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~85 .extended_lut = "off";
defparam \br_adder|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N39
cyclonev_lcell_comb \pc_next~36 (
// Equation(s):
// \pc_next~36_combout  = ( \pc_next~6_combout  & ( \pc_next~3_combout  & ( (!\pc_next~14_combout  & (\pc_adder|Add0~93_sumout )) # (\pc_next~14_combout  & ((!\pc_next~1_combout  & (\pc_adder|Add0~93_sumout )) # (\pc_next~1_combout  & 
// ((\br_adder|Add0~85_sumout ))))) ) ) ) # ( !\pc_next~6_combout  & ( \pc_next~3_combout  & ( \pc_adder|Add0~93_sumout  ) ) ) # ( \pc_next~6_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~93_sumout  ) ) ) # ( !\pc_next~6_combout  & ( 
// !\pc_next~3_combout  & ( \pc_adder|Add0~93_sumout  ) ) )

	.dataa(!\pc_adder|Add0~93_sumout ),
	.datab(!\br_adder|Add0~85_sumout ),
	.datac(!\pc_next~14_combout ),
	.datad(!\pc_next~1_combout ),
	.datae(!\pc_next~6_combout ),
	.dataf(!\pc_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~36 .extended_lut = "off";
defparam \pc_next~36 .lut_mask = 64'h5555555555555553;
defparam \pc_next~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N40
dffeas \pcreg_inst|pc[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[25] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N42
cyclonev_lcell_comb \pc_adder|Add0~97 (
// Equation(s):
// \pc_adder|Add0~97_sumout  = SUM(( \pcreg_inst|pc [26] ) + ( GND ) + ( \pc_adder|Add0~94  ))
// \pc_adder|Add0~98  = CARRY(( \pcreg_inst|pc [26] ) + ( GND ) + ( \pc_adder|Add0~94  ))

	.dataa(gnd),
	.datab(!\pcreg_inst|pc [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~97_sumout ),
	.cout(\pc_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~97 .extended_lut = "off";
defparam \pc_adder|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N12
cyclonev_lcell_comb \br_adder|Add0~89 (
// Equation(s):
// \br_adder|Add0~89_sumout  = SUM(( \pc_adder|Add0~97_sumout  ) + ( GND ) + ( \br_adder|Add0~86  ))
// \br_adder|Add0~90  = CARRY(( \pc_adder|Add0~97_sumout  ) + ( GND ) + ( \br_adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~89_sumout ),
	.cout(\br_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~89 .extended_lut = "off";
defparam \br_adder|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N24
cyclonev_lcell_comb \pc_next~37 (
// Equation(s):
// \pc_next~37_combout  = ( \pc_adder|Add0~97_sumout  & ( \br_adder|Add0~89_sumout  ) ) # ( !\pc_adder|Add0~97_sumout  & ( \br_adder|Add0~89_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~3_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~97_sumout  & ( !\br_adder|Add0~89_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~97_sumout ),
	.dataf(!\br_adder|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~37 .extended_lut = "off";
defparam \pc_next~37 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \pcreg_inst|pc[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[26] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \pc_adder|Add0~101 (
// Equation(s):
// \pc_adder|Add0~101_sumout  = SUM(( \pcreg_inst|pc [27] ) + ( GND ) + ( \pc_adder|Add0~98  ))
// \pc_adder|Add0~102  = CARRY(( \pcreg_inst|pc [27] ) + ( GND ) + ( \pc_adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~101_sumout ),
	.cout(\pc_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~101 .extended_lut = "off";
defparam \pc_adder|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N15
cyclonev_lcell_comb \br_adder|Add0~93 (
// Equation(s):
// \br_adder|Add0~93_sumout  = SUM(( GND ) + ( \pc_adder|Add0~101_sumout  ) + ( \br_adder|Add0~90  ))
// \br_adder|Add0~94  = CARRY(( GND ) + ( \pc_adder|Add0~101_sumout  ) + ( \br_adder|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~93_sumout ),
	.cout(\br_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~93 .extended_lut = "off";
defparam \br_adder|Add0~93 .lut_mask = 64'h0000F0F000000000;
defparam \br_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N0
cyclonev_lcell_comb \pc_next~38 (
// Equation(s):
// \pc_next~38_combout  = ( \pc_adder|Add0~101_sumout  & ( \br_adder|Add0~93_sumout  ) ) # ( !\pc_adder|Add0~101_sumout  & ( \br_adder|Add0~93_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~3_combout  & \pc_next~6_combout ))) ) ) ) # ( 
// \pc_adder|Add0~101_sumout  & ( !\br_adder|Add0~93_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~101_sumout ),
	.dataf(!\br_adder|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~38 .extended_lut = "off";
defparam \pc_next~38 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \pcreg_inst|pc[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[27] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \pc_adder|Add0~105 (
// Equation(s):
// \pc_adder|Add0~105_sumout  = SUM(( \pcreg_inst|pc [28] ) + ( GND ) + ( \pc_adder|Add0~102  ))
// \pc_adder|Add0~106  = CARRY(( \pcreg_inst|pc [28] ) + ( GND ) + ( \pc_adder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~105_sumout ),
	.cout(\pc_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~105 .extended_lut = "off";
defparam \pc_adder|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N18
cyclonev_lcell_comb \br_adder|Add0~97 (
// Equation(s):
// \br_adder|Add0~97_sumout  = SUM(( \pc_adder|Add0~105_sumout  ) + ( GND ) + ( \br_adder|Add0~94  ))
// \br_adder|Add0~98  = CARRY(( \pc_adder|Add0~105_sumout  ) + ( GND ) + ( \br_adder|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~97_sumout ),
	.cout(\br_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~97 .extended_lut = "off";
defparam \br_adder|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N57
cyclonev_lcell_comb \pc_next~39 (
// Equation(s):
// \pc_next~39_combout  = ( \pc_next~14_combout  & ( \pc_next~3_combout  & ( (!\pc_next~1_combout  & (\pc_adder|Add0~105_sumout )) # (\pc_next~1_combout  & ((!\pc_next~6_combout  & (\pc_adder|Add0~105_sumout )) # (\pc_next~6_combout  & 
// ((\br_adder|Add0~97_sumout ))))) ) ) ) # ( !\pc_next~14_combout  & ( \pc_next~3_combout  & ( \pc_adder|Add0~105_sumout  ) ) ) # ( \pc_next~14_combout  & ( !\pc_next~3_combout  & ( \pc_adder|Add0~105_sumout  ) ) ) # ( !\pc_next~14_combout  & ( 
// !\pc_next~3_combout  & ( \pc_adder|Add0~105_sumout  ) ) )

	.dataa(!\pc_adder|Add0~105_sumout ),
	.datab(!\br_adder|Add0~97_sumout ),
	.datac(!\pc_next~1_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_next~14_combout ),
	.dataf(!\pc_next~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~39 .extended_lut = "off";
defparam \pc_next~39 .lut_mask = 64'h5555555555555553;
defparam \pc_next~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y3_N58
dffeas \pcreg_inst|pc[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[28] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \pc_adder|Add0~109 (
// Equation(s):
// \pc_adder|Add0~109_sumout  = SUM(( \pcreg_inst|pc [29] ) + ( GND ) + ( \pc_adder|Add0~106  ))
// \pc_adder|Add0~110  = CARRY(( \pcreg_inst|pc [29] ) + ( GND ) + ( \pc_adder|Add0~106  ))

	.dataa(!\pcreg_inst|pc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~109_sumout ),
	.cout(\pc_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~109 .extended_lut = "off";
defparam \pc_adder|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N21
cyclonev_lcell_comb \br_adder|Add0~101 (
// Equation(s):
// \br_adder|Add0~101_sumout  = SUM(( GND ) + ( \pc_adder|Add0~109_sumout  ) + ( \br_adder|Add0~98  ))
// \br_adder|Add0~102  = CARRY(( GND ) + ( \pc_adder|Add0~109_sumout  ) + ( \br_adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~101_sumout ),
	.cout(\br_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~101 .extended_lut = "off";
defparam \br_adder|Add0~101 .lut_mask = 64'h0000F0F000000000;
defparam \br_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N27
cyclonev_lcell_comb \pc_next~40 (
// Equation(s):
// \pc_next~40_combout  = ( \pc_adder|Add0~109_sumout  & ( \br_adder|Add0~101_sumout  ) ) # ( !\pc_adder|Add0~109_sumout  & ( \br_adder|Add0~101_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~6_combout  & \pc_next~3_combout ))) ) ) ) # 
// ( \pc_adder|Add0~109_sumout  & ( !\br_adder|Add0~101_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~109_sumout ),
	.dataf(!\br_adder|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~40 .extended_lut = "off";
defparam \pc_next~40 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N28
dffeas \pcreg_inst|pc[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[29] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \pc_adder|Add0~113 (
// Equation(s):
// \pc_adder|Add0~113_sumout  = SUM(( \pcreg_inst|pc [30] ) + ( GND ) + ( \pc_adder|Add0~110  ))
// \pc_adder|Add0~114  = CARRY(( \pcreg_inst|pc [30] ) + ( GND ) + ( \pc_adder|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~113_sumout ),
	.cout(\pc_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~113 .extended_lut = "off";
defparam \pc_adder|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N24
cyclonev_lcell_comb \br_adder|Add0~105 (
// Equation(s):
// \br_adder|Add0~105_sumout  = SUM(( \pc_adder|Add0~113_sumout  ) + ( GND ) + ( \br_adder|Add0~102  ))
// \br_adder|Add0~106  = CARRY(( \pc_adder|Add0~113_sumout  ) + ( GND ) + ( \br_adder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc_adder|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~105_sumout ),
	.cout(\br_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~105 .extended_lut = "off";
defparam \br_adder|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \br_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N33
cyclonev_lcell_comb \pc_next~41 (
// Equation(s):
// \pc_next~41_combout  = ( \pc_adder|Add0~113_sumout  & ( \br_adder|Add0~105_sumout  ) ) # ( !\pc_adder|Add0~113_sumout  & ( \br_adder|Add0~105_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~6_combout  & \pc_next~3_combout ))) ) ) ) # 
// ( \pc_adder|Add0~113_sumout  & ( !\br_adder|Add0~105_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~6_combout ) # (!\pc_next~3_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~6_combout ),
	.datad(!\pc_next~3_combout ),
	.datae(!\pc_adder|Add0~113_sumout ),
	.dataf(!\br_adder|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~41 .extended_lut = "off";
defparam \pc_next~41 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N35
dffeas \pcreg_inst|pc[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[30] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N57
cyclonev_lcell_comb \pc_adder|Add0~117 (
// Equation(s):
// \pc_adder|Add0~117_sumout  = SUM(( \pcreg_inst|pc [31] ) + ( GND ) + ( \pc_adder|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pcreg_inst|pc [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~117 .extended_lut = "off";
defparam \pc_adder|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y3_N27
cyclonev_lcell_comb \br_adder|Add0~109 (
// Equation(s):
// \br_adder|Add0~109_sumout  = SUM(( GND ) + ( \pc_adder|Add0~117_sumout  ) + ( \br_adder|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\br_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\br_adder|Add0~109_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \br_adder|Add0~109 .extended_lut = "off";
defparam \br_adder|Add0~109 .lut_mask = 64'h0000F0F000000000;
defparam \br_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y3_N30
cyclonev_lcell_comb \pc_next~42 (
// Equation(s):
// \pc_next~42_combout  = ( \pc_adder|Add0~117_sumout  & ( \br_adder|Add0~109_sumout  ) ) # ( !\pc_adder|Add0~117_sumout  & ( \br_adder|Add0~109_sumout  & ( (\pc_next~1_combout  & (\pc_next~14_combout  & (\pc_next~3_combout  & \pc_next~6_combout ))) ) ) ) # 
// ( \pc_adder|Add0~117_sumout  & ( !\br_adder|Add0~109_sumout  & ( (!\pc_next~1_combout ) # ((!\pc_next~14_combout ) # ((!\pc_next~3_combout ) # (!\pc_next~6_combout ))) ) ) )

	.dataa(!\pc_next~1_combout ),
	.datab(!\pc_next~14_combout ),
	.datac(!\pc_next~3_combout ),
	.datad(!\pc_next~6_combout ),
	.datae(!\pc_adder|Add0~117_sumout ),
	.dataf(!\br_adder|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_next~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_next~42 .extended_lut = "off";
defparam \pc_next~42 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \pc_next~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \pcreg_inst|pc[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_next~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcreg_inst|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcreg_inst|pc[31] .is_wysiwyg = "true";
defparam \pcreg_inst|pc[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
