#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9a0d904660 .scope module, "full_adder_16bits_tb" "full_adder_16bits_tb" 2 4;
 .timescale 0 0;
v0x7f9a0d91cc80_0 .var "a", 15 0;
v0x7f9a0d91cd30_0 .var "b", 15 0;
v0x7f9a0d91cde0_0 .var/i "err", 31 0;
v0x7f9a0d91ce90_0 .var/i "i", 31 0;
v0x7f9a0d91cf40 .array "mat_a_input", 99 0, 15 0;
v0x7f9a0d91d020 .array "mat_b_input", 99 0, 15 0;
v0x7f9a0d91d0c0_0 .var "mat_sum", 16 0;
v0x7f9a0d91d170 .array "mat_sum_output", 99 0, 16 0;
v0x7f9a0d91d210_0 .net "sum", 16 0, L_0x7f9a0d924400;  1 drivers
S_0x7f9a0d9047c0 .scope module, "gate" "full_adder_16bits" 2 14, 3 4 0, S_0x7f9a0d904660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 17 "unnamed"
    .port_info 1 /INPUT 16 "unnamed"
    .port_info 2 /INPUT 16 "unnamed"
    .port_info 3 /INPUT 1 "c_in"
v0x7f9a0d91c8d0_0 .net "a", 15 0, v0x7f9a0d91cc80_0;  1 drivers
v0x7f9a0d91c970_0 .net "b", 15 0, v0x7f9a0d91cd30_0;  1 drivers
v0x7f9a0d91ca10_0 .net "c", 14 0, L_0x7f9a0d923700;  1 drivers
L_0x7f9a00068008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9a0d91cab0_0 .net "c_in", 0 0, L_0x7f9a00068008;  1 drivers
v0x7f9a0d91cb60_0 .net "sum", 16 0, L_0x7f9a0d924400;  alias, 1 drivers
L_0x7f9a0d91d800 .part v0x7f9a0d91cc80_0, 0, 1;
L_0x7f9a0d91d8e0 .part v0x7f9a0d91cd30_0, 0, 1;
L_0x7f9a0d91de20 .part v0x7f9a0d91cc80_0, 1, 1;
L_0x7f9a0d91dec0 .part v0x7f9a0d91cd30_0, 1, 1;
L_0x7f9a0d91df60 .part L_0x7f9a0d923700, 0, 1;
L_0x7f9a0d91e4f0 .part v0x7f9a0d91cc80_0, 2, 1;
L_0x7f9a0d91e610 .part v0x7f9a0d91cd30_0, 2, 1;
L_0x7f9a0d91e730 .part L_0x7f9a0d923700, 1, 1;
L_0x7f9a0d91ec30 .part v0x7f9a0d91cc80_0, 3, 1;
L_0x7f9a0d91ed20 .part v0x7f9a0d91cd30_0, 3, 1;
L_0x7f9a0d91edc0 .part L_0x7f9a0d923700, 2, 1;
L_0x7f9a0d91f2e0 .part v0x7f9a0d91cc80_0, 4, 1;
L_0x7f9a0d91f380 .part v0x7f9a0d91cd30_0, 4, 1;
L_0x7f9a0d91f490 .part L_0x7f9a0d923700, 3, 1;
L_0x7f9a0d91f9b0 .part v0x7f9a0d91cc80_0, 5, 1;
L_0x7f9a0d91fad0 .part v0x7f9a0d91cd30_0, 5, 1;
L_0x7f9a0d91fb70 .part L_0x7f9a0d923700, 4, 1;
L_0x7f9a0d920050 .part v0x7f9a0d91cc80_0, 6, 1;
L_0x7f9a0d9201f0 .part v0x7f9a0d91cd30_0, 6, 1;
L_0x7f9a0d920430 .part L_0x7f9a0d923700, 5, 1;
L_0x7f9a0d9207f0 .part v0x7f9a0d91cc80_0, 7, 1;
L_0x7f9a0d920390 .part v0x7f9a0d91cd30_0, 7, 1;
L_0x7f9a0d920940 .part L_0x7f9a0d923700, 6, 1;
L_0x7f9a0d920e90 .part v0x7f9a0d91cc80_0, 8, 1;
L_0x7f9a0d920f30 .part v0x7f9a0d91cd30_0, 8, 1;
L_0x7f9a0d9210a0 .part L_0x7f9a0d923700, 7, 1;
L_0x7f9a0d9215c0 .part v0x7f9a0d91cc80_0, 9, 1;
L_0x7f9a0d921740 .part v0x7f9a0d91cd30_0, 9, 1;
L_0x7f9a0d9217e0 .part L_0x7f9a0d923700, 8, 1;
L_0x7f9a0d921c70 .part v0x7f9a0d91cc80_0, 10, 1;
L_0x7f9a0d921d10 .part v0x7f9a0d91cd30_0, 10, 1;
L_0x7f9a0d921eb0 .part L_0x7f9a0d923700, 9, 1;
L_0x7f9a0d922300 .part v0x7f9a0d91cc80_0, 11, 1;
L_0x7f9a0d921db0 .part v0x7f9a0d91cd30_0, 11, 1;
L_0x7f9a0d9224b0 .part L_0x7f9a0d923700, 10, 1;
L_0x7f9a0d9229b0 .part v0x7f9a0d91cc80_0, 12, 1;
L_0x7f9a0d922a50 .part v0x7f9a0d91cd30_0, 12, 1;
L_0x7f9a0d922550 .part L_0x7f9a0d923700, 11, 1;
L_0x7f9a0d923050 .part v0x7f9a0d91cc80_0, 13, 1;
L_0x7f9a0d922af0 .part v0x7f9a0d91cd30_0, 13, 1;
L_0x7f9a0d923230 .part L_0x7f9a0d923700, 12, 1;
LS_0x7f9a0d923700_0_0 .concat8 [ 1 1 1 1], L_0x7f9a0d91d6a0, L_0x7f9a0d91dce0, L_0x7f9a0d91e3b0, L_0x7f9a0d91eaf0;
LS_0x7f9a0d923700_0_4 .concat8 [ 1 1 1 1], L_0x7f9a0d91f1a0, L_0x7f9a0d91f870, L_0x7f9a0d91ff10, L_0x7f9a0d9206b0;
LS_0x7f9a0d923700_0_8 .concat8 [ 1 1 1 1], L_0x7f9a0d920d50, L_0x7f9a0d921480, L_0x7f9a0d921b30, L_0x7f9a0d9221c0;
LS_0x7f9a0d923700_0_12 .concat8 [ 1 1 1 0], L_0x7f9a0d922870, L_0x7f9a0d922f10, L_0x7f9a0d9235c0;
L_0x7f9a0d923700 .concat8 [ 4 4 4 3], LS_0x7f9a0d923700_0_0, LS_0x7f9a0d923700_0_4, LS_0x7f9a0d923700_0_8, LS_0x7f9a0d923700_0_12;
L_0x7f9a0d923be0 .part v0x7f9a0d91cc80_0, 14, 1;
L_0x7f9a0d9200f0 .part v0x7f9a0d91cd30_0, 14, 1;
L_0x7f9a0d920290 .part L_0x7f9a0d923700, 13, 1;
LS_0x7f9a0d924400_0_0 .concat8 [ 1 1 1 1], L_0x7f9a0d91d520, L_0x7f9a0d91db40, L_0x7f9a0d91e210, L_0x7f9a0d91e930;
LS_0x7f9a0d924400_0_4 .concat8 [ 1 1 1 1], L_0x7f9a0d91f020, L_0x7f9a0d91f6d0, L_0x7f9a0d91fd90, L_0x7f9a0d920510;
LS_0x7f9a0d924400_0_8 .concat8 [ 1 1 1 1], L_0x7f9a0d920bb0, L_0x7f9a0d9212e0, L_0x7f9a0d9219b0, L_0x7f9a0d922040;
LS_0x7f9a0d924400_0_12 .concat8 [ 1 1 1 1], L_0x7f9a0d9226f0, L_0x7f9a0d922d70, L_0x7f9a0d923420, L_0x7f9a0d9233b0;
LS_0x7f9a0d924400_0_16 .concat8 [ 1 0 0 0], L_0x7f9a0d923f70;
LS_0x7f9a0d924400_1_0 .concat8 [ 4 4 4 4], LS_0x7f9a0d924400_0_0, LS_0x7f9a0d924400_0_4, LS_0x7f9a0d924400_0_8, LS_0x7f9a0d924400_0_12;
LS_0x7f9a0d924400_1_4 .concat8 [ 1 0 0 0], LS_0x7f9a0d924400_0_16;
L_0x7f9a0d924400 .concat8 [ 16 1 0 0], LS_0x7f9a0d924400_1_0, LS_0x7f9a0d924400_1_4;
L_0x7f9a0d9249b0 .part v0x7f9a0d91cc80_0, 15, 1;
L_0x7f9a0d9241e0 .part v0x7f9a0d91cd30_0, 15, 1;
L_0x7f9a0d924280 .part L_0x7f9a0d923700, 14, 1;
S_0x7f9a0d904980 .scope module, "fa0" "full_adder_1bit" 3 12, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91d340 .functor XOR 1, L_0x7f9a0d91d800, L_0x7f9a0d91d8e0, C4<0>, C4<0>;
L_0x7f9a0d91d3f0 .functor AND 1, L_0x7f9a0d91d800, L_0x7f9a0d91d8e0, C4<1>, C4<1>;
L_0x7f9a0d91d520 .functor XOR 1, L_0x7f9a0d91d340, L_0x7f9a00068008, C4<0>, C4<0>;
L_0x7f9a0d91d610 .functor AND 1, L_0x7f9a0d91d340, L_0x7f9a00068008, C4<1>, C4<1>;
L_0x7f9a0d91d6a0 .functor XOR 1, L_0x7f9a0d91d610, L_0x7f9a0d91d3f0, C4<0>, C4<0>;
v0x7f9a0d904b90_0 .net "a", 0 0, L_0x7f9a0d91d800;  1 drivers
v0x7f9a0d914c20_0 .net "b", 0 0, L_0x7f9a0d91d8e0;  1 drivers
v0x7f9a0d914cc0_0 .net "c1", 0 0, L_0x7f9a0d91d3f0;  1 drivers
v0x7f9a0d914d70_0 .net "c_in", 0 0, L_0x7f9a00068008;  alias, 1 drivers
v0x7f9a0d914e10_0 .net "c_out", 0 0, L_0x7f9a0d91d6a0;  1 drivers
v0x7f9a0d914ef0_0 .net "s1", 0 0, L_0x7f9a0d91d340;  1 drivers
v0x7f9a0d914f90_0 .net "s2", 0 0, L_0x7f9a0d91d610;  1 drivers
v0x7f9a0d915030_0 .net "sum", 0 0, L_0x7f9a0d91d520;  1 drivers
S_0x7f9a0d915150 .scope module, "fa1" "full_adder_1bit" 3 13, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91d9c0 .functor XOR 1, L_0x7f9a0d91de20, L_0x7f9a0d91dec0, C4<0>, C4<0>;
L_0x7f9a0d91da30 .functor AND 1, L_0x7f9a0d91de20, L_0x7f9a0d91dec0, C4<1>, C4<1>;
L_0x7f9a0d91db40 .functor XOR 1, L_0x7f9a0d91d9c0, L_0x7f9a0d91df60, C4<0>, C4<0>;
L_0x7f9a0d91dbf0 .functor AND 1, L_0x7f9a0d91d9c0, L_0x7f9a0d91df60, C4<1>, C4<1>;
L_0x7f9a0d91dce0 .functor XOR 1, L_0x7f9a0d91dbf0, L_0x7f9a0d91da30, C4<0>, C4<0>;
v0x7f9a0d915380_0 .net "a", 0 0, L_0x7f9a0d91de20;  1 drivers
v0x7f9a0d915410_0 .net "b", 0 0, L_0x7f9a0d91dec0;  1 drivers
v0x7f9a0d9154b0_0 .net "c1", 0 0, L_0x7f9a0d91da30;  1 drivers
v0x7f9a0d915560_0 .net "c_in", 0 0, L_0x7f9a0d91df60;  1 drivers
v0x7f9a0d915600_0 .net "c_out", 0 0, L_0x7f9a0d91dce0;  1 drivers
v0x7f9a0d9156e0_0 .net "s1", 0 0, L_0x7f9a0d91d9c0;  1 drivers
v0x7f9a0d915780_0 .net "s2", 0 0, L_0x7f9a0d91dbf0;  1 drivers
v0x7f9a0d915820_0 .net "sum", 0 0, L_0x7f9a0d91db40;  1 drivers
S_0x7f9a0d915940 .scope module, "fa10" "full_adder_1bit" 3 22, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d920fd0 .functor XOR 1, L_0x7f9a0d921c70, L_0x7f9a0d921d10, C4<0>, C4<0>;
L_0x7f9a0d921660 .functor AND 1, L_0x7f9a0d921c70, L_0x7f9a0d921d10, C4<1>, C4<1>;
L_0x7f9a0d9219b0 .functor XOR 1, L_0x7f9a0d920fd0, L_0x7f9a0d921eb0, C4<0>, C4<0>;
L_0x7f9a0d921a60 .functor AND 1, L_0x7f9a0d920fd0, L_0x7f9a0d921eb0, C4<1>, C4<1>;
L_0x7f9a0d921b30 .functor XOR 1, L_0x7f9a0d921a60, L_0x7f9a0d921660, C4<0>, C4<0>;
v0x7f9a0d915b70_0 .net "a", 0 0, L_0x7f9a0d921c70;  1 drivers
v0x7f9a0d915c10_0 .net "b", 0 0, L_0x7f9a0d921d10;  1 drivers
v0x7f9a0d915cb0_0 .net "c1", 0 0, L_0x7f9a0d921660;  1 drivers
v0x7f9a0d915d60_0 .net "c_in", 0 0, L_0x7f9a0d921eb0;  1 drivers
v0x7f9a0d915e00_0 .net "c_out", 0 0, L_0x7f9a0d921b30;  1 drivers
v0x7f9a0d915ee0_0 .net "s1", 0 0, L_0x7f9a0d920fd0;  1 drivers
v0x7f9a0d915f80_0 .net "s2", 0 0, L_0x7f9a0d921a60;  1 drivers
v0x7f9a0d916020_0 .net "sum", 0 0, L_0x7f9a0d9219b0;  1 drivers
S_0x7f9a0d916140 .scope module, "fa11" "full_adder_1bit" 3 23, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d921f50 .functor XOR 1, L_0x7f9a0d922300, L_0x7f9a0d921db0, C4<0>, C4<0>;
L_0x7f9a0d9218a0 .functor AND 1, L_0x7f9a0d922300, L_0x7f9a0d921db0, C4<1>, C4<1>;
L_0x7f9a0d922040 .functor XOR 1, L_0x7f9a0d921f50, L_0x7f9a0d9224b0, C4<0>, C4<0>;
L_0x7f9a0d9220f0 .functor AND 1, L_0x7f9a0d921f50, L_0x7f9a0d9224b0, C4<1>, C4<1>;
L_0x7f9a0d9221c0 .functor XOR 1, L_0x7f9a0d9220f0, L_0x7f9a0d9218a0, C4<0>, C4<0>;
v0x7f9a0d916370_0 .net "a", 0 0, L_0x7f9a0d922300;  1 drivers
v0x7f9a0d916400_0 .net "b", 0 0, L_0x7f9a0d921db0;  1 drivers
v0x7f9a0d9164a0_0 .net "c1", 0 0, L_0x7f9a0d9218a0;  1 drivers
v0x7f9a0d916550_0 .net "c_in", 0 0, L_0x7f9a0d9224b0;  1 drivers
v0x7f9a0d9165f0_0 .net "c_out", 0 0, L_0x7f9a0d9221c0;  1 drivers
v0x7f9a0d9166d0_0 .net "s1", 0 0, L_0x7f9a0d921f50;  1 drivers
v0x7f9a0d916770_0 .net "s2", 0 0, L_0x7f9a0d9220f0;  1 drivers
v0x7f9a0d916810_0 .net "sum", 0 0, L_0x7f9a0d922040;  1 drivers
S_0x7f9a0d916930 .scope module, "fa12" "full_adder_1bit" 3 24, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d9223a0 .functor XOR 1, L_0x7f9a0d9229b0, L_0x7f9a0d922a50, C4<0>, C4<0>;
L_0x7f9a0d922410 .functor AND 1, L_0x7f9a0d9229b0, L_0x7f9a0d922a50, C4<1>, C4<1>;
L_0x7f9a0d9226f0 .functor XOR 1, L_0x7f9a0d9223a0, L_0x7f9a0d922550, C4<0>, C4<0>;
L_0x7f9a0d9227a0 .functor AND 1, L_0x7f9a0d9223a0, L_0x7f9a0d922550, C4<1>, C4<1>;
L_0x7f9a0d922870 .functor XOR 1, L_0x7f9a0d9227a0, L_0x7f9a0d922410, C4<0>, C4<0>;
v0x7f9a0d916ba0_0 .net "a", 0 0, L_0x7f9a0d9229b0;  1 drivers
v0x7f9a0d916c30_0 .net "b", 0 0, L_0x7f9a0d922a50;  1 drivers
v0x7f9a0d916cd0_0 .net "c1", 0 0, L_0x7f9a0d922410;  1 drivers
v0x7f9a0d916d60_0 .net "c_in", 0 0, L_0x7f9a0d922550;  1 drivers
v0x7f9a0d916e00_0 .net "c_out", 0 0, L_0x7f9a0d922870;  1 drivers
v0x7f9a0d916ee0_0 .net "s1", 0 0, L_0x7f9a0d9223a0;  1 drivers
v0x7f9a0d916f80_0 .net "s2", 0 0, L_0x7f9a0d9227a0;  1 drivers
v0x7f9a0d917020_0 .net "sum", 0 0, L_0x7f9a0d9226f0;  1 drivers
S_0x7f9a0d917140 .scope module, "fa13" "full_adder_1bit" 3 25, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d9225f0 .functor XOR 1, L_0x7f9a0d923050, L_0x7f9a0d922af0, C4<0>, C4<0>;
L_0x7f9a0d922c40 .functor AND 1, L_0x7f9a0d923050, L_0x7f9a0d922af0, C4<1>, C4<1>;
L_0x7f9a0d922d70 .functor XOR 1, L_0x7f9a0d9225f0, L_0x7f9a0d923230, C4<0>, C4<0>;
L_0x7f9a0d922e20 .functor AND 1, L_0x7f9a0d9225f0, L_0x7f9a0d923230, C4<1>, C4<1>;
L_0x7f9a0d922f10 .functor XOR 1, L_0x7f9a0d922e20, L_0x7f9a0d922c40, C4<0>, C4<0>;
v0x7f9a0d917370_0 .net "a", 0 0, L_0x7f9a0d923050;  1 drivers
v0x7f9a0d917400_0 .net "b", 0 0, L_0x7f9a0d922af0;  1 drivers
v0x7f9a0d9174a0_0 .net "c1", 0 0, L_0x7f9a0d922c40;  1 drivers
v0x7f9a0d917550_0 .net "c_in", 0 0, L_0x7f9a0d923230;  1 drivers
v0x7f9a0d9175f0_0 .net "c_out", 0 0, L_0x7f9a0d922f10;  1 drivers
v0x7f9a0d9176d0_0 .net "s1", 0 0, L_0x7f9a0d9225f0;  1 drivers
v0x7f9a0d917770_0 .net "s2", 0 0, L_0x7f9a0d922e20;  1 drivers
v0x7f9a0d917810_0 .net "sum", 0 0, L_0x7f9a0d922d70;  1 drivers
S_0x7f9a0d917930 .scope module, "fa14" "full_adder_1bit" 3 26, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d922b90 .functor XOR 1, L_0x7f9a0d923be0, L_0x7f9a0d9200f0, C4<0>, C4<0>;
L_0x7f9a0d9230f0 .functor AND 1, L_0x7f9a0d923be0, L_0x7f9a0d9200f0, C4<1>, C4<1>;
L_0x7f9a0d923420 .functor XOR 1, L_0x7f9a0d922b90, L_0x7f9a0d920290, C4<0>, C4<0>;
L_0x7f9a0d9234d0 .functor AND 1, L_0x7f9a0d922b90, L_0x7f9a0d920290, C4<1>, C4<1>;
L_0x7f9a0d9235c0 .functor XOR 1, L_0x7f9a0d9234d0, L_0x7f9a0d9230f0, C4<0>, C4<0>;
v0x7f9a0d917b60_0 .net "a", 0 0, L_0x7f9a0d923be0;  1 drivers
v0x7f9a0d917bf0_0 .net "b", 0 0, L_0x7f9a0d9200f0;  1 drivers
v0x7f9a0d917c90_0 .net "c1", 0 0, L_0x7f9a0d9230f0;  1 drivers
v0x7f9a0d917d40_0 .net "c_in", 0 0, L_0x7f9a0d920290;  1 drivers
v0x7f9a0d917de0_0 .net "c_out", 0 0, L_0x7f9a0d9235c0;  1 drivers
v0x7f9a0d917ec0_0 .net "s1", 0 0, L_0x7f9a0d922b90;  1 drivers
v0x7f9a0d917f60_0 .net "s2", 0 0, L_0x7f9a0d9234d0;  1 drivers
v0x7f9a0d918000_0 .net "sum", 0 0, L_0x7f9a0d923420;  1 drivers
S_0x7f9a0d918120 .scope module, "fa15" "full_adder_1bit" 3 27, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d9232d0 .functor XOR 1, L_0x7f9a0d9249b0, L_0x7f9a0d9241e0, C4<0>, C4<0>;
L_0x7f9a0d923340 .functor AND 1, L_0x7f9a0d9249b0, L_0x7f9a0d9241e0, C4<1>, C4<1>;
L_0x7f9a0d9233b0 .functor XOR 1, L_0x7f9a0d9232d0, L_0x7f9a0d924280, C4<0>, C4<0>;
L_0x7f9a0d923ec0 .functor AND 1, L_0x7f9a0d9232d0, L_0x7f9a0d924280, C4<1>, C4<1>;
L_0x7f9a0d923f70 .functor XOR 1, L_0x7f9a0d923ec0, L_0x7f9a0d923340, C4<0>, C4<0>;
v0x7f9a0d918350_0 .net "a", 0 0, L_0x7f9a0d9249b0;  1 drivers
v0x7f9a0d9183e0_0 .net "b", 0 0, L_0x7f9a0d9241e0;  1 drivers
v0x7f9a0d918480_0 .net "c1", 0 0, L_0x7f9a0d923340;  1 drivers
v0x7f9a0d918530_0 .net "c_in", 0 0, L_0x7f9a0d924280;  1 drivers
v0x7f9a0d9185d0_0 .net "c_out", 0 0, L_0x7f9a0d923f70;  1 drivers
v0x7f9a0d9186b0_0 .net "s1", 0 0, L_0x7f9a0d9232d0;  1 drivers
v0x7f9a0d918750_0 .net "s2", 0 0, L_0x7f9a0d923ec0;  1 drivers
v0x7f9a0d9187f0_0 .net "sum", 0 0, L_0x7f9a0d9233b0;  1 drivers
S_0x7f9a0d918910 .scope module, "fa2" "full_adder_1bit" 3 14, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91e030 .functor XOR 1, L_0x7f9a0d91e4f0, L_0x7f9a0d91e610, C4<0>, C4<0>;
L_0x7f9a0d91e0e0 .functor AND 1, L_0x7f9a0d91e4f0, L_0x7f9a0d91e610, C4<1>, C4<1>;
L_0x7f9a0d91e210 .functor XOR 1, L_0x7f9a0d91e030, L_0x7f9a0d91e730, C4<0>, C4<0>;
L_0x7f9a0d91e2c0 .functor AND 1, L_0x7f9a0d91e030, L_0x7f9a0d91e730, C4<1>, C4<1>;
L_0x7f9a0d91e3b0 .functor XOR 1, L_0x7f9a0d91e2c0, L_0x7f9a0d91e0e0, C4<0>, C4<0>;
v0x7f9a0d918bc0_0 .net "a", 0 0, L_0x7f9a0d91e4f0;  1 drivers
v0x7f9a0d918c50_0 .net "b", 0 0, L_0x7f9a0d91e610;  1 drivers
v0x7f9a0d918cf0_0 .net "c1", 0 0, L_0x7f9a0d91e0e0;  1 drivers
v0x7f9a0d918d80_0 .net "c_in", 0 0, L_0x7f9a0d91e730;  1 drivers
v0x7f9a0d918e10_0 .net "c_out", 0 0, L_0x7f9a0d91e3b0;  1 drivers
v0x7f9a0d918ee0_0 .net "s1", 0 0, L_0x7f9a0d91e030;  1 drivers
v0x7f9a0d918f80_0 .net "s2", 0 0, L_0x7f9a0d91e2c0;  1 drivers
v0x7f9a0d919020_0 .net "sum", 0 0, L_0x7f9a0d91e210;  1 drivers
S_0x7f9a0d919140 .scope module, "fa3" "full_adder_1bit" 3 15, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91e7d0 .functor XOR 1, L_0x7f9a0d91ec30, L_0x7f9a0d91ed20, C4<0>, C4<0>;
L_0x7f9a0d91e840 .functor AND 1, L_0x7f9a0d91ec30, L_0x7f9a0d91ed20, C4<1>, C4<1>;
L_0x7f9a0d91e930 .functor XOR 1, L_0x7f9a0d91e7d0, L_0x7f9a0d91edc0, C4<0>, C4<0>;
L_0x7f9a0d91ea00 .functor AND 1, L_0x7f9a0d91e7d0, L_0x7f9a0d91edc0, C4<1>, C4<1>;
L_0x7f9a0d91eaf0 .functor XOR 1, L_0x7f9a0d91ea00, L_0x7f9a0d91e840, C4<0>, C4<0>;
v0x7f9a0d919370_0 .net "a", 0 0, L_0x7f9a0d91ec30;  1 drivers
v0x7f9a0d919400_0 .net "b", 0 0, L_0x7f9a0d91ed20;  1 drivers
v0x7f9a0d9194a0_0 .net "c1", 0 0, L_0x7f9a0d91e840;  1 drivers
v0x7f9a0d919550_0 .net "c_in", 0 0, L_0x7f9a0d91edc0;  1 drivers
v0x7f9a0d9195f0_0 .net "c_out", 0 0, L_0x7f9a0d91eaf0;  1 drivers
v0x7f9a0d9196d0_0 .net "s1", 0 0, L_0x7f9a0d91e7d0;  1 drivers
v0x7f9a0d919770_0 .net "s2", 0 0, L_0x7f9a0d91ea00;  1 drivers
v0x7f9a0d919810_0 .net "sum", 0 0, L_0x7f9a0d91e930;  1 drivers
S_0x7f9a0d919930 .scope module, "fa4" "full_adder_1bit" 3 16, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91eec0 .functor XOR 1, L_0x7f9a0d91f2e0, L_0x7f9a0d91f380, C4<0>, C4<0>;
L_0x7f9a0d91ef30 .functor AND 1, L_0x7f9a0d91f2e0, L_0x7f9a0d91f380, C4<1>, C4<1>;
L_0x7f9a0d91f020 .functor XOR 1, L_0x7f9a0d91eec0, L_0x7f9a0d91f490, C4<0>, C4<0>;
L_0x7f9a0d91f0d0 .functor AND 1, L_0x7f9a0d91eec0, L_0x7f9a0d91f490, C4<1>, C4<1>;
L_0x7f9a0d91f1a0 .functor XOR 1, L_0x7f9a0d91f0d0, L_0x7f9a0d91ef30, C4<0>, C4<0>;
v0x7f9a0d919b60_0 .net "a", 0 0, L_0x7f9a0d91f2e0;  1 drivers
v0x7f9a0d919bf0_0 .net "b", 0 0, L_0x7f9a0d91f380;  1 drivers
v0x7f9a0d919c90_0 .net "c1", 0 0, L_0x7f9a0d91ef30;  1 drivers
v0x7f9a0d919d40_0 .net "c_in", 0 0, L_0x7f9a0d91f490;  1 drivers
v0x7f9a0d919de0_0 .net "c_out", 0 0, L_0x7f9a0d91f1a0;  1 drivers
v0x7f9a0d919ec0_0 .net "s1", 0 0, L_0x7f9a0d91eec0;  1 drivers
v0x7f9a0d919f60_0 .net "s2", 0 0, L_0x7f9a0d91f0d0;  1 drivers
v0x7f9a0d91a000_0 .net "sum", 0 0, L_0x7f9a0d91f020;  1 drivers
S_0x7f9a0d91a120 .scope module, "fa5" "full_adder_1bit" 3 17, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91f5b0 .functor XOR 1, L_0x7f9a0d91f9b0, L_0x7f9a0d91fad0, C4<0>, C4<0>;
L_0x7f9a0d91f620 .functor AND 1, L_0x7f9a0d91f9b0, L_0x7f9a0d91fad0, C4<1>, C4<1>;
L_0x7f9a0d91f6d0 .functor XOR 1, L_0x7f9a0d91f5b0, L_0x7f9a0d91fb70, C4<0>, C4<0>;
L_0x7f9a0d91f780 .functor AND 1, L_0x7f9a0d91f5b0, L_0x7f9a0d91fb70, C4<1>, C4<1>;
L_0x7f9a0d91f870 .functor XOR 1, L_0x7f9a0d91f780, L_0x7f9a0d91f620, C4<0>, C4<0>;
v0x7f9a0d91a350_0 .net "a", 0 0, L_0x7f9a0d91f9b0;  1 drivers
v0x7f9a0d91a3e0_0 .net "b", 0 0, L_0x7f9a0d91fad0;  1 drivers
v0x7f9a0d91a480_0 .net "c1", 0 0, L_0x7f9a0d91f620;  1 drivers
v0x7f9a0d91a530_0 .net "c_in", 0 0, L_0x7f9a0d91fb70;  1 drivers
v0x7f9a0d91a5d0_0 .net "c_out", 0 0, L_0x7f9a0d91f870;  1 drivers
v0x7f9a0d91a6b0_0 .net "s1", 0 0, L_0x7f9a0d91f5b0;  1 drivers
v0x7f9a0d91a750_0 .net "s2", 0 0, L_0x7f9a0d91f780;  1 drivers
v0x7f9a0d91a7f0_0 .net "sum", 0 0, L_0x7f9a0d91f6d0;  1 drivers
S_0x7f9a0d91a910 .scope module, "fa6" "full_adder_1bit" 3 18, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91f420 .functor XOR 1, L_0x7f9a0d920050, L_0x7f9a0d9201f0, C4<0>, C4<0>;
L_0x7f9a0d91fca0 .functor AND 1, L_0x7f9a0d920050, L_0x7f9a0d9201f0, C4<1>, C4<1>;
L_0x7f9a0d91fd90 .functor XOR 1, L_0x7f9a0d91f420, L_0x7f9a0d920430, C4<0>, C4<0>;
L_0x7f9a0d91fe40 .functor AND 1, L_0x7f9a0d91f420, L_0x7f9a0d920430, C4<1>, C4<1>;
L_0x7f9a0d91ff10 .functor XOR 1, L_0x7f9a0d91fe40, L_0x7f9a0d91fca0, C4<0>, C4<0>;
v0x7f9a0d91ab40_0 .net "a", 0 0, L_0x7f9a0d920050;  1 drivers
v0x7f9a0d91abd0_0 .net "b", 0 0, L_0x7f9a0d9201f0;  1 drivers
v0x7f9a0d91ac70_0 .net "c1", 0 0, L_0x7f9a0d91fca0;  1 drivers
v0x7f9a0d91ad20_0 .net "c_in", 0 0, L_0x7f9a0d920430;  1 drivers
v0x7f9a0d91adc0_0 .net "c_out", 0 0, L_0x7f9a0d91ff10;  1 drivers
v0x7f9a0d91aea0_0 .net "s1", 0 0, L_0x7f9a0d91f420;  1 drivers
v0x7f9a0d91af40_0 .net "s2", 0 0, L_0x7f9a0d91fe40;  1 drivers
v0x7f9a0d91afe0_0 .net "sum", 0 0, L_0x7f9a0d91fd90;  1 drivers
S_0x7f9a0d91b100 .scope module, "fa7" "full_adder_1bit" 3 19, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d91e6b0 .functor XOR 1, L_0x7f9a0d9207f0, L_0x7f9a0d920390, C4<0>, C4<0>;
L_0x7f9a0d91fc10 .functor AND 1, L_0x7f9a0d9207f0, L_0x7f9a0d920390, C4<1>, C4<1>;
L_0x7f9a0d920510 .functor XOR 1, L_0x7f9a0d91e6b0, L_0x7f9a0d920940, C4<0>, C4<0>;
L_0x7f9a0d9205c0 .functor AND 1, L_0x7f9a0d91e6b0, L_0x7f9a0d920940, C4<1>, C4<1>;
L_0x7f9a0d9206b0 .functor XOR 1, L_0x7f9a0d9205c0, L_0x7f9a0d91fc10, C4<0>, C4<0>;
v0x7f9a0d91b330_0 .net "a", 0 0, L_0x7f9a0d9207f0;  1 drivers
v0x7f9a0d91b3c0_0 .net "b", 0 0, L_0x7f9a0d920390;  1 drivers
v0x7f9a0d91b460_0 .net "c1", 0 0, L_0x7f9a0d91fc10;  1 drivers
v0x7f9a0d91b510_0 .net "c_in", 0 0, L_0x7f9a0d920940;  1 drivers
v0x7f9a0d91b5b0_0 .net "c_out", 0 0, L_0x7f9a0d9206b0;  1 drivers
v0x7f9a0d91b690_0 .net "s1", 0 0, L_0x7f9a0d91e6b0;  1 drivers
v0x7f9a0d91b730_0 .net "s2", 0 0, L_0x7f9a0d9205c0;  1 drivers
v0x7f9a0d91b7d0_0 .net "sum", 0 0, L_0x7f9a0d920510;  1 drivers
S_0x7f9a0d91b8f0 .scope module, "fa8" "full_adder_1bit" 3 20, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d920aa0 .functor XOR 1, L_0x7f9a0d920e90, L_0x7f9a0d920f30, C4<0>, C4<0>;
L_0x7f9a0d9208b0 .functor AND 1, L_0x7f9a0d920e90, L_0x7f9a0d920f30, C4<1>, C4<1>;
L_0x7f9a0d920bb0 .functor XOR 1, L_0x7f9a0d920aa0, L_0x7f9a0d9210a0, C4<0>, C4<0>;
L_0x7f9a0d920c60 .functor AND 1, L_0x7f9a0d920aa0, L_0x7f9a0d9210a0, C4<1>, C4<1>;
L_0x7f9a0d920d50 .functor XOR 1, L_0x7f9a0d920c60, L_0x7f9a0d9208b0, C4<0>, C4<0>;
v0x7f9a0d91bb20_0 .net "a", 0 0, L_0x7f9a0d920e90;  1 drivers
v0x7f9a0d91bbb0_0 .net "b", 0 0, L_0x7f9a0d920f30;  1 drivers
v0x7f9a0d91bc50_0 .net "c1", 0 0, L_0x7f9a0d9208b0;  1 drivers
v0x7f9a0d91bd00_0 .net "c_in", 0 0, L_0x7f9a0d9210a0;  1 drivers
v0x7f9a0d91bda0_0 .net "c_out", 0 0, L_0x7f9a0d920d50;  1 drivers
v0x7f9a0d91be80_0 .net "s1", 0 0, L_0x7f9a0d920aa0;  1 drivers
v0x7f9a0d91bf20_0 .net "s2", 0 0, L_0x7f9a0d920c60;  1 drivers
v0x7f9a0d91bfc0_0 .net "sum", 0 0, L_0x7f9a0d920bb0;  1 drivers
S_0x7f9a0d91c0e0 .scope module, "fa9" "full_adder_1bit" 3 21, 4 4 0, S_0x7f9a0d9047c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7f9a0d9209e0 .functor XOR 1, L_0x7f9a0d9215c0, L_0x7f9a0d921740, C4<0>, C4<0>;
L_0x7f9a0d91f530 .functor AND 1, L_0x7f9a0d9215c0, L_0x7f9a0d921740, C4<1>, C4<1>;
L_0x7f9a0d9212e0 .functor XOR 1, L_0x7f9a0d9209e0, L_0x7f9a0d9217e0, C4<0>, C4<0>;
L_0x7f9a0d921390 .functor AND 1, L_0x7f9a0d9209e0, L_0x7f9a0d9217e0, C4<1>, C4<1>;
L_0x7f9a0d921480 .functor XOR 1, L_0x7f9a0d921390, L_0x7f9a0d91f530, C4<0>, C4<0>;
v0x7f9a0d91c310_0 .net "a", 0 0, L_0x7f9a0d9215c0;  1 drivers
v0x7f9a0d91c3a0_0 .net "b", 0 0, L_0x7f9a0d921740;  1 drivers
v0x7f9a0d91c440_0 .net "c1", 0 0, L_0x7f9a0d91f530;  1 drivers
v0x7f9a0d91c4f0_0 .net "c_in", 0 0, L_0x7f9a0d9217e0;  1 drivers
v0x7f9a0d91c590_0 .net "c_out", 0 0, L_0x7f9a0d921480;  1 drivers
v0x7f9a0d91c670_0 .net "s1", 0 0, L_0x7f9a0d9209e0;  1 drivers
v0x7f9a0d91c710_0 .net "s2", 0 0, L_0x7f9a0d921390;  1 drivers
v0x7f9a0d91c7b0_0 .net "sum", 0 0, L_0x7f9a0d9212e0;  1 drivers
    .scope S_0x7f9a0d904660;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "full_adder_16bits_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9a0d904660 {0 0 0};
    %vpi_call 2 22 "$readmemh", "Practice_02_ref/a_input.txt", v0x7f9a0d91cf40 {0 0 0};
    %vpi_call 2 23 "$readmemh", "Practice_02_ref/b_input.txt", v0x7f9a0d91d020 {0 0 0};
    %vpi_call 2 24 "$readmemh", "Practice_02_ref/sum_output.txt", v0x7f9a0d91d170 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9a0d91ce90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9a0d91cde0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9a0d91ce90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f9a0d91ce90_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x7f9a0d91ce90_0;
    %load/vec4a v0x7f9a0d91cf40, 4;
    %store/vec4 v0x7f9a0d91cc80_0, 0, 16;
    %ix/getv/s 4, v0x7f9a0d91ce90_0;
    %load/vec4a v0x7f9a0d91d020, 4;
    %store/vec4 v0x7f9a0d91cd30_0, 0, 16;
    %ix/getv/s 4, v0x7f9a0d91ce90_0;
    %load/vec4a v0x7f9a0d91d170, 4;
    %store/vec4 v0x7f9a0d91d0c0_0, 0, 17;
    %delay 1, 0;
    %load/vec4 v0x7f9a0d91d210_0;
    %load/vec4 v0x7f9a0d91d0c0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f9a0d91cde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9a0d91cde0_0, 0, 32;
T_0.2 ;
    %delay 10, 0;
    %load/vec4 v0x7f9a0d91ce90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9a0d91ce90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_16bits_tb.v";
    "./full_adder_16bits.v";
    "./full_adder_1bit.v";
