

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1'
================================================================
* Date:           Wed Jul 10 00:10:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   184324|   184324|  1.843 ms|  1.843 ms|  184324|  184324|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |   184322|   184322|         4|          1|          1|  184320|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    253|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     297|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     297|    430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+----------------+
    |              Instance             |             Module             |   Expression   |
    +-----------------------------------+--------------------------------+----------------+
    |am_addmul_12ns_11ns_8ns_19_4_1_U1  |am_addmul_12ns_11ns_8ns_19_4_1  |  (i0 + i1) * i2|
    +-----------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_181_p2             |         +|   0|  0|  25|          18|           1|
    |add_ln100_fu_199_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln101_1_fu_309_p2             |         +|   0|  0|  25|          18|           1|
    |add_ln101_fu_259_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln102_fu_303_p2               |         +|   0|  0|  15|           8|           2|
    |add_ln106_1_fu_351_p2             |         +|   0|  0|  26|          19|          19|
    |add_ln106_2_fu_370_p2             |         +|   0|  0|  26|          19|          19|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_175_p2              |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln101_fu_205_p2              |      icmp|   0|  0|  13|          18|          17|
    |icmp_ln102_fu_247_p2              |      icmp|   0|  0|  11|           8|           8|
    |or_ln100_fu_253_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_361_p2                |        or|   0|  0|   8|           8|           1|
    |select_ln100_1_fu_219_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln100_2_fu_227_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln100_fu_211_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln101_1_fu_273_p3          |    select|   0|  0|  10|           1|          11|
    |select_ln101_2_fu_315_p3          |    select|   0|  0|  18|           1|           1|
    |select_ln101_fu_265_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 253|         157|         117|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_96                  |   9|          2|    2|          4|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |indvar_flatten13_fu_100  |   9|          2|   18|         36|
    |indvar_flatten_fu_92     |   9|          2|   18|         36|
    |j_fu_88                  |   9|          2|   11|         22|
    |k_fu_84                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   61|        122|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_96                           |   2|   0|    2|          0|
    |indvar_flatten13_fu_100           |  18|   0|   18|          0|
    |indvar_flatten_fu_92              |  18|   0|   18|          0|
    |j_fu_88                           |  11|   0|   11|          0|
    |k_fu_84                           |   8|   0|    8|          0|
    |select_ln101_reg_429              |   8|   0|    8|          0|
    |tmp_s_reg_440                     |  16|   0|   16|          0|
    |trunc_ln714_reg_435               |  16|   0|   16|          0|
    |select_ln101_reg_429              |  64|  32|    8|          0|
    |tmp_s_reg_440                     |  64|  32|   16|          0|
    |trunc_ln714_reg_435               |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 297|  96|  145|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_1|  return value|
|in_stream_TVALID  |   in|    1|        axis|                                                                in_stream_V_data_V|       pointer|
|in_stream_TDATA   |   in|   32|        axis|                                                                in_stream_V_data_V|       pointer|
|image_r_address0  |  out|   19|   ap_memory|                                                                           image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                                                                           image_r|         array|
|image_r_we0       |  out|    1|   ap_memory|                                                                           image_r|         array|
|image_r_d0        |  out|   16|   ap_memory|                                                                           image_r|         array|
|image_r_address1  |  out|   19|   ap_memory|                                                                           image_r|         array|
|image_r_ce1       |  out|    1|   ap_memory|                                                                           image_r|         array|
|image_r_we1       |  out|    1|   ap_memory|                                                                           image_r|         array|
|image_r_d1        |  out|   16|   ap_memory|                                                                           image_r|         array|
|in_stream_TREADY  |  out|    1|        axis|                                                                in_stream_V_dest_V|       pointer|
|in_stream_TDEST   |   in|    5|        axis|                                                                in_stream_V_dest_V|       pointer|
|in_stream_TKEEP   |   in|    4|        axis|                                                                in_stream_V_keep_V|       pointer|
|in_stream_TSTRB   |   in|    4|        axis|                                                                in_stream_V_strb_V|       pointer|
|in_stream_TUSER   |   in|    4|        axis|                                                                in_stream_V_user_V|       pointer|
|in_stream_TLAST   |   in|    1|        axis|                                                                in_stream_V_last_V|       pointer|
|in_stream_TID     |   in|    5|        axis|                                                                  in_stream_V_id_V|       pointer|
+------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

