Name,Type,Page,Page Number,Schematic,PartPin,LocationX,LocationY,Zone,IREF
"DDR1_A12","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P6","1420","230","1D","[5]"
"DDR1_A12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N7,U3003.N7","1350","350","2D","[4,5]"
"DDR1_A12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N7,U3003.N7","1830","350","1D","[4,5]"
"DDR0_D27","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E6","200","380","5C","[5]"
"DDR0_D27","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.C8","640","330","4D","[4]"
"DDR0_D9","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A5","200","200","5D","[5]"
"DDR0_D9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.G2","640","290","4D","[4]"
"DDR0_A6","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C12","590","170","4D","[5]"
"DDR0_A6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R8,U3001.R8","400","290","4D","[4,5]"
"DDR0_A6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R8,U3001.R8","870","290","3D","[4,5]"
"DDR0_DM1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F9","200","540","5C","[5]"
"DDR0_DM1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.E7","870","460","3C","[4]"
"DDR1_D22","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U3","1030","330","2C","[5]"
"DDR1_D22","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.A2","1120","360","3C","[4]"
"DDR1_A2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.K1","1420","130","1D","[5]"
"DDR1_A2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P3,U3003.P3","1830","250","1D","[4,5]"
"DDR1_A2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P3,U3003.P3","1350","250","2D","[4,5]"
"I2C5_SCL_HDMI","OffPage","10.HDMI","10","SCHEMATIC1","Q6.2,R95.2","620","310","4D","[9,12]"
"I2C5_SCL_HDMI","OffPage","12.Sensor","12","SCHEMATIC1","T16.1","790","220","1C","[9,10]"
"I2C5_SCL_HDMI","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.J24","400","1350","5A","[10,12]"
"DDR1_D29","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.F5","1030","400","2C","[5]"
"DDR1_D29","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.A3","1600","380","1C","[4]"
"DDR0_D25","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A1","200","360","5C","[5]"
"DDR0_D25","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.A7","640","350","4D","[4]"
"DDR0_D7","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D20","200","180","5D","[5]"
"DDR0_D7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.F2","170","250","5D","[4]"
"HDMI_TXCP","OffPage","10.HDMI","10","SCHEMATIC1","J6.10,U1000O.AG19,U17.4,U17.7","1330","350","1D","[10]"
"HDMI_TXCP","OffPage","10.HDMI","10","SCHEMATIC1","J6.10,U1000O.AG19,U17.4,U17.7","1370","160","1E","[10]"
"DDR1_D19","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.R5","1030","300","2C","[5]"
"DDR1_D19","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.A7","1120","350","3D","[4]"
"DDR1_A8","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.N1","1420","190","1D","[5]"
"DDR1_A8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T8,U3003.T8","1830","310","1D","[4,5]"
"DDR1_A8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T8,U3003.T8","1350","310","2D","[4,5]"
"HDMI_TX1P","OffPage","10.HDMI","10","SCHEMATIC1","J6.4,U1000O.AG21,U16.4,U16.7","1370","120","1E","[10]"
"HDMI_TX1P","OffPage","10.HDMI","10","SCHEMATIC1","J6.4,U1000O.AG21,U16.4,U16.7","1330","390","1D","[10]"
"DDR0_D2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F17","200","130","5D","[5]"
"DDR0_D2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.F7","170","240","5D","[4]"
"I2C4_SCL_TP","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R7501.2,T25.1,U5302.3","1780","590","2C","[9,17]"
"I2C4_SCL_TP","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R7501.2,T25.1,U5302.3","1070","240","3D","[9,17]"
"I2C4_SCL_TP","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.J23","400","1330","5A","[17]"
"HDMI_TX2N","OffPage","10.HDMI","10","SCHEMATIC1","J6.3,U1000O.AH22,U16.2,U16.9","1330","420","1D","[10]"
"HDMI_TX2N","OffPage","10.HDMI","10","SCHEMATIC1","J6.3,U1000O.AH22,U16.2,U16.9","1370","150","1E","[10]"
"DDR1_D23","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.V2","1030","340","2C","[5]"
"DDR1_D23","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.A3","1120","380","3C","[4]"
"HDMI_TXCN","OffPage","10.HDMI","10","SCHEMATIC1","J6.12,U1000O.AH19,U17.5,U17.6","1330","360","1D","[10]"
"HDMI_TXCN","OffPage","10.HDMI","10","SCHEMATIC1","J6.12,U1000O.AH19,U17.5,U17.6","1370","170","1E","[10]"
"POWER_LED","OffPage","12.Sensor","12","SCHEMATIC1","LED2.2","434","299","3C","[9]"
"POWER_LED","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.G21","330","800","5C","[12]"
"HDMI_TX1N","OffPage","10.HDMI","10","SCHEMATIC1","J6.6,U1000O.AH21,U16.5,U16.6","1330","400","1D","[10]"
"HDMI_TX1N","OffPage","10.HDMI","10","SCHEMATIC1","J6.6,U1000O.AH21,U16.5,U16.6","1370","130","1E","[10]"
"DDR0_DQS0M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B20","200","450","5C","[5]"
"DDR0_DQS0M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.G3","400","500","4C","[4]"
"DDR0_D30","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C4","200","410","5C","[5]"
"DDR0_D30","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.D7","640","310","4D","[4]"
"I2C1_SDA","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T21.1","1030","60","3D","[9]"
"I2C1_SDA","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.A28","330","820","5C","[17]"
"DDR1_D26","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.E4","1030","370","2C","[5]"
"DDR1_D26","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.C2","1600","340","1D","[4]"
"I2C1_SCL","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T22.1","1030","70","3D","[9]"
"I2C1_SCL","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.E25","330","830","5C","[17]"
"HDMI_HPD","OffPage","10.HDMI","10","SCHEMATIC1","R92.2,U1000O.AB18","1330","330","1D","[10]"
"HDMI_HPD","OffPage","10.HDMI","10","SCHEMATIC1","R92.2,U1000O.AB18","1370","190","1E","[10]"
"DDR0_A12","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F14","590","230","4D","[5]"
"DDR0_A12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N7,U3001.N7","870","350","3D","[4,5]"
"DDR0_A12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N7,U3001.N7","400","350","4D","[4,5]"
"HDMI_TX0P","OffPage","10.HDMI","10","SCHEMATIC1","J6.7,U1000O.AG20,U17.1,U17.10","1370","100","1E","[10]"
"HDMI_TX0P","OffPage","10.HDMI","10","SCHEMATIC1","J6.7,U1000O.AG20,U17.1,U17.10","1330","370","1D","[10]"
"DDR0_D28","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C5","200","390","5C","[5]"
"DDR0_D28","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.A2","640","360","4C","[4]"
"DDR1_D3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U6","1030","140","2D","[5]"
"DDR1_D3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.G2","1120","290","3D","[4]"
"DDR1_CS0N","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H2","1420","380","1C","[5]"
"DDR1_CS0N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L2,U3003.L2","1120","410","3C","[4,5]"
"DDR1_CS0N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L2,U3003.L2","1600","410","1C","[4,5]"
"HDMI_TX2P","OffPage","10.HDMI","10","SCHEMATIC1","J6.1,U1000O.AG22,U16.1,U16.10","1370","140","1E","[10]"
"HDMI_TX2P","OffPage","10.HDMI","10","SCHEMATIC1","J6.1,U1000O.AG22,U16.1,U16.10","1330","410","1D","[10]"
"DDR0_A7","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A12","590","180","4D","[5]"
"DDR0_A7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R2,U3001.R2","400","300","4D","[4,5]"
"DDR0_A7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R2,U3001.R2","870","300","3D","[4,5]"
"SPI2_CLK","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.10","1800","180","2D","[9]"
"SPI2_CLK","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.D26","330","840","5C","[17]"
"HDMI_TX0N","OffPage","10.HDMI","10","SCHEMATIC1","J6.9,U1000O.AH20,U17.2,U17.9","1370","110","1E","[10]"
"HDMI_TX0N","OffPage","10.HDMI","10","SCHEMATIC1","J6.9,U1000O.AH20,U17.2,U17.9","1330","380","1D","[10]"
"DDR0_A15","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C15","590","260","4D","[5]"
"DDR0_A15","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.M7,U3001.M7","640","780","4B","[4]"
"DDR1_DQS1M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.G1","1030","470","2C","[5]"
"DDR1_DQS1M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.G3","1830","500","1C","[4]"
"DDR1_A6","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.M1","1420","170","1D","[5]"
"DDR1_A6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R8,U3003.R8","1830","290","1D","[4,5]"
"DDR1_A6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R8,U3003.R8","1350","290","2D","[4,5]"
"DDR0_CS0N","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B8","590","380","4C","[5]"
"DDR0_CS0N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L2,U3001.L2","170","410","5C","[4,5]"
"DDR0_CS0N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L2,U3001.L2","640","410","4C","[4,5]"
"DDR1_D0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.W2","1030","110","2D","[5]"
"DDR1_D0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.E3","1120","230","3D","[4]"
"GPIO7_A3_D","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T24.1","1070","210","3D","[9]"
"GPIO7_A3_D","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.F25","400","1160","5B","[17]"
"UART0_RX","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AH11","490","180","3C","[16]"
"UART0_RX","OffPage","16.WIFI","16","SCHEMATIC1","U21.42","1290","200","1D","[15]"
"DDR0_DQS2M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A17","200","490","5C","[5]"
"DDR0_DQS2M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.B7","400","530","4C","[4]"
"UART0_TX","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AG10","490","190","3C","[16]"
"UART0_TX","OffPage","16.WIFI","16","SCHEMATIC1","U21.43","1290","190","1D","[15]"
"DDR1_D28","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.E3","1030","390","2C","[5]"
"DDR1_D28","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.A2","1600","360","1C","[4]"
"UART0_RTS","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AB11","490","210","3C","[16]"
"UART0_RTS","OffPage","16.WIFI","16","SCHEMATIC1","U21.44","1290","180","1D","[15]"
"DDR0_D12","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E8","200","230","5D","[5]"
"DDR0_D12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.F2","640","250","4D","[4]"
"DDR1_BA2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.L5","1420","330","1C","[5]"
"DDR1_BA2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.M3,U3003.M3","1830","410","1C","[4,5]"
"DDR1_BA2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.M3,U3003.M3","1350","410","2C","[4,5]"
"DDR0_D18","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F15","200","290","5C","[5]"
"DDR0_D18","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.D7","170","310","5D","[4]"
"VDD_CPU_FB","OffPage","01.System Power","1","SCHEMATIC1","R14.2,U4.A4","370","1070","5B","[9]"
"VDD_CPU_FB","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000R.T14","950","590","3D","[1]"
"DDR0_A14","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B14","590","250","4D","[5]"
"DDR0_A14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T7,U3001.T7","870","370","3C","[4,5]"
"DDR0_A14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T7,U3001.T7","400","370","4C","[4,5]"
"PMIC_SLEEP","OffPage","01.System Power","1","SCHEMATIC1","U4.A1,U5.A1","360","1030","5B","[9]"
"PMIC_SLEEP","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.J28","660","50","4E","[1]"
"BT_RST","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AF8","490","320","3C","[16]"
"BT_RST","OffPage","16.WIFI","16","SCHEMATIC1","U21.34","1290","170","1D","[15]"
"DDR0_A4","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F12","590","150","4D","[5]"
"DDR0_A4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P8,U3001.P8","400","270","4D","[4,5]"
"DDR0_A4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P8,U3001.P8","870","270","3D","[4,5]"
"VDD_GPU_FB","OffPage","01.System Power","1","SCHEMATIC1","R18.2,U5.A4","370","1050","5B","[9]"
"VDD_GPU_FB","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000R.M15","1340","590","3D","[1]"
"DDR0_DQS3P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B4","200","500","5C","[5]"
"DDR0_DQS3P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.C7","870","520","3C","[4]"
"OTG_VBUS_DRV","OffPage","03.USB Port","3","SCHEMATIC1","R212.1,U5304.4","583","603","3B","[9]"
"OTG_VBUS_DRV","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.M28","660","180","4E","[3]"
"PMIC_INT","OffPage","01.System Power","1","SCHEMATIC1","U3.34","360","1010","5B","[9]"
"PMIC_INT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.K28","660","100","4E","[1]"
"BT_HOST_WAKE","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AD9","490","340","3C","[16]"
"BT_HOST_WAKE","OffPage","16.WIFI","16","SCHEMATIC1","U21.7","1290","220","1D","[15]"
"DDR1_D10","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.C1","1030","210","2D","[5]"
"DDR1_D10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.H3","1600","270","1D","[4]"
"SPI2_CSN0","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.9","1800","170","2D","[9]"
"SPI2_CSN0","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.D27","330","850","5C","[17]"
"UART0_CTS","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AB12","490","200","3C","[16]"
"UART0_CTS","OffPage","16.WIFI","16","SCHEMATIC1","U21.41","1290","210","1D","[15]"
"DDR0_D1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C18","200","120","5D","[5]"
"DDR0_D1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.H7","170","300","5D","[4]"
"DDR1_A7","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.M3","1420","180","1D","[5]"
"DDR1_A7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R2,U3003.R2","1350","300","2D","[4,5]"
"DDR1_A7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R2,U3003.R2","1830","300","1D","[4,5]"
"DDR1_DQS0M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.AA1","1030","450","2C","[5]"
"DDR1_DQS0M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.G3","1350","500","2C","[4]"
"DDR1_D24","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.B1","1030","350","2C","[5]"
"DDR1_D24","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.C3","1600","320","1D","[4]"
"BT_WAKE","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AF9","490","290","3C","[16]"
"BT_WAKE","OffPage","16.WIFI","16","SCHEMATIC1","U21.6","1290","230","1C","[15]"
"DDR0_DM2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A15","200","550","5C","[5]"
"DDR0_DM2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.D3","400","470","4C","[4]"
"WIFI_HOST_WAKE","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AE8","490","330","3C","[16]"
"WIFI_HOST_WAKE","OffPage","16.WIFI","16","SCHEMATIC1","U21.13","1290","150","1D","[15]"
"DDR0_D6","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C20","200","170","5D","[5]"
"DDR0_D6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.G2","170","290","5D","[4]"
"WIFI_REG_ON","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AC11","490","310","3C","[16]"
"WIFI_REG_ON","OffPage","16.WIFI","16","SCHEMATIC1","U21.12","1290","140","1D","[15]"
"DDR0_BA2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E11","590","330","4C","[5]"
"DDR0_BA2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.M3,U3001.M3","870","410","3C","[4,5]"
"DDR0_BA2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.M3,U3001.M3","400","410","4C","[4,5]"
"DDR1_D17","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.R6","1030","280","2C","[5]"
"DDR1_D17","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.C3","1120","320","3D","[4]"
"SDIO_D0","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AH9","490","230","3C","[16]"
"SDIO_D0","OffPage","16.WIFI","16","SCHEMATIC1","R133.2","1290","70","1D","[15]"
"DDR0_RST","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E9","590","480","4C","[5]"
"DDR0_RST","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T2,U3001.T2","130","710","5C","[4,5]"
"DDR0_RST","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T2,U3001.T2","640","710","4C","[4,5]"
"SDIO_D1","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AH10","490","240","3C","[16]"
"SDIO_D1","OffPage","16.WIFI","16","SCHEMATIC1","R134.2","1290","80","1D","[15]"
"SDIO_D2","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AG9","490","250","3C","[16]"
"SDIO_D2","OffPage","16.WIFI","16","SCHEMATIC1","R135.2","1290","90","1D","[15]"
"DDR0_DQS0P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A20","200","440","5C","[5]"
"DDR0_DQS0P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.F3","400","490","4C","[4]"
"SDIO_D3","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AH7","490","260","3C","[16]"
"SDIO_D3","OffPage","16.WIFI","16","SCHEMATIC1","R136.2","1290","100","1D","[15]"
"DDR1_A0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.L3","1420","110","1D","[5]"
"DDR1_A0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N3,U3003.N3","1350","230","2D","[4,5]"
"DDR1_A0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N3,U3003.N3","1830","230","1D","[4,5]"
"SDIO_CMD","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AH8","490","270","3C","[16]"
"SDIO_CMD","OffPage","16.WIFI","16","SCHEMATIC1","R137.2","1290","110","1D","[15]"
"DDR1_CKE0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.F1","1420","410","1C","[5]"
"DDR1_CKE0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K9,U3003.K9","1120","400","3C","[4,5]"
"DDR1_CKE0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K9,U3003.K9","1600","400","1C","[4,5]"
"PMIC_VSEL","OffPage","01.System Power","1","SCHEMATIC1","R21.2,U3.44,U3.45,U3.8","1040","890","3B","[9]"
"PMIC_VSEL","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.F28","400","1290","5B","[1]"
"SDIO_CLK","OffPage","15.RK3288 SDIO","15","SCHEMATIC1","U1000H.AG8","490","280","3C","[16]"
"SDIO_CLK","OffPage","16.WIFI","16","SCHEMATIC1","R139.2","1290","120","1D","[15]"
"DDR1_DQS2P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U2","1030","480","2C","[5]"
"DDR1_DQS2P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.C7","1350","520","2C","[4]"
"PWR_KEY","OffPage","01.System Power","1","SCHEMATIC1","U3.9","520","820","4B","[9]"
"PWR_KEY","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.L21","660","110","4E","[1]"
"DDR0_D10","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A3","200","210","5D","[5]"
"DDR0_D10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.H3","640","270","4D","[4]"
"MCU_VCC_EN","OffPage","01.System Power","1","SCHEMATIC1","D4.2,R10.2,R5.1","1656","146","1D","[1]"
"MCU_VCC_EN","OffPage","01.System Power","1","SCHEMATIC1","D4.2,R10.2,R5.1","1220","1290","2A","[1]"
"DDR1_CKE1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H3","1420","420","1C","[5]"
"DDR1_CKE1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J9,U3003.J9","1600","750","1B","[4]"
"DDR1_D18","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.T1","1030","290","2C","[5]"
"DDR1_D18","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.D7","1120","310","3D","[4]"
"DDR0_CLK","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","R43.2,U1000K.B11","590","280","4C","[5]"
"DDR0_CLK","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J7,U3001.J7","870","430","3C","[4,5]"
"DDR0_CLK","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J7,U3001.J7","400","430","4C","[4,5]"
"PWR_HOLD","OffPage","01.System Power","1","SCHEMATIC1","R28.2","720","1310","4A","[9]"
"PWR_HOLD","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.J27","660","60","4E","[1]"
"DDR1_D8","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.E2","1030","190","2D","[5]"
"DDR1_D8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.F8","1600","260","1D","[4]"
"I2C0_SCL_PMIC","OffPage","01.System Power","1","SCHEMATIC1","R25.1,U3.24,U4.A3,U5.A3,U7.6","110","1240","5A","[9]"
"I2C0_SCL_PMIC","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.M21","660","220","4E","[1]"
"DDR1_A13","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P3","1420","240","1D","[5]"
"DDR1_A13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T3,U3003.T3","1830","360","1C","[4,5]"
"DDR1_A13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T3,U3003.T3","1350","360","2C","[4,5]"
"DDR1_A1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.K2","1420","120","1D","[5]"
"DDR1_A1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P7,U3003.P7","1830","240","1D","[4,5]"
"DDR1_A1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P7,U3003.P7","1350","240","2D","[4,5]"
"DDR1_DQS0P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.AA2","1030","440","2C","[5]"
"DDR1_DQS0P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.F3","1350","490","2C","[4]"
"DDR1_RASN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.L6","1420","440","1C","[5]"
"DDR1_RASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J3,U3003.J3","1120","440","3C","[4,5]"
"DDR1_RASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J3,U3003.J3","1600","440","1C","[4,5]"
"RESET","OffPage","01.System Power","1","SCHEMATIC1","R19.2,R20.1,U6.2","390","950","4B","[9]"
"RESET","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","C119.2,U1000D.M27","190","50","5E","[1]"
"DDR0_WEN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B9","590","460","4C","[5]"
"DDR0_WEN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L3,U3001.L3","170","460","5C","[4,5]"
"DDR0_WEN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L3,U3001.L3","640","460","4C","[4,5]"
"DDR1_D13","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H4","1030","240","2D","[5]"
"DDR1_D13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.E3","1600","230","1D","[4]"
"DDR1_D31","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H6","1030","420","2C","[5]"
"DDR1_D31","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.B8","1600","370","1C","[4]"
"DDR0_DQS3M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A4","200","510","5C","[5]"
"DDR0_DQS3M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.B7","870","530","3C","[4]"
"WORK_LED","OffPage","01.System Power","1","SCHEMATIC1","LED1.2","1924","59","1D","[9]"
"WORK_LED","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.C27","330","790","5C","[1]"
"DDR1_D27","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.G6","1030","380","2C","[5]"
"DDR1_D27","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.C8","1600","330","1D","[4]"
"I2C0_SDA_PMIC","OffPage","01.System Power","1","SCHEMATIC1","R24.1,U3.23,U4.B1,U5.B1,U7.5","110","1220","5A","[9]"
"I2C0_SDA_PMIC","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.M25","660","210","4E","[1]"
"DDR1_D6","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.V5","1030","170","2D","[5]"
"DDR1_D6","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.H3","1120","270","3D","[4]"
"DDR0_D4","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A19","200","150","5D","[5]"
"DDR0_D4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.F8","170","260","5D","[4]"
"DDR1_DM1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.G5","1030","540","2C","[5]"
"DDR1_DM1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.E7","1830","460","1C","[4]"
"MAC_TXD2","OffPage","14.GMAC","14","SCHEMATIC1","U20.25","1640","570","1C","[13]"
"MAC_TXD2","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.Y4","700","80","3D","[14]"
"DDR0_RASN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D11","590","440","4C","[5]"
"DDR0_RASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J3,U3001.J3","170","440","5C","[4,5]"
"DDR0_RASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J3,U3001.J3","640","440","4C","[4,5]"
"MAC_RXCLK","OffPage","14.GMAC","14","SCHEMATIC1","R113.2","1625","301","1D","[13]"
"MAC_RXCLK","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AB5","700","230","3C","[14]"
"DDR1_A11","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P4","1420","220","1D","[5]"
"DDR1_A11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R7,U3003.R7","1830","340","1D","[4,5]"
"DDR1_A11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R7,U3003.R7","1350","340","2D","[4,5]"
"MAC_TXD1","OffPage","14.GMAC","14","SCHEMATIC1","U20.24","1620","610","1C","[13]"
"MAC_TXD1","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AB2","700","130","3D","[14]"
"DDR0_D23","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A18","200","340","5C","[5]"
"DDR0_D23","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.A3","170","380","5C","[4]"
"DDR0_DM3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B3","200","560","5C","[5]"
"DDR0_DM3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.D3","870","470","3C","[4]"
"DDR1_D1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.V3","1030","120","2D","[5]"
"DDR1_D1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.H7","1120","300","3D","[4]"
"DDR0_ODT1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E15","590","360","4C","[5]"
"DDR0_ODT1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J1,U3001.J1","640","740","4B","[4]"
"DDR0_D8","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B5","200","190","5D","[5]"
"DDR0_D8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.F8","640","260","4D","[4]"
"DDR1_DM0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U5","1030","530","2C","[5]"
"DDR1_DM0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.E7","1350","460","2C","[4]"
"DDR0_A3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E12","590","140","4D","[5]"
"DDR0_A3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N2,U3001.N2","870","260","3D","[4,5]"
"DDR0_A3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N2,U3001.N2","400","260","4D","[4,5]"
"MAC_TXD0","OffPage","14.GMAC","14","SCHEMATIC1","U20.23","1620","590","1C","[13]"
"MAC_TXD0","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AD1","700","120","3D","[14]"
"DDR1_A3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.M5","1420","140","1D","[5]"
"DDR1_A3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N2,U3003.N2","1830","260","1D","[4,5]"
"DDR1_A3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N2,U3003.N2","1350","260","2D","[4,5]"
"DDR1_D5","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.Y2","1030","160","2D","[5]"
"DDR1_D5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.H8","1120","280","3D","[4]"
"DDR1_DM3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.D3","1030","560","2C","[5]"
"DDR1_DM3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.D3","1830","470","1C","[4]"
"DDR1_CS1N","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.J3","1420","390","1C","[5]"
"DDR1_CS1N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L1,U3003.L1","1600","760","1B","[4]"
"DDR0_DQS1P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B7","200","460","5C","[5]"
"DDR0_DQS1P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.F3","870","490","3C","[4]"
"DDR0_CKE1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C8","590","420","4C","[5]"
"DDR0_CKE1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.J9,U3001.J9","640","750","4B","[4]"
"DDR1_D21","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.V1","1030","320","2C","[5]"
"DDR1_D21","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.C2","1120","340","3D","[4]"
"MAC_MDC","OffPage","14.GMAC","14","SCHEMATIC1","U20.30","1620","630","1C","[13]"
"MAC_MDC","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AC3","700","170","3D","[14]"
"MAC_RXD3","OffPage","14.GMAC","14","SCHEMATIC1","R120.2","1625","471","1C","[13]"
"MAC_RXD3","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AC1","700","110","3D","[14]"
"MAC_TXCLK","OffPage","14.GMAC","14","SCHEMATIC1","U20.22","1630","530","1C","[13]"
"MAC_TXCLK","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.V7","700","260","3C","[14]"
"MAC_MDIO","OffPage","14.GMAC","14","SCHEMATIC1","R123.2,U20.31","1620","650","1C","[13]"
"MAC_MDIO","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.Y5","700","220","3D","[14]"
"LCD_EN","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R5302.2,U5300.4","900","780","4C","[9]"
"LCD_EN","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.H22","390","1130","5B","[17]"
"OTG_DM","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","U1000E.A26","410","160","4D","[3]"
"OTG_DM","OffPage","03.USB Port","3","SCHEMATIC1","J3.2,U9.1","1070","30","1D","[2]"
"OTG_DET","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","R35.1,U1000E.D23","410","190","4D","[2,3]"
"OTG_DET","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","R35.1,U1000E.D23","510","390","3C","[2,3]"
"OTG_DET","OffPage","03.USB Port","3","SCHEMATIC1","R39.1","1070","60","1D","[2]"
"GPIO7_B1_U","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T23.1","1070","200","3D","[9]"
"GPIO7_B1_U","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.H23","400","1230","5B","[17]"
"OTG_DP","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","U1000E.B26","410","170","4D","[3]"
"OTG_DP","OffPage","03.USB Port","3","SCHEMATIC1","J3.3,U9.2","1070","40","1D","[2]"
"OTG_ID","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","R36.1,U1000E.C25","410","180","4D","[2,3]"
"OTG_ID","OffPage","02.RK3288 USB/HSIC Controler","2","SCHEMATIC1","R36.1,U1000E.C25","510","420","3B","[2,3]"
"OTG_ID","OffPage","03.USB Port","3","SCHEMATIC1","ED3.1,J3.4","1070","50","1D","[2]"
"MAC_RXD1","OffPage","14.GMAC","14","SCHEMATIC1","R118.2","1625","431","1C","[13]"
"MAC_RXD1","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AA4","700","150","3D","[14]"
"MAC_TXD3","OffPage","14.GMAC","14","SCHEMATIC1","U20.26","1630","550","1C","[13]"
"MAC_TXD3","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.V6","700","90","3D","[14]"
"MAC_RXD2","OffPage","14.GMAC","14","SCHEMATIC1","R119.2","1625","451","1C","[13]"
"MAC_RXD2","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AB1","700","100","3D","[14]"
"RTC_INT","OffPage","01.System Power","1","SCHEMATIC1","Q2.1,R30.2,U7.3","1270","1120","2A","[1,9]"
"RTC_INT","OffPage","01.System Power","1","SCHEMATIC1","Q2.1,R30.2,U7.3","830","1380","3A","[1,9]"
"RTC_INT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","D15.2","480","1170","4B","[1]"
"MAC_RXD0","OffPage","14.GMAC","14","SCHEMATIC1","R117.2","1625","411","1C","[13]"
"MAC_RXD0","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AA3","700","140","3D","[14]"
"MAC_RXDV","OffPage","14.GMAC","14","SCHEMATIC1","R116.2","1625","391","1C","[13]"
"MAC_RXDV","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AC2","700","180","3D","[14]"
"LOCK","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","Q9.1,R7504.1,U1000F.J21","450","1220","4B","[9]"
"LOCK","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","Q9.1,R7504.1,U1000F.J21","1060","1380","3A","[9]"
"LCDC0_HSYNC","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA23","600","170","4D","[17]"
"LCDC0_HSYNC","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.36","2100","270","1D","[11]"
"LCDC0_VSYNC","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AB24","600","180","4D","[17]"
"LCDC0_VSYNC","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.37","2100","260","1D","[11]"
"LCDC0_DEN","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA22","600","190","4D","[17]"
"LCDC0_DEN","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.52","2090","110","1D","[11]"
"LCDC0_CLK","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA24","600","200","4D","[17]"
"LCDC0_CLK","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.38","2100","250","1D","[11]"
"LCDC0_D2","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.U27","560","260","4D","[17]"
"LCDC0_D2","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.14","1800","220","2D","[11]"
"LCDC0_D3","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.U28","560","270","4D","[17]"
"LCDC0_D3","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.15","1800","230","2D","[11]"
"LCDC0_D4","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.W27","560","280","4D","[17]"
"LCDC0_D4","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.16","1800","240","2D","[11]"
"LCDC0_D5","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.W28","560","290","4D","[17]"
"LCDC0_D5","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.17","1800","250","2D","[11]"
"LCDC0_D6","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.Y27","560","300","4D","[17]"
"LCDC0_D6","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.18","1800","260","2D","[11]"
"LCDC0_D7","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.Y28","560","310","4D","[17]"
"LCDC0_D7","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.19","1800","270","2D","[11]"
"LCDC0_D0","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.T27","560","240","4D","[17]"
"LCDC0_D0","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.12","1800","200","2D","[11]"
"LCDC0_D1","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.T28","560","250","4D","[17]"
"LCDC0_D1","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.13","1800","210","2D","[11]"
"LCDC0_D10","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.V27","560","340","4D","[17]"
"LCDC0_D10","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.22","1800","300","2D","[11]"
"LCDC0_D11","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.V28","560","350","4D","[17]"
"LCDC0_D11","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.23","1800","310","2D","[11]"
"FB","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","R7506.1,R7507.2,U1000F.E27","450","1210","4B","[9]"
"FB","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","R7506.1,R7507.2,U1000F.E27","1600","1330","2A","[9]"
"DVP_PWR","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U22.3","770","600","4C","[9]"
"DVP_PWR","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.L27","660","170","4E","[17]"
"PHY_INT","OffPage","14.GMAC","14","SCHEMATIC1","R122.2,U20.20","1625","731","1C","[9]"
"PHY_INT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.L25","660","150","4E","[14]"
"PHY_PMEB","OffPage","14.GMAC","14","SCHEMATIC1","R121.2,U20.33","1625","671","1C","[9]"
"PHY_PMEB","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.L24","660","140","4E","[14]"
"FLASH0_D3","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AF1","610","180","3D","[8]"
"FLASH0_D3","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP1.5,U14A.J2","1000","60","2E","[7]"
"GPIO0_A7_U","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.8","1800","160","2D","[9]"
"GPIO0_A7_U","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000D.L23","660","130","4E","[17]"
"FLASH0_D7","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AG2","610","220","3C","[8]"
"FLASH0_D7","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP2.8,U14A.J6","1000","100","2E","[7]"
"FLASH0_D5","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AG3","610","200","3C","[8]"
"FLASH0_D5","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP2.6,U14A.J4","1000","80","2E","[7]"
"PWRHOLD","OffPage","01.System Power","1","SCHEMATIC1","D1.2,D2.2,D4.1,D5.3,R31.1,R32.1,U3.16,U3.32","1180","1320","3A","[1]"
"PWRHOLD","OffPage","01.System Power","1","SCHEMATIC1","D1.2,D2.2,D4.1,D5.3,R31.1,R32.1,U3.16,U3.32","390","980","4B","[1]"
"FLASH0_D6","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AG1","610","210","3C","[8]"
"FLASH0_D6","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP2.7,U14A.J5","1000","90","2E","[7]"
"FLASH0_WP/EMMC_PWREN","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AH1","610","250","3C","[8]"
"FLASH0_WP/EMMC_PWREN","OffPage","08.Memory-eMMC","8","SCHEMATIC1","R80.2,U14A.U5","1000","120","2E","[7]"
"SPI2_TXD","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.11","1800","190","2D","[9]"
"SPI2_TXD","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.C28","330","870","5C","[17]"
"FLASH0_CS2/EMMC_CMD","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AC4","610","320","3C","[8]"
"FLASH0_CS2/EMMC_CMD","OffPage","08.Memory-eMMC","8","SCHEMATIC1","R78.2,U14A.W5","1000","130","2E","[7]"
"FLASH0_D0","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AE3","610","150","3D","[8]"
"FLASH0_D0","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP1.8,U14A.H3","1000","30","2E","[7]"
"TP_RESET","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5302.1","1780","610","2C","[9]"
"TP_RESET","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.H24","440","1280","4B","[17]"
"ADC_IN0","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T32.1","1070","230","3D","[9]"
"ADC_IN0","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","R84.2,U1000T.P24","1030","20","3E","[17]"
"DDR1_D25","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.B2","1030","360","2C","[5]"
"DDR1_D25","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.A7","1600","350","1D","[4]"
"TP_INT","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5302.4","1780","580","2C","[9]"
"TP_INT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.G24","440","1180","4B","[17]"
"DDR0_D15","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F8","200","260","5D","[5]"
"DDR0_D15","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.H8","640","280","4D","[4]"
"DDR1_A10","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.N2","1420","210","1D","[5]"
"DDR1_A10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L7,U3003.L7","1830","330","1D","[4,5]"
"DDR1_A10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L7,U3003.L7","1350","330","2D","[4,5]"
"FLASH0_D4","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AF2","610","190","3D","[8]"
"FLASH0_D4","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP2.5,U14A.J3","1000","70","2E","[7]"
"DDR1_DQS2M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U1","1030","490","2C","[5]"
"DDR1_DQS2M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.B7","1350","530","2C","[4]"
"DDR0_D26","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D5","200","370","5C","[5]"
"DDR0_D26","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.C2","640","340","4D","[4]"
"FLASH0_D2","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AF3","610","170","3D","[8]"
"FLASH0_D2","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP1.6,U14A.H5","1000","50","2E","[7]"
"PWM1","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R5304.1","900","770","4C","[9]"
"PWM1","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.G23","390","1140","5B","[17]"
"DDR1_DM2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.R3","1030","550","2C","[5]"
"DDR1_DM2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.D3","1350","470","2C","[4]"
"DDR0_D11","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C6","200","220","5D","[5]"
"DDR0_D11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.F7","640","240","4D","[4]"
"DDR0_D14","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B6","200","250","5D","[5]"
"DDR0_D14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.H7","640","300","4D","[4]"
"DDR0_CLKN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","R43.1,U1000K.A11","590","290","4C","[5]"
"DDR0_CLKN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K7,U3001.K7","400","440","4C","[4,5]"
"DDR0_CLKN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K7,U3001.K7","870","440","3C","[4,5]"
"DDR1_D14","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.J5","1030","250","2D","[5]"
"DDR1_D14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.H7","1600","300","1D","[4]"
"DDR1_RST","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.F2","1420","480","1C","[5]"
"DDR1_RST","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T2,U3003.T2","1600","710","1C","[4]"
"DDR0_D31","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E7","200","420","5C","[5]"
"DDR0_D31","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.B8","640","370","4C","[4]"
"DDR1_D9","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.E1","1030","200","2D","[5]"
"DDR1_D9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.G2","1600","290","1D","[4]"
"FLASH0_D1","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AD3","610","160","3D","[8]"
"FLASH0_D1","OffPage","08.Memory-eMMC","8","SCHEMATIC1","RP1.7,U14A.H4","1000","40","2E","[7]"
"DDR1_DQS1P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.G2","1030","460","2C","[5]"
"DDR1_DQS1P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.F3","1830","490","1C","[4]"
"DDR1_D12","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H5","1030","230","2D","[5]"
"DDR1_D12","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.F2","1600","250","1D","[4]"
"DDR0_D0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B19","200","110","5D","[5]"
"DDR0_D0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.E3","170","230","5D","[4]"
"DDR1_DQS3P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.D2","1030","500","2C","[5]"
"DDR1_DQS3P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.C7","1830","520","1C","[4]"
"FLASH0_DQS/EMMC_CLKO","OffPage","07.RK3288 Flash Controler","7","SCHEMATIC1","U1000P.AB6","610","340","3C","[8]"
"FLASH0_DQS/EMMC_CLKO","OffPage","08.Memory-eMMC","8","SCHEMATIC1","R79.1,T7.1","1000","140","2E","[7]"
"DDR1_A14","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P2","1420","250","1D","[5]"
"DDR1_A14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T7,U3003.T7","1350","370","2C","[4,5]"
"DDR1_A14","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.T7,U3003.T7","1830","370","1C","[4,5]"
"DDR0_DQS2P","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B17","200","480","5C","[5]"
"DDR0_DQS2P","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.C7","400","520","4C","[4]"
"DDR0_CKE0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C9","590","410","4C","[5]"
"DDR0_CKE0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K9,U3001.K9","170","400","5C","[4,5]"
"DDR0_CKE0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K9,U3001.K9","640","400","4C","[4,5]"
"DDR0_BA1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A9","590","320","4C","[5]"
"DDR0_BA1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N8,U3001.N8","400","400","4C","[4,5]"
"DDR0_BA1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N8,U3001.N8","870","400","3C","[4,5]"
"SDMMC_DET","OffPage","06.TFCARD","6","SCHEMATIC1","R68.1,R76.2,U1000B.AH5","320","130","4D","[6]"
"SDMMC_DET","OffPage","06.TFCARD","6","SCHEMATIC1","R68.1,R76.2,U1000B.AH5","350","490","4B","[6]"
"SDMMC_DET","OffPage","06.TFCARD","6","SCHEMATIC1","R68.1,R76.2,U1000B.AH5","1300","170","1D","[6]"
"DDR1_D16","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.T2","1030","270","2D","[5]"
"DDR1_D16","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.B8","1120","370","3C","[4]"
"SDMMC_D2","OffPage","06.TFCARD","6","SCHEMATIC1","R62.1,R71.2,U1000B.AD8","1300","130","1D","[6]"
"SDMMC_D2","OffPage","06.TFCARD","6","SCHEMATIC1","R62.1,R71.2,U1000B.AD8","350","430","4C","[6]"
"SDMMC_D2","OffPage","06.TFCARD","6","SCHEMATIC1","R62.1,R71.2,U1000B.AD8","320","90","4D","[6]"
"DDR1_WEN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.J2","1420","460","1C","[5]"
"DDR1_WEN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L3,U3003.L3","1120","460","3C","[4,5]"
"DDR1_WEN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.L3,U3003.L3","1600","460","1C","[4,5]"
"UART1_RX","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T31.1","1070","220","3D","[18]"
"UART1_RX","OffPage","18.Reserve","18","SCHEMATIC1","U1000J.AF5","560","160","3D","[17]"
"SDMMC_CMD","OffPage","06.TFCARD","6","SCHEMATIC1","R64.1,R73.2,U1000B.AC8","350","470","4C","[6]"
"SDMMC_CMD","OffPage","06.TFCARD","6","SCHEMATIC1","R64.1,R73.2,U1000B.AC8","1300","150","1D","[6]"
"SDMMC_CMD","OffPage","06.TFCARD","6","SCHEMATIC1","R64.1,R73.2,U1000B.AC8","320","120","4D","[6]"
"DDR1_D4","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.W1","1030","150","2D","[5]"
"DDR1_D4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.F8","1120","260","3D","[4]"
"SDMMC_CLK","OffPage","06.TFCARD","6","SCHEMATIC1","R65.1,U1000B.AG6","1300","160","1D","[6]"
"SDMMC_CLK","OffPage","06.TFCARD","6","SCHEMATIC1","R65.1,U1000B.AG6","320","110","4D","[6]"
"DDR0_BA0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D8","590","310","4C","[5]"
"DDR0_BA0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.M2,U3001.M2","870","390","3C","[4,5]"
"DDR0_BA0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.M2,U3001.M2","400","390","4C","[4,5]"
"SDMMC_D1","OffPage","06.TFCARD","6","SCHEMATIC1","R67.1,R70.2,U1000B.AH6","320","80","4D","[6]"
"SDMMC_D1","OffPage","06.TFCARD","6","SCHEMATIC1","R67.1,R70.2,U1000B.AH6","350","410","4C","[6]"
"SDMMC_D1","OffPage","06.TFCARD","6","SCHEMATIC1","R67.1,R70.2,U1000B.AH6","1300","120","1D","[6]"
"DDR0_A2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A10","590","130","4D","[5]"
"DDR0_A2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P3,U3001.P3","870","250","3D","[4,5]"
"DDR0_A2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P3,U3001.P3","400","250","4D","[4,5]"
"SDMMC_D0","OffPage","06.TFCARD","6","SCHEMATIC1","R66.1,R69.2,U1000B.AG7","320","70","4D","[6]"
"SDMMC_D0","OffPage","06.TFCARD","6","SCHEMATIC1","R66.1,R69.2,U1000B.AG7","350","390","4C","[6]"
"SDMMC_D0","OffPage","06.TFCARD","6","SCHEMATIC1","R66.1,R69.2,U1000B.AG7","1300","110","1D","[6]"
"DDR1_A5","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.M2","1420","160","1D","[5]"
"DDR1_A5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P2,U3003.P2","1830","280","1D","[4,5]"
"DDR1_A5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P2,U3003.P2","1350","280","2D","[4,5]"
"SDMMC_D3","OffPage","06.TFCARD","6","SCHEMATIC1","R63.1,R72.2,U1000B.AB9","350","450","4C","[6]"
"SDMMC_D3","OffPage","06.TFCARD","6","SCHEMATIC1","R63.1,R72.2,U1000B.AB9","320","100","4D","[6]"
"SDMMC_D3","OffPage","06.TFCARD","6","SCHEMATIC1","R63.1,R72.2,U1000B.AB9","1300","140","1D","[6]"
"MAC_TXEN","OffPage","14.GMAC","14","SCHEMATIC1","U20.27","1630","510","1C","[13]"
"MAC_TXEN","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AD2","700","210","3D","[14]"
"DDR0_A8","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B13","590","190","4D","[5]"
"DDR0_A8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T8,U3001.T8","870","310","3D","[4,5]"
"DDR0_A8","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T8,U3001.T8","400","310","4D","[4,5]"
"DDR0_D13","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A6","200","240","5D","[5]"
"DDR0_D13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.E3","640","230","4D","[4]"
"SDMMC_PWR","OffPage","06.TFCARD","6","SCHEMATIC1","R74.1","700","460","3C","[6,9]"
"SDMMC_PWR","OffPage","06.TFCARD","6","SCHEMATIC1","R74.1","250","270","5C","[6,9]"
"SDMMC_PWR","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.E28","400","1260","5B","[6]"
"RTC_CLKOUT","OffPage","16.WIFI","16","SCHEMATIC1","R140.1","130","800","5A","[1,9]"
"RTC_CLKOUT","OffPage","01.System Power","1","SCHEMATIC1","R22.1,U7.7","1640","1100","1B","[9,16]"
"RTC_CLKOUT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","C120.2,U1000D.P25","190","70","5E","[1,16]"
"DDR0_A0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B10","590","110","4D","[5]"
"DDR0_A0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N3,U3001.N3","400","230","4D","[4,5]"
"DDR0_A0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.N3,U3001.N3","870","230","3D","[4,5]"
"UART1_TX","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","T33.1","1070","260","3D","[18]"
"UART1_TX","OffPage","18.Reserve","18","SCHEMATIC1","U1000J.AA7","560","170","3C","[17]"
"POWER_ON","OffPage","01.System Power","1","SCHEMATIC1","R23.1,U3.31","240","1120","5A","[1]"
"POWER_ON","OffPage","01.System Power","1","SCHEMATIC1","R23.1,U3.31","516","810","4B","[1]"
"DDR0_A5","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B12","590","160","4D","[5]"
"DDR0_A5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P2,U3001.P2","400","280","4D","[4,5]"
"DDR0_A5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P2,U3001.P2","870","280","3D","[4,5]"
"DDR0_DQS1M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A7","200","470","5C","[5]"
"DDR0_DQS1M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.G3","870","500","3C","[4]"
"DDR1_BA1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.J1","1420","320","1C","[5]"
"DDR1_BA1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N8,U3003.N8","1830","400","1C","[4,5]"
"DDR1_BA1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.N8,U3003.N8","1350","400","2C","[4,5]"
"DDR0_A1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C11","590","120","4D","[5]"
"DDR0_A1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P7,U3001.P7","400","240","4D","[4,5]"
"DDR0_A1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.P7,U3001.P7","870","240","3D","[4,5]"
"DDR1_A9","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P1","1420","200","1D","[5]"
"DDR1_A9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R3,U3003.R3","1830","320","1D","[4,5]"
"DDR1_A9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.R3,U3003.R3","1350","320","2D","[4,5]"
"DDR0_D22","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C17","200","330","5C","[5]"
"DDR0_D22","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.A2","170","360","5C","[4]"
"DDR0_D19","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B16","200","300","5C","[5]"
"DDR0_D19","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.A7","170","350","5D","[4]"
"DDR0_D21","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B18","200","320","5C","[5]"
"DDR0_D21","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.C2","170","340","5D","[4]"
"HDMI_CEC","OffPage","10.HDMI","10","SCHEMATIC1","Q5.2,R93.2","930","150","3E","[9,10]"
"HDMI_CEC","OffPage","10.HDMI","10","SCHEMATIC1","Q5.2,R93.2","1370","200","1E","[9,10]"
"HDMI_CEC","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.G28","400","1310","5A","[10]"
"DDR1_A4","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.M6","1420","150","1D","[5]"
"DDR1_A4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P8,U3003.P8","1830","270","1D","[4,5]"
"DDR1_A4","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.P8,U3003.P8","1350","270","2D","[4,5]"
"DDR1_D2","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.Y1","1030","130","2D","[5]"
"DDR1_D2","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.F7","1120","240","3D","[4]"
"DDR1_ODT0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.P5","1420","350","1C","[5]"
"DDR1_ODT0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K1,U3003.K1","1120","420","3C","[4,5]"
"DDR1_ODT0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K1,U3003.K1","1600","420","1C","[4,5]"
"DDR0_DM0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E17","200","530","5C","[5]"
"DDR0_DM0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.E7","400","460","4C","[4]"
"I2C4_SDA_TP","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R7500.2,T26.1,U5302.2","1070","250","3D","[9,17]"
"I2C4_SDA_TP","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","R7500.2,T26.1,U5302.2","1780","600","2C","[9,17]"
"I2C4_SDA_TP","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.H25","400","1320","5A","[17]"
"DDR0_D29","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F7","200","400","5C","[5]"
"DDR0_D29","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.A3","640","380","4C","[4]"
"DDR0_D16","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.B15","200","270","5D","[5]"
"DDR0_D16","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.B8","170","370","5C","[4]"
"DDR0_D17","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A16","200","280","5C","[5]"
"DDR0_D17","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.C3","170","320","5D","[4]"
"DDR1_DQS3M","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.D1","1030","510","2C","[5]"
"DDR1_DQS3M","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.B7","1830","530","1C","[4]"
"DDR0_A9","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A14","590","200","4D","[5]"
"DDR0_A9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R3,U3001.R3","870","320","3D","[4,5]"
"DDR0_A9","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R3,U3001.R3","400","320","4D","[4,5]"
"DDR1_A15","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.R1","1420","260","1D","[5]"
"DDR1_A15","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.M7,U3003.M7","1600","780","1B","[4]"
"DDR1_CLKN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","R44.1,U1000L.L1","1420","290","1C","[5]"
"DDR1_CLKN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K7,U3003.K7","1830","440","1C","[4,5]"
"DDR1_CLKN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K7,U3003.K7","1350","440","2C","[4,5]"
"DDR0_A11","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D14","590","220","4D","[5]"
"DDR0_A11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R7,U3001.R7","870","340","3D","[4,5]"
"DDR0_A11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.R7,U3001.R7","400","340","4D","[4,5]"
"DDR1_D7","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.Y3","1030","180","2D","[5]"
"DDR1_D7","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.F2","1120","250","3D","[4]"
"DDR0_D20","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.D17","200","310","5C","[5]"
"DDR0_D20","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.C8","170","330","5D","[4]"
"DDR0_D3","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F18","200","140","5D","[5]"
"DDR0_D3","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.H3","170","270","5D","[4]"
"DDR1_D20","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.U4","1030","310","2C","[5]"
"DDR1_D20","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.C8","1120","330","3D","[4]"
"LCDC0_D8","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA27","560","320","4D","[17]"
"LCDC0_D8","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.20","1800","280","2D","[11]"
"DDR0_A13","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.C14","590","240","4D","[5]"
"DDR0_A13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T3,U3001.T3","870","360","3C","[4,5]"
"DDR0_A13","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.T3,U3001.T3","400","360","4C","[4,5]"
"LCDC0_D9","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA28","560","330","4D","[17]"
"LCDC0_D9","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.21","1800","290","2D","[11]"
"DDR1_CLK","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","R44.2,U1000L.L2","1420","280","1C","[5]"
"DDR1_CLK","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J7,U3003.J7","1830","430","1C","[4,5]"
"DDR1_CLK","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J7,U3003.J7","1350","430","2C","[4,5]"
"LCDC0_D12","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.U25","560","360","4C","[17]"
"LCDC0_D12","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.24","1800","320","2D","[11]"
"DDR1_BA0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.L4","1420","310","1C","[5]"
"DDR1_BA0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.M2,U3003.M2","1830","390","1C","[4,5]"
"DDR1_BA0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.M2,U3003.M2","1350","390","2C","[4,5]"
"I2C5_SDA_HDMI","OffPage","10.HDMI","10","SCHEMATIC1","Q7.2,R97.2","620","460","4C","[9,12]"
"I2C5_SDA_HDMI","OffPage","12.Sensor","12","SCHEMATIC1","T18.1","790","260","1C","[9,10]"
"I2C5_SDA_HDMI","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000F.H26","400","1340","5A","[10,12]"
"LCDC0_D13","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.U26","560","370","4C","[17]"
"LCDC0_D13","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.25","1800","330","2D","[11]"
"DDR1_D11","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.F3","1030","220","2D","[5]"
"DDR1_D11","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.F7","1600","240","1D","[4]"
"LCDC0_D14","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.V25","560","380","4C","[17]"
"LCDC0_D14","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.26","1800","340","2D","[11]"
"DDR1_D30","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.C2","1030","410","2C","[5]"
"DDR1_D30","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.D7","1600","310","1D","[4]"
"LCDC0_D15","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.V26","560","390","4C","[17]"
"LCDC0_D15","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.27","1800","350","2D","[11]"
"LCDC0_D16","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA25","560","400","4C","[17]"
"LCDC0_D16","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.28","2100","350","1D","[11]"
"MAC_CLK","OffPage","14.GMAC","14","SCHEMATIC1","R104.2","1625","211","1D","[13]"
"MAC_CLK","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AE2","700","200","3D","[14]"
"DDR0_CS1N","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.F11","590","390","4C","[5]"
"DDR0_CS1N","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L1,U3001.L1","640","760","4B","[4]"
"LCDC0_D17","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AA26","560","410","4C","[17]"
"LCDC0_D17","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.29","2100","340","1D","[11]"
"PHY_RST","OffPage","14.GMAC","14","SCHEMATIC1","C175.1,R124.2,U20.29","1625","701","1C","[13]"
"PHY_RST","OffPage","13.RK3288 GMAC Controller","13","SCHEMATIC1","U1000Q.AA5","700","250","3C","[14]"
"DDR0_CASN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A8","590","450","4C","[5]"
"DDR0_CASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K3,U3001.K3","170","450","5C","[4,5]"
"DDR0_CASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K3,U3001.K3","640","450","4C","[4,5]"
"LCDC0_D18","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AB27","560","420","4C","[17]"
"LCDC0_D18","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.30","2100","330","1D","[11]"
"LCDC0_D19","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AB28","560","430","4C","[17]"
"LCDC0_D19","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.31","2100","320","1D","[11]"
"DDR1_D15","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.J6","1030","260","2D","[5]"
"DDR1_D15","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3003.H8","1600","280","1D","[4]"
"LIGHT_INT","OffPage","12.Sensor","12","SCHEMATIC1","T17.1","790","240","1C","[9]"
"LIGHT_INT","OffPage","09.RK3288 GPIO","9","SCHEMATIC1","U1000G.D24","330","780","5C","[12]"
"LCDC0_D20","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AC25","560","440","4C","[17]"
"LCDC0_D20","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.32","2100","310","1D","[11]"
"DDR0_D24","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A2","200","350","5C","[5]"
"DDR0_D24","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3001.C3","640","320","4D","[4]"
"LCDC0_D21","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.AC26","560","450","4C","[17]"
"LCDC0_D21","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.33","2100","300","1D","[11]"
"DDR1_ODT1","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.R2","1420","360","1C","[5]"
"DDR1_ODT1","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.J1,U3003.J1","1600","740","1B","[4]"
"LCDC0_D22","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.Y25","560","460","4C","[17]"
"LCDC0_D22","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.34","2100","290","1D","[11]"
"DDR0_A10","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.A13","590","210","4D","[5]"
"DDR0_A10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L7,U3001.L7","870","330","3D","[4,5]"
"DDR0_A10","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.L7,U3001.L7","400","330","4D","[4,5]"
"LCDC0_D23","OffPage","11.RK3288 DISPLAY","11","SCHEMATIC1","U1000A.Y26","560","470","4C","[17]"
"LCDC0_D23","OffPage","17.RK3288 DVP Interface","17","SCHEMATIC1","U5303.35","2100","280","1D","[11]"
"DDR0_ODT0","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E14","590","350","4C","[5]"
"DDR0_ODT0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K1,U3001.K1","640","420","4C","[4,5]"
"DDR0_ODT0","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.K1,U3001.K1","170","420","5C","[4,5]"
"DDR1_CASN","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000L.H1","1420","450","1C","[5]"
"DDR1_CASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K3,U3003.K3","1120","450","3C","[4,5]"
"DDR1_CASN","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3002.K3,U3003.K3","1600","450","1C","[4,5]"
"DDR0_D5","OffPage","04.RK3288 DDR Controler","4","SCHEMATIC1","U1000K.E18","200","160","5D","[5]"
"DDR0_D5","OffPage","05.RAM-DDR3 4x16bit","5","SCHEMATIC1","U3000.H8","170","280","5D","[4]"
