<div id="pf96" class="pf w0 h0" data-page-no="96"><div class="pc pc96 w0 h0"><img class="bi x109 y1843 w2b hec" alt="" src="bg96.png"/><div class="t m0 x31 h1d y1880 fff fsd fc0 sc0 ls0 ws0">Conditional<span class="_ _5"> </span>set<span class="_ _5"> </span>and<span class="_ _5"> </span>control-ﬂo<span class="_ _8"></span>w<span class="_ _5"> </span>instructions</div><div class="t m0 x31 heb y1881 ff62 fsd fc0 sc0 ls0 ws0">slt<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1,<span class="_ _f"> </span>rs2</div><div class="t m0 xe1 h1d y1882 fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _a"> </span><span class="ff62">rd<span class="_ _a"> </span></span>with<span class="_ _a"> </span>1<span class="_ _a"> </span>if<span class="_ _3"> </span>the<span class="_ _a"> </span>signed<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>in<span class="_ _3"> </span><span class="ff62">rs1<span class="_ _a"> </span></span>is<span class="_ _a"> </span>less<span class="_ _a"> </span>than<span class="_ _a"> </span>the<span class="_ _a"> </span>signed<span class="_ _3"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>in<span class="_ _a"> </span><span class="ff62">rs2</span>,</div><div class="t m0 xe1 h1d y1883 fff fsd fc0 sc0 ls0 ws0">otherwise,<span class="_ _5"> </span>sets<span class="_ _5"> </span>it<span class="_ _5"> </span>with<span class="_ _5"> </span>0.</div><div class="t m0 x31 heb y1884 ff62 fsd fc0 sc0 ls0 ws0">slti<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1,<span class="_ _f"> </span>imm</div><div class="t m0 xe1 h1d y1885 fff fsd fc0 sc0 ls0 ws0">Sets <span class="ff62">rd<span class="_ _38"> </span></span>with 1<span class="_ _38"> </span>if the<span class="_ _38"> </span>signed<span class="_ _38"> </span>v<span class="_ _8"></span>alue in<span class="_ _38"> </span><span class="ff62">rs1<span class="_ _38"> </span></span>is less<span class="_ _38"> </span>than the<span class="_ _38"> </span>sign-extended<span class="_ _38"> </span>immediate</div><div class="t m0 xe1 h1d y1886 fff fsd fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _5"> </span><span class="ff62">imm</span>,<span class="_ _5"> </span>otherwise,<span class="_ _5"> </span>sets<span class="_ _5"> </span>it<span class="_ _2"> </span>with<span class="_ _5"> </span>0.</div><div class="t m0 x31 heb y1887 ff62 fsd fc0 sc0 ls0 ws0">sltu<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1,<span class="_ _f"> </span>rs2</div><div class="t m0 xe1 h1d y1888 fff fsd fc0 sc0 ls0 ws0">Sets <span class="ff62">rd<span class="_ _38"> </span></span>with<span class="_ _38"> </span>1<span class="_ _38"> </span>if<span class="_ _38"> </span>the<span class="_ _38"> </span>unsigned<span class="_ _38"> </span>v<span class="_ _8"></span>alue<span class="_ _38"> </span>in<span class="_ _38"> </span><span class="ff62">rs1<span class="_ _38"> </span></span>is less<span class="_ _38"> </span>than<span class="_ _38"> </span>the<span class="_ _38"> </span>unsigned<span class="_ _38"> </span>v<span class="_ _8"></span>alue<span class="_ _38"> </span>in<span class="_ _38"> </span><span class="ff62">rs2</span>,</div><div class="t m0 xe1 h1d y1889 fff fsd fc0 sc0 ls0 ws0">otherwise,<span class="_ _5"> </span>sets<span class="_ _5"> </span>it<span class="_ _5"> </span>with<span class="_ _5"> </span>0.</div><div class="t m0 x31 heb y188a ff62 fsd fc0 sc0 ls0 ws0">sltui<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1,<span class="_ _f"> </span>imm</div><div class="t m0 xe1 h1d y188b fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _2"> </span><span class="ff62">rd<span class="_ _2"> </span></span>with<span class="_ _2"> </span>1<span class="_ _2"> </span>if<span class="_ _5"> </span>the<span class="_ _2"> </span>unsigned<span class="_ _2"> </span>v<span class="_ _1"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _2"> </span></span>is<span class="_ _5"> </span>less<span class="_ _2"> </span>than<span class="_ _2"> </span>the<span class="_ _2"> </span>unsigned<span class="_ _2"> </span>immediate</div><div class="t m0 xe1 h1d y188c fff fsd fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _5"> </span><span class="ff62">imm</span>,<span class="_ _5"> </span>otherwise,<span class="_ _5"> </span>sets<span class="_ _5"> </span>it<span class="_ _2"> </span>with<span class="_ _5"> </span>0.</div><div class="t m0 x31 heb y188d ff62 fsd fc0 sc0 ls0 ws0">seqz<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1</div><div class="t m0 xe1 h1d y2e9 fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _3"> </span><span class="ff62">rd<span class="_ _c"> </span></span>with<span class="_ _c"> </span>1<span class="_ _3"> </span>if<span class="_ _c"> </span>the<span class="_ _3"> </span>v<span class="_ _1"></span>alue<span class="_ _3"> </span>in<span class="_ _c"> </span><span class="ff62">rs1<span class="_ _3"> </span></span>is<span class="_ _c"> </span>equal<span class="_ _c"> </span>to<span class="_ _3"> </span>zero,<span class="_ _f"> </span>otherwise,<span class="_ _f"> </span>sets<span class="_ _c"> </span>it<span class="_ _3"> </span>with<span class="_ _c"> </span>0</div><div class="t m0 xe1 h1d y188e fff fsd fc0 sc0 ls0 ws0">(Pseudo-instruction).</div><div class="t m0 x31 heb y188f ff62 fsd fc0 sc0 ls0 ws0">snez<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1</div><div class="t m0 xe1 h1d y1890 fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _2"> </span><span class="ff62">rd<span class="_ _2"> </span></span>with<span class="_ _d"> </span>1<span class="_ _2"> </span>if<span class="_ _2"> </span>the<span class="_ _d"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _d"> </span></span>is<span class="_ _2"> </span>not<span class="_ _d"> </span>equal<span class="_ _2"> </span>to<span class="_ _2"> </span>zero,<span class="_ _d"> </span>otherwise,<span class="_ _2"> </span>sets<span class="_ _d"> </span>it<span class="_ _2"> </span>with<span class="_ _2"> </span>0</div><div class="t m0 xe1 h1d y1891 fff fsd fc0 sc0 ls0 ws0">(Pseudo-instruction).</div><div class="t m0 x31 heb y1892 ff62 fsd fc0 sc0 ls0 ws0">sltz<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1</div><div class="t m0 xe1 h1d y1893 fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _5"> </span><span class="ff62">rd<span class="_ _5"> </span></span>with<span class="_ _5"> </span>1<span class="_ _5"> </span>if<span class="_ _5"> </span>the<span class="_ _5"> </span>signed<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _5"> </span>less<span class="_ _5"> </span>than<span class="_ _5"> </span>zero,<span class="_ _5"> </span>otherwise,<span class="_ _5"> </span>sets<span class="_ _5"> </span>it<span class="_ _5"> </span>with</div><div class="t m0 xe1 h1d y1894 fff fsd fc0 sc0 ls0 ws0">0<span class="_ _5"> </span>(Pseudo-instruction).</div><div class="t m0 x31 heb y1895 ff62 fsd fc0 sc0 ls0 ws0">sgtz<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs1</div><div class="t m0 xe1 h1d y1896 fff fsd fc0 sc0 ls0 ws0">Sets<span class="_ _2"> </span><span class="ff62">rd<span class="_ _2"> </span></span>with<span class="_ _d"> </span>1<span class="_ _2"> </span>if<span class="_ _d"> </span>the<span class="_ _2"> </span>signed<span class="_ _d"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _d"> </span></span>is<span class="_ _2"> </span>greater<span class="_ _d"> </span>than<span class="_ _2"> </span>zero,<span class="_ _d"> </span>otherwise,<span class="_ _d"> </span>sets<span class="_ _2"> </span>it</div><div class="t m0 xe1 h1d y1897 fff fsd fc0 sc0 ls0 ws0">with<span class="_ _5"> </span>0<span class="_ _5"> </span>(Pseudo-instruction).</div><div class="t m0 x31 h1d y1898 ff62 fsd fc0 sc0 ls0 ws0">beq<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab<span class="_ _9b"> </span><span class="fff">Jumps<span class="_ _5"> </span>to<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span></span>lab<span class="_ _5"> </span><span class="fff">if<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _5"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _5"> </span>equal<span class="_ _5"> </span>to<span class="_ _2"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</span></div><div class="t m0 x31 h1d y1899 ff62 fsd fc0 sc0 ls0 ws0">bne<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab<span class="_ _9b"> </span><span class="fff">Jumps<span class="_ _5"> </span>to<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span></span>lab<span class="_ _5"> </span><span class="fff">if<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _5"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _5"> </span>diﬀerent<span class="_ _38"> </span>from<span class="_ _2"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</span></div><div class="t m0 x31 h1d y189a ff62 fsd fc0 sc0 ls0 ws0">beqz<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>lab<span class="_ _43"> </span><span class="fff">Jumps<span class="_ _5"> </span>to<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span></span>lab<span class="_ _5"> </span><span class="fff">if<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _5"> </span>equal<span class="_ _5"> </span>to<span class="_ _5"> </span>zero<span class="_ _5"> </span>(Pseudo-instruction).</span></div><div class="t m0 x31 h1d y189b ff62 fsd fc0 sc0 ls0 ws0">bnez<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>lab<span class="_ _43"> </span><span class="fff">Jumps<span class="_ _5"> </span>to<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span></span>lab<span class="_ _5"> </span><span class="fff">if<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _5"> </span>not<span class="_ _5"> </span>equal<span class="_ _5"> </span>to<span class="_ _5"> </span>zero<span class="_ _2"> </span>(Pseudo-instruction).</span></div><div class="t m0 x31 heb y189c ff62 fsd fc0 sc0 ls0 ws0">blt<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab</div><div class="t m0 xe1 h1d y189d fff fsd fc0 sc0 ls0 ws0">Jumps<span class="_ _5"> </span>to<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span><span class="ff62">lab<span class="_ _5"> </span></span>if<span class="_ _5"> </span>the<span class="_ _5"> </span>signed<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs1<span class="_ _5"> </span></span>is<span class="_ _2"> </span>smaller<span class="_ _5"> </span>than<span class="_ _5"> </span>the<span class="_ _5"> </span>signed<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in</div><div class="t m0 xe1 h1d y189e ff62 fsd fc0 sc0 ls0 ws0">rs2<span class="fff">.</span></div><div class="t m0 x31 heb y189f ff62 fsd fc0 sc0 ls0 ws0">bltu<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab</div><div class="t m0 xe1 h1d y18a0 fff fsd fc0 sc0 ls0 ws0">Jumps to label <span class="ff62">lab<span class="_ _12"> </span></span>if the unsigned v<span class="_ _7"></span>alue in <span class="ff62">rs1<span class="_ _12"> </span></span>is smaller than the<span class="_ _12"> </span>unsigned v<span class="_ _7"></span>alue</div><div class="t m0 xe1 h1d y18a1 fff fsd fc0 sc0 ls0 ws0">in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 heb y18a2 ff62 fsd fc0 sc0 ls0 ws0">bge<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab</div><div class="t m0 xe1 h1d y18a3 fff fsd fc0 sc0 ls0 ws0">Jumps<span class="_ _d"> </span>to<span class="_ _d"> </span>lab<span class="_ _4"></span>el<span class="_ _d"> </span><span class="ff62">lab<span class="_ _d"> </span></span>if<span class="_ _d"> </span>the<span class="_ _a"> </span>signed<span class="_ _d"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>in<span class="_ _d"> </span><span class="ff62">rs1<span class="_ _d"> </span></span>is<span class="_ _a"> </span>greater<span class="_ _d"> </span>or<span class="_ _d"> </span>equal<span class="_ _a"> </span>to<span class="_ _d"> </span>the<span class="_ _d"> </span>signed</div><div class="t m0 xe1 h1d y18a4 fff fsd fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 heb y18a5 ff62 fsd fc0 sc0 ls0 ws0">bgeu<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>rs2,<span class="_ _f"> </span>lab</div><div class="t m0 xe1 h1d y18a6 fff fsd fc0 sc0 ls0 ws0">Jumps to<span class="_ _12"> </span>lab<span class="_ _4"></span>el<span class="_ _12"> </span><span class="ff62">lab<span class="_ _13"> </span></span>if the<span class="_ _12"> </span>unsigned v<span class="_ _8"></span>alue in<span class="_ _12"> </span><span class="ff62">rs1<span class="_ _13"> </span></span>is greater<span class="_ _12"> </span>or equal to<span class="_ _12"> </span>the unsigned</div><div class="t m0 xe1 h1d y18a7 fff fsd fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 h1d y18a8 fff fsd fc0 sc0 ls0 ws0">Data<span class="_ _5"> </span>mov<span class="_ _8"></span>ement<span class="_ _38"> </span>instructions</div><div class="t m0 x31 h1d y18a9 ff62 fsd fc0 sc0 ls0 ws0">mv<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rs<span class="_ _ed"> </span><span class="fff">Copies<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>from<span class="_ _5"> </span>register<span class="_ _2"> </span><span class="ff62">rs<span class="_ _5"> </span></span>into<span class="_ _38"> </span>register<span class="_ _5"> </span><span class="ff62">rd<span class="_ _5"> </span></span>(Pseudo-instruction).</span></div><div class="t m0 x31 h1d y18aa ff62 fsd fc0 sc0 ls0 ws0">li<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm<span class="_ _ee"> </span><span class="fff">Loads<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _2"> </span></span>in<span class="_ _1"></span>to<span class="_ _5"> </span>register<span class="_ _5"> </span><span class="ff62">rd<span class="_ _5"> </span></span>(Pseudo-instruction).</span></div><div class="t m0 x31 h1d y18ab ff62 fsd fc0 sc0 ls0 ws0">la<span class="_ _c"> </span>rd,<span class="_ _f"> </span>rot<span class="_ _ee"> </span><span class="fff">Loads<span class="_ _5"> </span>the<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _38"> </span>address<span class="_ _5"> </span></span>rot<span class="_ _2"> </span><span class="fff">in<span class="_ _1"></span>to<span class="_ _5"> </span>register<span class="_ _5"> </span><span class="ff62">rd<span class="_ _5"> </span></span>(Pseudo-instruction).</span></div><div class="t m0 x31 heb y18ac ff62 fsd fc0 sc0 ls0 ws0">lw<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm(rs1)</div><div class="t m0 x9a h1d y18ad fff fsd fc0 sc0 ls0 ws0">Loads<span class="_ _5"> </span>a<span class="_ _2"> </span>32-bit<span class="_ _5"> </span><span class="ff62">signed<span class="_ _5"> </span></span>or<span class="_ _2"> </span><span class="ff62">unsigned<span class="_ _5"> </span>word<span class="_ _2"> </span></span>from<span class="_ _5"> </span>memory<span class="_ _2"> </span>into<span class="_ _38"> </span>register<span class="_ _2"> </span><span class="ff62">rd</span>.<span class="_ _3"> </span>The</div><div class="t m0 x9a h1d y18ac fff fsd fc0 sc0 ls0 ws0">memory address is calculated by adding the immediate v<span class="_ _8"></span>alue <span class="ff62">imm<span class="_ _13"> </span></span>to the<span class="_ _38"> </span>v<span class="_ _8"></span>alue</div><div class="t m0 x9a h1d y18ae fff fsd fc0 sc0 ls0 ws0">in<span class="_ _5"> </span><span class="ff62">rs1</span>.</div><div class="t m0 x31 heb y18af ff62 fsd fc0 sc0 ls0 ws0">lh<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm(rs1)</div><div class="t m0 x9a h1d y18b0 fff fsd fc0 sc0 ls0 ws0">Loads a<span class="_ _38"> </span>16-bit<span class="_ _38"> </span><span class="ff62">signed<span class="_ _f"> </span>halfword<span class="_ _38"> </span></span>from<span class="_ _38"> </span>memory<span class="_ _38"> </span>into register<span class="_ _38"> </span><span class="ff62">rd</span>.<span class="_ _3"> </span>The memory</div><div class="t m0 x9a h1d y18b1 fff fsd fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>by adding<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _1"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs1</span>.</div><div class="t m0 x31 heb y18b2 ff62 fsd fc0 sc0 ls0 ws0">lhu<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm(rs1)</div><div class="t m0 x9a h1d y18b3 fff fsd fc0 sc0 ls0 ws0">Loads<span class="_ _38"> </span>a<span class="_ _38"> </span>16-bit<span class="_ _38"> </span><span class="ff62">unsigned<span class="_ _f"> </span>halfword<span class="_ _5"> </span></span>from<span class="_ _38"> </span>memory<span class="_ _38"> </span>into register<span class="_ _38"> </span><span class="ff62">rd</span>.<span class="_ _3"> </span>The<span class="_ _38"> </span>mem-</div><div class="t m0 x9a h1d y18b2 fff fsd fc0 sc0 ls0 ws0">ory<span class="_ _2"> </span>address<span class="_ _2"> </span>is<span class="_ _5"> </span>calculated<span class="_ _2"> </span>by<span class="_ _2"> </span>adding<span class="_ _5"> </span>the<span class="_ _2"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span><span class="ff62">imm<span class="_ _2"> </span></span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in</div><div class="t m0 x9a h1d y18b4 ff62 fsd fc0 sc0 ls0 ws0">rs1<span class="fff">.</span></div><div class="t m0 x31 heb y18b5 ff62 fsd fc0 sc0 ls0 ws0">lb<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm(rs1)</div><div class="t m0 x9a h1d y18b6 fff fsd fc0 sc0 ls0 ws0">Loads<span class="_ _2"> </span>a<span class="_ _2"> </span>8-bit<span class="_ _d"> </span><span class="ff62">signed<span class="_ _f"> </span>byte<span class="_ _2"> </span></span>from<span class="_ _2"> </span>memory<span class="_ _d"> </span>into<span class="_ _5"> </span>register<span class="_ _d"> </span><span class="ff62">rd</span>.<span class="_ _11"> </span>The<span class="_ _d"> </span>memory<span class="_ _2"> </span>ad-</div><div class="t m0 x9a h1d y18b7 fff fsd fc0 sc0 ls0 ws0">dress<span class="_ _5"> </span>is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>by<span class="_ _38"> </span>adding<span class="_ _2"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _2"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs1</span>.</div><div class="t m0 x31 heb y18b8 ff62 fsd fc0 sc0 ls0 ws0">lbu<span class="_ _c"> </span>rd,<span class="_ _f"> </span>imm(rs1)</div><div class="t m0 x9a h1d y18b9 fff fsd fc0 sc0 ls0 ws0">Loads<span class="_ _a"> </span>a<span class="_ _a"> </span>8-bit<span class="_ _3"> </span><span class="ff62">unsigned<span class="_ _f"> </span>byte<span class="_ _a"> </span></span>from<span class="_ _a"> </span>memory<span class="_ _3"> </span>into<span class="_ _d"> </span>register<span class="_ _3"> </span><span class="ff62">rd</span>.<span class="_ _10"> </span>The<span class="_ _3"> </span>memory</div><div class="t m0 x9a h1d y18ba fff fsd fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>by adding<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _1"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs1</span>.</div><div class="t m0 x31 heb y18bb ff62 fsd fc0 sc0 ls0 ws0">sw<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>imm(rs2)</div><div class="t m0 x9a h1d y18bc fff fsd fc0 sc0 ls0 ws0">Stores<span class="_ _5"> </span>the<span class="_ _2"> </span>32-bit<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>at<span class="_ _5"> </span>register<span class="_ _2"> </span><span class="ff62">rs1<span class="_ _2"> </span></span>into<span class="_ _5"> </span>memory<span class="_ _7"></span>.<span class="_ _c"> </span>The<span class="_ _2"> </span>memory<span class="_ _2"> </span>address<span class="_ _5"> </span>is</div><div class="t m0 x9a h1d y18bd fff fsd fc0 sc0 ls0 ws0">calculated<span class="_ _5"> </span>by<span class="_ _38"> </span>adding<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 heb y18be ff62 fsd fc0 sc0 ls0 ws0">sh<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>imm(rs2)</div><div class="t m0 x9a h1d y18bf fff fsd fc0 sc0 ls0 ws0">Stores<span class="_ _12"> </span>the<span class="_ _12"> </span>16<span class="_ _3a"> </span>least<span class="_ _12"> </span>signiﬁcant<span class="_ _3a"> </span>bits<span class="_ _12"> </span>from<span class="_ _12"> </span>register<span class="_ _12"> </span><span class="ff62">rs1<span class="_ _ef"> </span></span>in<span class="_ _1"></span>to<span class="_ _ef"> </span>memory<span class="_ _7"></span>.<span class="_ _a"> </span>The<span class="_ _ef"> </span>memory</div><div class="t m0 x9a h1d y18c0 fff fsd fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>by adding<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _1"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 heb y18c1 ff62 fsd fc0 sc0 ls0 ws0">sb<span class="_ _c"> </span>rs1,<span class="_ _f"> </span>imm(rs2)</div><div class="t m0 x9a h1d y18c2 fff fsd fc0 sc0 ls0 ws0">Stores the 8 least<span class="_ _12"> </span>signiﬁcant<span class="_ _12"> </span>bits from register <span class="ff62">rs1<span class="_ _12"> </span></span>into memory<span class="_ _2c"></span>.<span class="_ _a"> </span>The memory</div><div class="t m0 x9a h1d y18c3 fff fsd fc0 sc0 ls0 ws0">address<span class="_ _5"> </span>is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>by adding<span class="_ _5"> </span>the<span class="_ _5"> </span>immediate<span class="_ _5"> </span>v<span class="_ _1"></span>alue<span class="_ _5"> </span><span class="ff62">imm<span class="_ _5"> </span></span>to<span class="_ _5"> </span>the<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>in<span class="_ _5"> </span><span class="ff62">rs2</span>.</div><div class="t m0 x31 h1d y18c4 ff62 fsd fc0 sc0 ls0 ws0">L<span class="ffbf">{</span>W|H|HU|B|BU<span class="ffbf">}<span class="_ _c"> </span></span>rd,<span class="_ _f"> </span>lab</div><div class="t m0 x9a h1d y18c5 fff fsd fc0 sc0 ls0 ws0">F<span class="_ _7"></span>or<span class="_ _2"> </span>each<span class="_ _5"> </span>one<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff62">lw</span>,<span class="_ _2"> </span><span class="ff62">lh</span>,<span class="_ _2"> </span><span class="ff62">lhu</span>,<span class="_ _d"> </span><span class="ff62">lb</span>,<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff62">lbu<span class="_ _2"> </span></span>machine<span class="_ _5"> </span>instructions<span class="_ _2"> </span>there<span class="_ _2"> </span>is<span class="_ _2"> </span>a</div><div class="t m0 x9a h1d y18c4 fff fsd fc0 sc0 ls0 ws0">pseudo-instruction<span class="_ _ef"> </span>that<span class="_ _12"> </span>p<span class="_ _4"></span>erforms<span class="_ _ef"> </span>the<span class="_ _ef"> </span>same operation, but<span class="_ _3a"> </span>the memory<span class="_ _3a"> </span>address</div><div class="t m0 x9a h1d y18c6 fff fsd fc0 sc0 ls0 ws0">is<span class="_ _5"> </span>calculated<span class="_ _5"> </span>based<span class="_ _5"> </span>on<span class="_ _5"> </span>a<span class="_ _2"> </span>label<span class="_ _2"> </span>(<span class="ff62">lab</span>)<span class="_ _5"> </span>(Pseudo-instruction).</div><div class="t m0 x31 h1d y18c7 ff62 fsd fc0 sc0 ls0 ws0">S<span class="ffbf">{</span>W|H|B<span class="ffbf">}<span class="_ _c"> </span></span>rd,<span class="_ _f"> </span>lab</div><div class="t m0 x9a h1d y18c8 fff fsd fc0 sc0 ls0 ws0">F<span class="_ _7"></span>or<span class="_ _d"> </span>each<span class="_ _d"> </span>one<span class="_ _d"> </span>of<span class="_ _a"> </span>the<span class="_ _d"> </span><span class="ff62">sw</span>,<span class="_ _a"> </span><span class="ff62">sh</span>,<span class="_ _a"> </span>and<span class="_ _a"> </span><span class="ff62">sb<span class="_ _d"> </span></span>machine<span class="_ _d"> </span>instructions<span class="_ _d"> </span>there<span class="_ _a"> </span>is<span class="_ _d"> </span>a<span class="_ _a"> </span>pseudo-</div><div class="t m0 x9a h1d y18c7 fff fsd fc0 sc0 ls0 ws0">instruction<span class="_ _3"> </span>that<span class="_ _c"> </span>p<span class="_ _4"></span>erforms<span class="_ _a"> </span>the<span class="_ _c"> </span>same<span class="_ _c"> </span>operation,<span class="_ _f"> </span>but<span class="_ _c"> </span>the<span class="_ _3"> </span>memory<span class="_ _c"> </span>address<span class="_ _3"> </span>is</div><div class="t m0 x9a h1d y18c9 fff fsd fc0 sc0 ls0 ws0">calculated<span class="_ _5"> </span>based<span class="_ _5"> </span>on<span class="_ _5"> </span>a<span class="_ _5"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span>(<span class="ff62">lab</span>)<span class="_ _5"> </span>(Pseudo-instruction).</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
