Analysis & Synthesis report for ass1
Thu Oct 03 08:53:32 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |mainProject|onefrom16:mu1|moore1111:m16|current_state
 10. State Machine - |mainProject|onefrom16:mu1|moore1110:m15|current_state
 11. State Machine - |mainProject|onefrom16:mu1|moore1101:m14|current_state
 12. State Machine - |mainProject|onefrom16:mu1|moore1100:m13|current_state
 13. State Machine - |mainProject|onefrom16:mu1|moore1011:m12|current_state
 14. State Machine - |mainProject|onefrom16:mu1|moore1010:m11|current_state
 15. State Machine - |mainProject|onefrom16:mu1|moore1001:m10|current_state
 16. State Machine - |mainProject|onefrom16:mu1|moore1000:m9|current_state
 17. State Machine - |mainProject|onefrom16:mu1|moore0111:m8|current_state
 18. State Machine - |mainProject|onefrom16:mu1|moore0110:m7|current_state
 19. State Machine - |mainProject|onefrom16:mu1|moore0101:m6|current_state
 20. State Machine - |mainProject|onefrom16:mu1|moore0100:m5|current_state
 21. State Machine - |mainProject|onefrom16:mu1|moore0011:m4|current_state
 22. State Machine - |mainProject|onefrom16:mu1|moore0010:m3|current_state
 23. State Machine - |mainProject|onefrom16:mu1|moore0001:m2|current_state
 24. State Machine - |mainProject|onefrom16:mu1|moore0000:m1|current_state
 25. User-Specified and Inferred Latches
 26. Registers Removed During Synthesis
 27. General Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Source assignments for LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated|altsyncram_oh81:altsyncram2
 30. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0000:m1
 31. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0001:m2
 32. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0010:m3
 33. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0011:m4
 34. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0100:m5
 35. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0101:m6
 36. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0110:m7
 37. Parameter Settings for User Entity Instance: onefrom16:mu1|moore0111:m8
 38. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1000:m9
 39. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1001:m10
 40. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1010:m11
 41. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1011:m12
 42. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1100:m13
 43. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1101:m14
 44. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1110:m15
 45. Parameter Settings for User Entity Instance: onefrom16:mu1|moore1111:m16
 46. Parameter Settings for Inferred Entity Instance: LEDshift:sl1|altshift_taps:preload5_rtl_0
 47. altshift_taps Parameter Settings by Entity Instance
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 03 08:53:32 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; ass1                                        ;
; Top-level Entity Name              ; mainProject                                 ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 338                                         ;
;     Total combinational functions  ; 315                                         ;
;     Dedicated logic registers      ; 131                                         ;
; Total registers                    ; 131                                         ;
; Total pins                         ; 64                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 50                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; mainProject        ; ass1               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; shiftRegPISO.v                   ; yes             ; User Verilog HDL File        ; D:/ass1/shiftRegPISO.v                                                ;         ;
; onefrom16.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/onefrom16.v                                                   ;         ;
; moore1111.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1111.v                                                   ;         ;
; moore1110.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1110.v                                                   ;         ;
; moore1101.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1101.v                                                   ;         ;
; moore1100.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1100.v                                                   ;         ;
; moore1011.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1011.v                                                   ;         ;
; moore1010.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1010.v                                                   ;         ;
; moore1001.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1001.v                                                   ;         ;
; moore1000.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore1000.v                                                   ;         ;
; moore0111.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0111.v                                                   ;         ;
; moore0110.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0110.v                                                   ;         ;
; moore0101.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0101.v                                                   ;         ;
; moore0100.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0100.v                                                   ;         ;
; moore0011.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0011.v                                                   ;         ;
; moore0010.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0010.v                                                   ;         ;
; moore0001.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0001.v                                                   ;         ;
; moore0000.v                      ; yes             ; User Verilog HDL File        ; D:/ass1/moore0000.v                                                   ;         ;
; mainProject.v                    ; yes             ; User Verilog HDL File        ; D:/ass1/mainProject.v                                                 ;         ;
; LEDshift.v                       ; yes             ; User Verilog HDL File        ; D:/ass1/LEDshift.v                                                    ;         ;
; keyled.v                         ; yes             ; User Verilog HDL File        ; D:/ass1/keyled.v                                                      ;         ;
; decode7447.v                     ; yes             ; User Verilog HDL File        ; D:/ass1/decode7447.v                                                  ;         ;
; D_FF.v                           ; yes             ; User Verilog HDL File        ; D:/ass1/D_FF.v                                                        ;         ;
; counter1.v                       ; yes             ; User Verilog HDL File        ; D:/ass1/counter1.v                                                    ;         ;
; counter.v                        ; yes             ; User Verilog HDL File        ; D:/ass1/counter.v                                                     ;         ;
; bintoBCD7b.v                     ; yes             ; User Verilog HDL File        ; D:/ass1/bintoBCD7b.v                                                  ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/programfiles/qtl/quartus/libraries/megafunctions/altshift_taps.tdf ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/programfiles/qtl/quartus/libraries/megafunctions/altdpram.inc      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/programfiles/qtl/quartus/libraries/megafunctions/lpm_counter.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/programfiles/qtl/quartus/libraries/megafunctions/lpm_compare.inc   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/programfiles/qtl/quartus/libraries/megafunctions/lpm_constant.inc  ;         ;
; db/shift_taps_krm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ass1/db/shift_taps_krm.tdf                                         ;         ;
; db/altsyncram_oh81.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ass1/db/altsyncram_oh81.tdf                                        ;         ;
; db/cntr_usf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ass1/db/cntr_usf.tdf                                               ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 64               ;
; Total memory bits        ; 50               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; and0             ;
; Maximum fan-out          ; 118              ;
; Total fan-out            ; 1548             ;
; Average fan-out          ; 2.58             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |mainProject                              ; 315 (2)             ; 131 (0)                   ; 50          ; 0            ; 0       ; 0         ; 0         ; 64   ; 0            ; |mainProject                                                                                                     ; mainProject     ; work         ;
;    |LEDshift:sl1|                         ; 74 (73)             ; 19 (18)                   ; 50          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|LEDshift:sl1                                                                                        ; LEDshift        ; work         ;
;       |altshift_taps:preload5_rtl_0|      ; 1 (0)               ; 1 (0)                     ; 50          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|LEDshift:sl1|altshift_taps:preload5_rtl_0                                                           ; altshift_taps   ; work         ;
;          |shift_taps_krm:auto_generated|  ; 1 (0)               ; 1 (0)                     ; 50          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated                             ; shift_taps_krm  ; work         ;
;             |altsyncram_oh81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 50          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated|altsyncram_oh81:altsyncram2 ; altsyncram_oh81 ; work         ;
;             |cntr_usf:cntr1|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated|cntr_usf:cntr1              ; cntr_usf        ; work         ;
;    |bintoBCD7b:bbcd1|                     ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|bintoBCD7b:bbcd1                                                                                    ; bintoBCD7b      ; work         ;
;    |bintoBCD7b:bbcd2|                     ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|bintoBCD7b:bbcd2                                                                                    ; bintoBCD7b      ; work         ;
;    |counter1:c2|                          ; 43 (43)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|counter1:c2                                                                                         ; counter1        ; work         ;
;    |counter:c1|                           ; 47 (47)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|counter:c1                                                                                          ; counter         ; work         ;
;    |decode7447:comb_17|                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|decode7447:comb_17                                                                                  ; decode7447      ; work         ;
;    |decode7447:comb_18|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|decode7447:comb_18                                                                                  ; decode7447      ; work         ;
;    |decode7447:comb_19|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|decode7447:comb_19                                                                                  ; decode7447      ; work         ;
;    |decode7447:comb_20|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|decode7447:comb_20                                                                                  ; decode7447      ; work         ;
;    |onefrom16:mu1|                        ; 75 (10)             ; 66 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1                                                                                       ; onefrom16       ; work         ;
;       |moore0000:m1|                      ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0000:m1                                                                          ; moore0000       ; work         ;
;       |moore0001:m2|                      ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0001:m2                                                                          ; moore0001       ; work         ;
;       |moore0010:m3|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0010:m3                                                                          ; moore0010       ; work         ;
;       |moore0011:m4|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0011:m4                                                                          ; moore0011       ; work         ;
;       |moore0100:m5|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0100:m5                                                                          ; moore0100       ; work         ;
;       |moore0101:m6|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0101:m6                                                                          ; moore0101       ; work         ;
;       |moore0110:m7|                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0110:m7                                                                          ; moore0110       ; work         ;
;       |moore0111:m8|                      ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore0111:m8                                                                          ; moore0111       ; work         ;
;       |moore1000:m9|                      ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1000:m9                                                                          ; moore1000       ; work         ;
;       |moore1001:m10|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1001:m10                                                                         ; moore1001       ; work         ;
;       |moore1010:m11|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1010:m11                                                                         ; moore1010       ; work         ;
;       |moore1011:m12|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1011:m12                                                                         ; moore1011       ; work         ;
;       |moore1100:m13|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1100:m13                                                                         ; moore1100       ; work         ;
;       |moore1101:m14|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1101:m14                                                                         ; moore1101       ; work         ;
;       |moore1110:m15|                     ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1110:m15                                                                         ; moore1110       ; work         ;
;       |moore1111:m16|                     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|onefrom16:mu1|moore1111:m16                                                                         ; moore1111       ; work         ;
;    |shiftRegPISO:comb_4|                  ; 3 (3)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|shiftRegPISO:comb_4                                                                                 ; shiftRegPISO    ; work         ;
;       |D_FF:DFF0|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|shiftRegPISO:comb_4|D_FF:DFF0                                                                       ; D_FF            ; work         ;
;       |D_FF:DFF1|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|shiftRegPISO:comb_4|D_FF:DFF1                                                                       ; D_FF            ; work         ;
;       |D_FF:DFF2|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|shiftRegPISO:comb_4|D_FF:DFF2                                                                       ; D_FF            ; work         ;
;       |D_FF:DFF3|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |mainProject|shiftRegPISO:comb_4|D_FF:DFF3                                                                       ; D_FF            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated|altsyncram_oh81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 25           ; 2            ; 25           ; 50   ; None ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1111:m16|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1110:m15|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1101:m14|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1100:m13|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1011:m12|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1010:m11|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1001:m10|current_state                                    ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore1000:m9|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0111:m8|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0110:m7|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0101:m6|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0100:m5|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0011:m4|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0010:m3|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0001:m2|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |mainProject|onefrom16:mu1|moore0000:m1|current_state                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; current_state.C ; current_state.B ; current_state.A ; current_state.R ; current_state.D ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; current_state.R ; 0               ; 0               ; 0               ; 0               ; 0               ;
; current_state.A ; 0               ; 0               ; 1               ; 1               ; 0               ;
; current_state.B ; 0               ; 1               ; 0               ; 1               ; 0               ;
; current_state.C ; 1               ; 0               ; 0               ; 1               ; 0               ;
; current_state.D ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; counter:c1|counter[1]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[2]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[3]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[4]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[6]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[5]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; counter:c1|counter[0]                              ; onefrom16:mu1|Mux0  ; yes                    ;
; Number of user-specified and inferred latches = 7  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+---------------------------------------------+--------------------------------------------------------+
; Register name                               ; Reason for Removal                                     ;
+---------------------------------------------+--------------------------------------------------------+
; onefrom16:mu1|moore1101:m14|current_state.A ; Lost fanout                                            ;
; onefrom16:mu1|moore1100:m13|current_state.R ; Lost fanout                                            ;
; onefrom16:mu1|moore1011:m12|current_state.A ; Lost fanout                                            ;
; onefrom16:mu1|moore1010:m11|current_state.R ; Lost fanout                                            ;
; onefrom16:mu1|moore0101:m6|current_state.R  ; Lost fanout                                            ;
; onefrom16:mu1|moore0100:m5|current_state.A  ; Lost fanout                                            ;
; onefrom16:mu1|moore0011:m4|current_state.R  ; Lost fanout                                            ;
; onefrom16:mu1|moore0010:m3|current_state.A  ; Lost fanout                                            ;
; onefrom16:mu1|moore1111:m16|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1111:m16|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1110:m15|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1110:m15|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1101:m14|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1101:m14|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1100:m13|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1100:m13|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1011:m12|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1011:m12|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1010:m11|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1010:m11|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1001:m10|current_state~4 ; Lost fanout                                            ;
; onefrom16:mu1|moore1001:m10|current_state~5 ; Lost fanout                                            ;
; onefrom16:mu1|moore1000:m9|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore1000:m9|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0111:m8|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0111:m8|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0110:m7|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0110:m7|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0101:m6|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0101:m6|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0100:m5|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0100:m5|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0011:m4|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0011:m4|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0010:m3|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0010:m3|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0001:m2|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0001:m2|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore0000:m1|current_state~4  ; Lost fanout                                            ;
; onefrom16:mu1|moore0000:m1|current_state~5  ; Lost fanout                                            ;
; onefrom16:mu1|moore1001:m10|current_state.R ; Lost fanout                                            ;
; onefrom16:mu1|moore1000:m9|current_state.R  ; Lost fanout                                            ;
; onefrom16:mu1|moore0111:m8|current_state.R  ; Lost fanout                                            ;
; onefrom16:mu1|moore0110:m7|current_state.R  ; Lost fanout                                            ;
; onefrom16:mu1|moore1111:m16|current_state.R ; Merged with onefrom16:mu1|moore1000:m9|current_state.A ;
; onefrom16:mu1|moore0111:m8|current_state.A  ; Merged with onefrom16:mu1|moore0000:m1|current_state.R ;
; Total Number of Removed Registers = 46      ;                                                        ;
+---------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 131   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 36    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                            ;
+------------------------------+-----------------------------+------------+
; Register Name                ; Megafunction                ; Type       ;
+------------------------------+-----------------------------+------------+
; LEDshift:sl1|preload2[0..17] ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; LEDshift:sl1|preload3[0..17] ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; LEDshift:sl1|preload4[0..17] ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; LEDshift:sl1|preload5[0..17] ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; counter:c1|preload2[0..6]    ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; counter:c1|preload3[0..6]    ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; counter:c1|preload4[0..6]    ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
; counter:c1|preload5[0..6]    ; LEDshift:sl1|preload5_rtl_0 ; SHIFT_TAPS ;
+------------------------------+-----------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LEDshift:sl1|altshift_taps:preload5_rtl_0|shift_taps_krm:auto_generated|altsyncram_oh81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0000:m1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0001:m2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0010:m3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0011:m4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0100:m5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0101:m6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0110:m7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore0111:m8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1000:m9 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; R              ; 0     ; Signed Integer                                 ;
; A              ; 1     ; Signed Integer                                 ;
; B              ; 2     ; Signed Integer                                 ;
; C              ; 3     ; Signed Integer                                 ;
; D              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1001:m10 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1010:m11 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1011:m12 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1100:m13 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1101:m14 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1110:m15 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onefrom16:mu1|moore1111:m16 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; R              ; 0     ; Signed Integer                                  ;
; A              ; 1     ; Signed Integer                                  ;
; B              ; 2     ; Signed Integer                                  ;
; C              ; 3     ; Signed Integer                                  ;
; D              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LEDshift:sl1|altshift_taps:preload5_rtl_0 ;
+----------------+----------------+----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                     ;
+----------------+----------------+----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                  ;
; TAP_DISTANCE   ; 4              ; Untyped                                                  ;
; WIDTH          ; 25             ; Untyped                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                  ;
; CBXI_PARAMETER ; shift_taps_krm ; Untyped                                                  ;
+----------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                    ;
+----------------------------+-------------------------------------------+
; Name                       ; Value                                     ;
+----------------------------+-------------------------------------------+
; Number of entity instances ; 1                                         ;
; Entity Instance            ; LEDshift:sl1|altshift_taps:preload5_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                         ;
;     -- TAP_DISTANCE        ; 4                                         ;
;     -- WIDTH               ; 25                                        ;
+----------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 131                         ;
;     CLR               ; 80                          ;
;     CLR SCLR          ; 11                          ;
;     ENA               ; 29                          ;
;     ENA CLR           ; 7                           ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 321                         ;
;     arith             ; 15                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 306                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 133                         ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 136                         ;
; cycloneiii_ram_block  ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Oct 03 08:53:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: D:/ass1/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_sequence_detector_moore_fsm_verilog.v
    Info (12023): Found entity 1: tb_Sequence_Detector_Moore_FSM_Verilog File: D:/ass1/tb_Sequence_Detector_Moore_FSM_Verilog.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file srpiso.v
    Info (12023): Found entity 1: srPISO File: D:/ass1/srPISO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftregproto.v
    Info (12023): Found entity 1: shiftregproto File: D:/ass1/shiftregproto.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftregpiso.v
    Info (12023): Found entity 1: shiftRegPISO File: D:/ass1/shiftRegPISO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftled.v
    Info (12023): Found entity 1: shiftLED File: D:/ass1/shiftLED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: shift_reg File: D:/ass1/shift_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sequence_detector_moore_verilog.v
    Info (12023): Found entity 1: Sequence_Detector_MOORE_Verilog File: D:/ass1/Sequence_Detector_MOORE_Verilog.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file regpipo.v
    Info (12023): Found entity 1: regPIPO File: D:/ass1/regPIPO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file quads1.v
    Info (12023): Found entity 1: quads1 File: D:/ass1/quads1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file piso1.v
    Info (12023): Found entity 1: piso1 File: D:/ass1/piso1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file onefrom16.v
    Info (12023): Found entity 1: onefrom16 File: D:/ass1/onefrom16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1111.v
    Info (12023): Found entity 1: moore1111 File: D:/ass1/moore1111.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1110.v
    Info (12023): Found entity 1: moore1110 File: D:/ass1/moore1110.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1101.v
    Info (12023): Found entity 1: moore1101 File: D:/ass1/moore1101.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1100.v
    Info (12023): Found entity 1: moore1100 File: D:/ass1/moore1100.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1011.v
    Info (12023): Found entity 1: moore1011 File: D:/ass1/moore1011.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1010.v
    Info (12023): Found entity 1: moore1010 File: D:/ass1/moore1010.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1001.v
    Info (12023): Found entity 1: moore1001 File: D:/ass1/moore1001.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore1000.v
    Info (12023): Found entity 1: moore1000 File: D:/ass1/moore1000.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0111.v
    Info (12023): Found entity 1: moore0111 File: D:/ass1/moore0111.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0110.v
    Info (12023): Found entity 1: moore0110 File: D:/ass1/moore0110.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0101.v
    Info (12023): Found entity 1: moore0101 File: D:/ass1/moore0101.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0100.v
    Info (12023): Found entity 1: moore0100 File: D:/ass1/moore0100.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0011.v
    Info (12023): Found entity 1: moore0011 File: D:/ass1/moore0011.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0010.v
    Info (12023): Found entity 1: moore0010 File: D:/ass1/moore0010.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0001.v
    Info (12023): Found entity 1: moore0001 File: D:/ass1/moore0001.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore0000.v
    Info (12023): Found entity 1: moore0000 File: D:/ass1/moore0000.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moore.v
    Info (12023): Found entity 1: moore File: D:/ass1/moore.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainproject.v
    Info (12023): Found entity 1: mainProject File: D:/ass1/mainProject.v Line: 1
Warning (10090): Verilog HDL syntax warning at LEDshift.v(55): extra block comment delimiter characters /* within block comment File: D:/ass1/LEDshift.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file ledshift.v
    Info (12023): Found entity 1: LEDshift File: D:/ass1/LEDshift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyled.v
    Info (12023): Found entity 1: keyled File: D:/ass1/keyled.v Line: 1
Warning (12018): Entity "DFF" will be ignored because it conflicts with Quartus Prime primitive name File: D:/ass1/DFF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dff.v
Info (12021): Found 1 design units, including 1 entities, in source file delay1.v
    Info (12023): Found entity 1: delay1 File: D:/ass1/delay1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: D:/ass1/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode7447.v
    Info (12023): Found entity 1: decode7447 File: D:/ass1/decode7447.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: D_FF File: D:/ass1/D_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpgen.v
    Info (12023): Found entity 1: cpgen File: D:/ass1/cpgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter1.v
    Info (12023): Found entity 1: counter1 File: D:/ass1/counter1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: D:/ass1/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd7b.v
    Info (12023): Found entity 1: bintoBCD7b File: D:/ass1/bintoBCD7b.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for "p" File: D:/ass1/piso1.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for "sl" File: D:/ass1/piso1.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(7): created implicit net for "n" File: D:/ass1/piso1.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(8): created implicit net for "r" File: D:/ass1/piso1.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(9): created implicit net for "s" File: D:/ass1/piso1.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(10): created implicit net for "t" File: D:/ass1/piso1.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(11): created implicit net for "u" File: D:/ass1/piso1.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(12): created implicit net for "v" File: D:/ass1/piso1.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(13): created implicit net for "w" File: D:/ass1/piso1.v Line: 13
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(14): created implicit net for "y" File: D:/ass1/piso1.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at piso1.v(15): created implicit net for "z" File: D:/ass1/piso1.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at cpgen.v(9): created implicit net for "clock_out" File: D:/ass1/cpgen.v Line: 9
Critical Warning (10846): Verilog HDL Instantiation warning at test.v(12): instance has no name File: D:/ass1/test.v Line: 12
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(26): instance has no name File: D:/ass1/mainProject.v Line: 26
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(28): instance has no name File: D:/ass1/mainProject.v Line: 28
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(46): instance has no name File: D:/ass1/mainProject.v Line: 46
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(47): instance has no name File: D:/ass1/mainProject.v Line: 47
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(48): instance has no name File: D:/ass1/mainProject.v Line: 48
Critical Warning (10846): Verilog HDL Instantiation warning at mainProject.v(49): instance has no name File: D:/ass1/mainProject.v Line: 49
Critical Warning (10846): Verilog HDL Instantiation warning at delay1.v(15): instance has no name File: D:/ass1/delay1.v Line: 15
Critical Warning (10846): Verilog HDL Instantiation warning at delay.v(15): instance has no name File: D:/ass1/delay.v Line: 15
Info (12127): Elaborating entity "mainProject" for the top level hierarchy
Info (12128): Elaborating entity "keyled" for hierarchy "keyled:comb_3" File: D:/ass1/mainProject.v Line: 26
Info (12128): Elaborating entity "shiftRegPISO" for hierarchy "shiftRegPISO:comb_4" File: D:/ass1/mainProject.v Line: 28
Info (12128): Elaborating entity "D_FF" for hierarchy "shiftRegPISO:comb_4|D_FF:DFF0" File: D:/ass1/shiftRegPISO.v Line: 8
Info (12128): Elaborating entity "counter" for hierarchy "counter:c1" File: D:/ass1/mainProject.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at counter.v(26): variable "counter_up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/ass1/counter.v Line: 26
Warning (10240): Verilog HDL Always Construct warning at counter.v(23): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[0]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[1]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[2]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[3]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[4]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[5]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (10041): Inferred latch for "counter[6]" at counter.v(23) File: D:/ass1/counter.v Line: 23
Info (12128): Elaborating entity "counter1" for hierarchy "counter1:c2" File: D:/ass1/mainProject.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at counter1.v(27): variable "counter_up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/ass1/counter1.v Line: 27
Info (12128): Elaborating entity "LEDshift" for hierarchy "LEDshift:sl1" File: D:/ass1/mainProject.v Line: 40
Info (12128): Elaborating entity "onefrom16" for hierarchy "onefrom16:mu1" File: D:/ass1/mainProject.v Line: 41
Info (12128): Elaborating entity "moore0000" for hierarchy "onefrom16:mu1|moore0000:m1" File: D:/ass1/onefrom16.v Line: 9
Info (12128): Elaborating entity "moore0001" for hierarchy "onefrom16:mu1|moore0001:m2" File: D:/ass1/onefrom16.v Line: 10
Info (12128): Elaborating entity "moore0010" for hierarchy "onefrom16:mu1|moore0010:m3" File: D:/ass1/onefrom16.v Line: 11
Info (12128): Elaborating entity "moore0011" for hierarchy "onefrom16:mu1|moore0011:m4" File: D:/ass1/onefrom16.v Line: 12
Info (12128): Elaborating entity "moore0100" for hierarchy "onefrom16:mu1|moore0100:m5" File: D:/ass1/onefrom16.v Line: 13
Info (12128): Elaborating entity "moore0101" for hierarchy "onefrom16:mu1|moore0101:m6" File: D:/ass1/onefrom16.v Line: 14
Info (12128): Elaborating entity "moore0110" for hierarchy "onefrom16:mu1|moore0110:m7" File: D:/ass1/onefrom16.v Line: 15
Info (12128): Elaborating entity "moore0111" for hierarchy "onefrom16:mu1|moore0111:m8" File: D:/ass1/onefrom16.v Line: 16
Info (12128): Elaborating entity "moore1000" for hierarchy "onefrom16:mu1|moore1000:m9" File: D:/ass1/onefrom16.v Line: 17
Info (12128): Elaborating entity "moore1001" for hierarchy "onefrom16:mu1|moore1001:m10" File: D:/ass1/onefrom16.v Line: 18
Info (12128): Elaborating entity "moore1010" for hierarchy "onefrom16:mu1|moore1010:m11" File: D:/ass1/onefrom16.v Line: 19
Info (12128): Elaborating entity "moore1011" for hierarchy "onefrom16:mu1|moore1011:m12" File: D:/ass1/onefrom16.v Line: 20
Info (12128): Elaborating entity "moore1100" for hierarchy "onefrom16:mu1|moore1100:m13" File: D:/ass1/onefrom16.v Line: 21
Info (12128): Elaborating entity "moore1101" for hierarchy "onefrom16:mu1|moore1101:m14" File: D:/ass1/onefrom16.v Line: 22
Info (12128): Elaborating entity "moore1110" for hierarchy "onefrom16:mu1|moore1110:m15" File: D:/ass1/onefrom16.v Line: 23
Info (12128): Elaborating entity "moore1111" for hierarchy "onefrom16:mu1|moore1111:m16" File: D:/ass1/onefrom16.v Line: 24
Info (12128): Elaborating entity "bintoBCD7b" for hierarchy "bintoBCD7b:bbcd1" File: D:/ass1/mainProject.v Line: 43
Warning (10230): Verilog HDL assignment warning at bintoBCD7b.v(12): truncated value with size 32 to match size of target (4) File: D:/ass1/bintoBCD7b.v Line: 12
Warning (10230): Verilog HDL assignment warning at bintoBCD7b.v(11): truncated value with size 32 to match size of target (4) File: D:/ass1/bintoBCD7b.v Line: 11
Info (12128): Elaborating entity "decode7447" for hierarchy "decode7447:comb_17" File: D:/ass1/mainProject.v Line: 46
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "LEDshift:sl1|preload5_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 25
Info (12130): Elaborated megafunction instantiation "LEDshift:sl1|altshift_taps:preload5_rtl_0"
Info (12133): Instantiated megafunction "LEDshift:sl1|altshift_taps:preload5_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "25"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_krm.tdf
    Info (12023): Found entity 1: shift_taps_krm File: D:/ass1/db/shift_taps_krm.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oh81.tdf
    Info (12023): Found entity 1: altsyncram_oh81 File: D:/ass1/db/altsyncram_oh81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf
    Info (12023): Found entity 1: cntr_usf File: D:/ass1/db/cntr_usf.tdf Line: 26
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "LEDshift:sl1|A[0]" is converted into an equivalent circuit using register "LEDshift:sl1|A[0]~_emulated" and latch "LEDshift:sl1|A[0]~1" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[1]" is converted into an equivalent circuit using register "LEDshift:sl1|A[1]~_emulated" and latch "LEDshift:sl1|A[1]~6" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[2]" is converted into an equivalent circuit using register "LEDshift:sl1|A[2]~_emulated" and latch "LEDshift:sl1|A[2]~11" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[3]" is converted into an equivalent circuit using register "LEDshift:sl1|A[3]~_emulated" and latch "LEDshift:sl1|A[3]~16" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[4]" is converted into an equivalent circuit using register "LEDshift:sl1|A[4]~_emulated" and latch "LEDshift:sl1|A[4]~21" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[5]" is converted into an equivalent circuit using register "LEDshift:sl1|A[5]~_emulated" and latch "LEDshift:sl1|A[5]~26" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[6]" is converted into an equivalent circuit using register "LEDshift:sl1|A[6]~_emulated" and latch "LEDshift:sl1|A[6]~31" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[7]" is converted into an equivalent circuit using register "LEDshift:sl1|A[7]~_emulated" and latch "LEDshift:sl1|A[7]~36" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[8]" is converted into an equivalent circuit using register "LEDshift:sl1|A[8]~_emulated" and latch "LEDshift:sl1|A[8]~41" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[9]" is converted into an equivalent circuit using register "LEDshift:sl1|A[9]~_emulated" and latch "LEDshift:sl1|A[9]~46" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[10]" is converted into an equivalent circuit using register "LEDshift:sl1|A[10]~_emulated" and latch "LEDshift:sl1|A[10]~51" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[11]" is converted into an equivalent circuit using register "LEDshift:sl1|A[11]~_emulated" and latch "LEDshift:sl1|A[11]~56" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[12]" is converted into an equivalent circuit using register "LEDshift:sl1|A[12]~_emulated" and latch "LEDshift:sl1|A[12]~61" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[13]" is converted into an equivalent circuit using register "LEDshift:sl1|A[13]~_emulated" and latch "LEDshift:sl1|A[13]~66" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[14]" is converted into an equivalent circuit using register "LEDshift:sl1|A[14]~_emulated" and latch "LEDshift:sl1|A[14]~71" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[15]" is converted into an equivalent circuit using register "LEDshift:sl1|A[15]~_emulated" and latch "LEDshift:sl1|A[15]~76" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[16]" is converted into an equivalent circuit using register "LEDshift:sl1|A[16]~_emulated" and latch "LEDshift:sl1|A[16]~81" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "LEDshift:sl1|A[17]" is converted into an equivalent circuit using register "LEDshift:sl1|A[17]~_emulated" and latch "LEDshift:sl1|A[17]~86" File: D:/ass1/LEDshift.v Line: 17
    Warning (13310): Register "counter1:c2|counter_up[6]" is converted into an equivalent circuit using register "counter1:c2|counter_up[6]~_emulated" and latch "counter1:c2|counter_up[6]~1" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[5]" is converted into an equivalent circuit using register "counter1:c2|counter_up[5]~_emulated" and latch "counter1:c2|counter_up[5]~6" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[4]" is converted into an equivalent circuit using register "counter1:c2|counter_up[4]~_emulated" and latch "counter1:c2|counter_up[4]~11" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[3]" is converted into an equivalent circuit using register "counter1:c2|counter_up[3]~_emulated" and latch "counter1:c2|counter_up[3]~16" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[2]" is converted into an equivalent circuit using register "counter1:c2|counter_up[2]~_emulated" and latch "counter1:c2|counter_up[2]~21" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[1]" is converted into an equivalent circuit using register "counter1:c2|counter_up[1]~_emulated" and latch "counter1:c2|counter_up[1]~26" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter1:c2|counter_up[0]" is converted into an equivalent circuit using register "counter1:c2|counter_up[0]~_emulated" and latch "counter1:c2|counter_up[0]~31" File: D:/ass1/counter1.v Line: 13
    Warning (13310): Register "counter:c1|counter_up[0]" is converted into an equivalent circuit using register "counter:c1|counter_up[0]~_emulated" and latch "counter:c1|counter_up[0]~1" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[1]" is converted into an equivalent circuit using register "counter:c1|counter_up[1]~_emulated" and latch "counter:c1|counter_up[1]~6" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[2]" is converted into an equivalent circuit using register "counter:c1|counter_up[2]~_emulated" and latch "counter:c1|counter_up[2]~11" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[3]" is converted into an equivalent circuit using register "counter:c1|counter_up[3]~_emulated" and latch "counter:c1|counter_up[3]~16" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[4]" is converted into an equivalent circuit using register "counter:c1|counter_up[4]~_emulated" and latch "counter:c1|counter_up[4]~21" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[6]" is converted into an equivalent circuit using register "counter:c1|counter_up[6]~_emulated" and latch "counter:c1|counter_up[6]~26" File: D:/ass1/counter.v Line: 14
    Warning (13310): Register "counter:c1|counter_up[5]" is converted into an equivalent circuit using register "counter:c1|counter_up[5]~_emulated" and latch "counter:c1|counter_up[5]~31" File: D:/ass1/counter.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ass1/output_files/ass1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 434 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 345 logic cells
    Info (21064): Implemented 25 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Thu Oct 03 08:53:32 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ass1/output_files/ass1.map.smsg.


