Analysis & Synthesis report for main
Sun Mar  2 23:19:06 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar  2 23:19:06 2025              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Revision Name                      ; main                                               ;
; Top-level Entity Name              ; main                                               ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; 0                                                  ;
;     Total combinational functions  ; 0                                                  ;
;     Dedicated logic registers      ; 0                                                  ;
; Total registers                    ; 0                                                  ;
; Total pins                         ; 21                                                 ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 0                                                  ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; U:/sdmay25-29/Quartus Prime Projects/main/main.bdf            ;         ;
; ram_buff.v                       ; yes             ; User Verilog HDL File              ; U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v          ;         ;
; addr_plus_one.bdf                ; yes             ; User Block Diagram/Schematic File  ; U:/sdmay25-29/Quartus Prime Projects/main/addr_plus_one.bdf   ;         ;
; reg_5bit.bdf                     ; yes             ; User Block Diagram/Schematic File  ; U:/sdmay25-29/Quartus Prime Projects/main/reg_5bit.bdf        ;         ;
; two_bit_counter.bdf              ; yes             ; User Block Diagram/Schematic File  ; U:/sdmay25-29/Quartus Prime Projects/main/two_bit_counter.bdf ;         ;
; mux_2to1_5bit.v                  ; yes             ; User Verilog HDL File              ; U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_5bit.v     ;         ;
; mux_2to1_6bit.v                  ; yes             ; User Verilog HDL File              ; U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_6bit.v     ;         ;
; addersubtractor.v                ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/addersubtractor.v   ;         ;
; mux_2_to_1.v                     ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/mux_2_to_1.v        ;         ;
; ram.v                            ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/ram.v               ;         ;
; timing_module.v                  ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/timing_module.v     ;         ;
; counter.v                        ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/counter.v           ;         ;
; four_bit_counter.v               ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/four_bit_counter.v  ;         ;
; adder_4bit.v                     ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/adder_4bit.v        ;         ;
; full_adder.v                     ; yes             ; Auto-Found Verilog HDL File        ; U:/sdmay25-29/Quartus Prime Projects/main/full_adder.v        ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 21    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 21    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |main                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 21   ; 0            ; |main               ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 21                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sun Mar  2 23:18:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file demux_3to8.v
    Info (12023): Found entity 1: demux_3to8 File: U:/sdmay25-29/Quartus Prime Projects/main/demux_3to8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.bdf
    Info (12023): Found entity 1: main
Warning (12019): Can't analyze file -- file add_sub_module.v is missing
Warning (12019): Can't analyze file -- file simple_ram.v is missing
Warning (12019): Can't analyze file -- file mux_2to1_8.v is missing
Warning (12019): Can't analyze file -- file hold_shift_module.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram_buff.v
    Info (12023): Found entity 1: ram_buff File: U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg.bdf
    Info (12023): Found entity 1: reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_8bit.bdf
    Info (12023): Found entity 1: reg_8bit
Info (12021): Found 1 design units, including 1 entities, in source file addr_plus_one.bdf
    Info (12023): Found entity 1: addr_plus_one
Warning (12019): Can't analyze file -- file mux_2to1_8bit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reg_5bit.bdf
    Info (12023): Found entity 1: reg_5bit
Info (12021): Found 1 design units, including 1 entities, in source file two_bit_counter.bdf
    Info (12023): Found entity 1: two_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_5bit.v
    Info (12023): Found entity 1: mux_2to1_5bit File: U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_5bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_6bit.v
    Info (12023): Found entity 1: mux_2to1_6bit File: U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_6bit.v Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (275002): No superset bus at connection
Warning (12125): Using design file addersubtractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AdderSubtractor File: U:/sdmay25-29/Quartus Prime Projects/main/addersubtractor.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "AdderSubtractor", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: AdderSubtractor.bdf
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "AdderSubtractor:inst"
Warning (12125): Using design file mux_2_to_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_2_to_1 File: U:/sdmay25-29/Quartus Prime Projects/main/mux_2_to_1.v Line: 1
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "AdderSubtractor:inst|mux_2_to_1:b2v_inst18" File: U:/sdmay25-29/Quartus Prime Projects/main/addersubtractor.v Line: 81
Warning (12125): Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ram File: U:/sdmay25-29/Quartus Prime Projects/main/ram.v Line: 1
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst5"
Warning (10036): Verilog HDL or VHDL warning at ram.v(14): object "data_out" assigned a value but never read File: U:/sdmay25-29/Quartus Prime Projects/main/ram.v Line: 14
Warning (12125): Using design file timing_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timing_module File: U:/sdmay25-29/Quartus Prime Projects/main/timing_module.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "timing_module", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: timing_module.bdf
Info (12128): Elaborating entity "timing_module" for hierarchy "timing_module:inst20"
Warning (12125): Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter File: U:/sdmay25-29/Quartus Prime Projects/main/counter.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "counter", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: counter.bdf
Info (12128): Elaborating entity "counter" for hierarchy "timing_module:inst20|counter:b2v_inst" File: U:/sdmay25-29/Quartus Prime Projects/main/timing_module.v Line: 69
Warning (12125): Using design file four_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: four_bit_counter File: U:/sdmay25-29/Quartus Prime Projects/main/four_bit_counter.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "four_bit_counter", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: four_bit_counter.bdf
Info (12128): Elaborating entity "four_bit_counter" for hierarchy "timing_module:inst20|counter:b2v_inst|four_bit_counter:b2v_inst" File: U:/sdmay25-29/Quartus Prime Projects/main/counter.v Line: 48
Info (12128): Elaborating entity "two_bit_counter" for hierarchy "timing_module:inst20|counter:b2v_inst|two_bit_counter:b2v_inst2" File: U:/sdmay25-29/Quartus Prime Projects/main/counter.v Line: 58
Info (12128): Elaborating entity "ram_buff" for hierarchy "ram_buff:inst7"
Warning (10230): Verilog HDL assignment warning at ram_buff.v(7): truncated value with size 8 to match size of target (5) File: U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v Line: 7
Info (12128): Elaborating entity "reg_5bit" for hierarchy "reg_5bit:inst26"
Info (12128): Elaborating entity "mux_2to1_5bit" for hierarchy "mux_2to1_5bit:inst30"
Info (12128): Elaborating entity "mux_2to1_6bit" for hierarchy "mux_2to1_6bit:inst23"
Info (12128): Elaborating entity "addr_plus_one" for hierarchy "addr_plus_one:inst90"
Warning (12125): Using design file adder_4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: adder_4bit File: U:/sdmay25-29/Quartus Prime Projects/main/adder_4bit.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "adder_4bit", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: adder_4bit.bdf
Info (12128): Elaborating entity "adder_4bit" for hierarchy "addr_plus_one:inst90|adder_4bit:inst5"
Warning (12125): Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: full_adder File: U:/sdmay25-29/Quartus Prime Projects/main/full_adder.v Line: 20
Warning (12300): Found the following files while searching for definition of entity "full_adder", but did not use these files because already using a different file containing the entity definition
    Warning (12126): File: full_adder.bdf
Info (12128): Elaborating entity "full_adder" for hierarchy "addr_plus_one:inst90|adder_4bit:inst5|full_adder:b2v_inst" File: U:/sdmay25-29/Quartus Prime Projects/main/adder_4bit.v Line: 66
Info (144001): Generated suppressed messages file U:/sdmay25-29/Quartus Prime Projects/main/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "rst"
    Warning (15610): No output dependent on input pin "ASMSrc"
    Warning (15610): No output dependent on input pin "base_conversion_data[4]"
    Warning (15610): No output dependent on input pin "base_conversion_data[3]"
    Warning (15610): No output dependent on input pin "base_conversion_data[2]"
    Warning (15610): No output dependent on input pin "base_conversion_data[1]"
    Warning (15610): No output dependent on input pin "base_conversion_data[0]"
    Warning (15610): No output dependent on input pin "Transfer"
    Warning (15610): No output dependent on input pin "pin_name1"
    Warning (15610): No output dependent on input pin "AddSubSrc"
    Warning (15610): No output dependent on input pin "base_conversion_sign[4]"
    Warning (15610): No output dependent on input pin "base_conversion_sign[3]"
    Warning (15610): No output dependent on input pin "base_conversion_sign[2]"
    Warning (15610): No output dependent on input pin "base_conversion_sign[1]"
    Warning (15610): No output dependent on input pin "base_conversion_sign[0]"
    Warning (15610): No output dependent on input pin "add_sub_test[4]"
    Warning (15610): No output dependent on input pin "add_sub_test[3]"
    Warning (15610): No output dependent on input pin "add_sub_test[2]"
    Warning (15610): No output dependent on input pin "add_sub_test[1]"
    Warning (15610): No output dependent on input pin "add_sub_test[0]"
Info (21057): Implemented 21 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Sun Mar  2 23:19:07 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/sdmay25-29/Quartus Prime Projects/main/output_files/main.map.smsg.


