// Seed: 2923577322
module module_0;
  wire id_1, id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    output wire  id_0,
    input  wire  id_1,
    input  logic id_2,
    input  tri0  id_3,
    output wor   id_4
);
  logic id_6, id_7, id_8, id_9 = id_2, id_10;
  wire id_11;
  module_0();
  always
    if (id_9) $display(1'd0);
    else id_10 <= id_2 - id_8;
  assign id_10 = 1'b0;
  assign id_10 = 1;
  always $display;
  wire id_12;
  function id_13;
    output id_14;
    id_14 = id_11;
  endfunction
endmodule
