cocci_test_suite() {
	typeof(*ptp) cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 74 */;
	struct nvkm_mmu_ptp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 68 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 44 */;
	struct nvkm_mmu **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 429 */;
	struct nvkm_mmu *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 417 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 417 */;
	const struct nvkm_mmu_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 416 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 416 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 415 */;
	const struct nvkm_subdev_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 408 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 398 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 397 */;
	struct nvkm_mmu_ptp {
		struct nvkm_mmu_pt *pt;
		struct list_head head;
		u8 shift;
		u16 mask;
		u16 free;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 33 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 319 */;
	struct nvkm_mm *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 318 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 265 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 265 */;
	struct nvkm_mmu_pt *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 224 */;
	struct nvkm_mmu_ptc *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 222 */;
	typeof(*pt) cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 190 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 167 */;
	struct nvkm_mmu_pt **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 141 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 120 */;
	struct nvkm_mmu_ptc {
		struct list_head head;
		struct list_head item;
		u32 size;
		u32 refs;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/mmu/base.c 112 */;
}
