Search.setIndex({docnames:["auto_basic/display_info","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/connection_patterns","auto_openfpga/extract_configuration_order","auto_openfpga/floorplan_rendering","auto_openfpga/index","auto_openfpga/rename_modules","auto_openfpga/sg_execution_times","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/base","reference/openfpga/index","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_info.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/connection_patterns.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/floorplan_rendering.rst","auto_openfpga/index.rst","auto_openfpga/rename_modules.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[24,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[24,1,1,""],get_verilog_index:[24,1,1,""],size:[24,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[25,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[25,1,1,""],connect_instance_port:[25,1,1,""],connect_port:[25,1,1,""],is_port_cable:[25,2,1,""],size:[25,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[26,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[26,1,1,""],OptWires:[26,1,1,""],combine_cables:[26,1,1,""],combine_ports:[26,1,1,""],create_feedthrough:[26,1,1,""],create_feedthrough_multiple:[26,1,1,""],create_feedthroughs_ports:[26,1,1,""],create_ft_multiple:[26,1,1,""],create_ft_ports:[26,1,1,""],duplicate_port:[26,1,1,""],remove_port:[26,1,1,""]},"spydrnet_physical.ir.element":{Element:[27,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[27,2,1,""],get_verilog_index:[27,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[29,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[29,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[30,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[30,2,1,""],port:[30,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[31,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[31,2,1,""]},"spydrnet_physical.util":{OpenFPGA_Tile01:[33,0,1,""],get_attr:[35,3,1,""],get_names:[36,3,1,""]},"spydrnet_physical.util.OpenFPGA_Tile01":{_bottom_left_tile:[33,1,1,""],_bottom_right_tile:[33,1,1,""],_bottom_tile:[33,1,1,""],_left_tile:[33,1,1,""],_main_tile:[33,1,1,""],_right_tile:[33,1,1,""],_top_left_tile:[33,1,1,""],_top_right_tile:[33,1,1,""],_top_tile:[33,1,1,""],create_grid_clb_bus:[33,1,1,""],create_grid_clb_feedthroughs:[33,1,1,""],create_tiles:[33,1,1,""],design_top_stat:[33,1,1,""],save_netlist:[33,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,2,3,4,5,6,7,8,9,11,12,13,14,15,26],"00":[4,12],"001":[2,3,4,6,8,11,12],"01":12,"019":[4,5,9,12],"030":[0,4],"050":4,"067":[7,12],"1":[0,7,13,14,15],"10":9,"12":13,"150":9,"16":13,"2":[0,7,15],"20":9,"250":9,"3":[0,7,13,15],"30":9,"4":[0,7,9,13],"40":9,"5":7,"50":9,"566":[12,13],"6":7,"654":12,"9":13,"90":7,"97":13,"class":[24,25,26,27,29,30,31,33],"default":[7,24,25,26,27,29,30,31],"do":[26,30],"export":21,"final":9,"float":26,"function":[1,4,19,21,26,32],"import":[0,2,3,5,6,7,8,9,11,13,28],"int":[24,25],"new":26,"return":[24,25,26,27,29,30,35,36],"short":26,"true":[0,7,9,13,25,26],"try":0,As:30,By:7,For:[0,21],IN:[0,26],If:[26,28],It:26,On:9,The:[9,26,28],To:21,_:[13,26],__main__:13,__name__:13,_annotate_netlist:9,_basic_hierarchy_floorplan:9,_bottom_left_til:33,_bottom_right_til:33,_bottom_til:33,_dup:26,_fishbone_pattern:7,_fishbone_pattern_90:7,_fishbone_pattern_margin:7,_fishbone_pattern_merg:7,_fishbone_pattern_scaling1:7,_fishbone_pattern_scaling2:7,_ft_:26,_i_1:0,_in:26,_initial_design:5,_inst:0,_left_til:33,_main_til:33,_offset:9,_out:26,_output:13,_output_bu:5,_output_wir:5,_right_til:33,_side:9,_top_left_til:33,_top_right_til:33,_top_til:33,_verilog:13,about:26,absorb:26,ad:26,add:[19,28],affili:0,after:22,alia:26,all:[0,1,10,26],allow:22,also:0,an:[0,28],analyz:28,anchor:7,ani:[25,26,31],annot:9,anyth:26,api:18,append:13,ar:[26,28],arg:26,assign:[25,26],assign_c:25,associ:30,attr:35,attribut:35,auto_bas:4,auto_basic_jupyt:1,auto_basic_python:1,auto_openfpga:12,auto_openfpga_jupyt:10,auto_openfpga_python:10,b_:13,base:[24,25,26,27,29,30,31,34],base_dir:13,basic:[7,10,12,17],basic_hierarchi:[5,9,16],becaus:0,beetween:[25,26],belong:25,between:0,bleed:21,block:26,bool:[25,26],bottom:[9,33],browser:21,bu:[13,26,33],bufg:0,bundl:28,bus_in:[5,9,14],bus_out:[9,14],byu:0,c:0,cabl:[5,13,26,28,29,35,36],cable0:5,cable_list:13,cable_nam:26,call:28,callabl:26,can:[0,7,26,28],cannot:30,cbx:33,cbx_1__0_:13,cbx_1__1_:13,cbx_1__2_:13,cbx_1__3_:13,cbx_1__4_:13,cbx_2__0_:13,cbx_2__1_:13,cbx_2__2_:13,cbx_2__3_:13,cbx_3__0_:13,cbx_3__1_:13,cbx_3__2_:13,cbx_3__3_:13,cbx_4__0_:13,cbx_4__1_:13,cbx_4__2_:13,cbx_4__3_:13,cby:33,cby_0__1_:13,cby_0__2_:13,cby_0__3_:13,cby_0__4_:13,cby_1__1_:13,cby_1__2_:13,cby_1__3_:13,cby_1__4_:13,cby_2__1_:13,cby_2__2_:13,cby_2__3_:13,cby_2__4_:13,cby_3__1_:13,cby_3__2_:13,cby_3__3_:13,cby_3__4_:13,cby_4__1_:13,ccl:0,ce:0,chain:[10,12,13],chang:26,check:[25,31],check_all_scalar_connect:13,checked_previous_inst:0,child:0,children:0,circuit:28,clb:33,click:[0,2,3,5,6,7,8,9,11,13],clk:0,clk_ibuf_bufg_inst:0,clk_ibuf_inst:0,clock_tree_insert:[6,12],clockwis:9,clr:0,code:[0,1,2,3,5,6,7,8,9,10,11,13],com:21,combin:26,combine_c:[13,26],combine_port:26,command:[21,22],compon:9,compos:[5,9],configur:[10,12],connect:[0,5,10,12,21,25,26,31],connect_instance_port:25,connect_port:25,connection_pattern:[7,12],connectionpattern:7,consid:[9,25,26],constraint:26,contain:36,convert:[13,33],copi:30,corrospond:30,count:[0,13],crear:26,creat:[0,7,10,12,21,25,26,28,33,38],create_cb_bu:13,create_feedthrough:[5,26],create_feedthrough_multipl:26,create_feedthroughs_port:26,create_ft_multipl:26,create_ft_port:26,create_grid_clb_bu:[13,33],create_grid_clb_feedthrough:[13,33],create_grid_io_bu:13,create_librari:28,create_sb_bu:13,create_til:33,crop_edg:7,current:21,current_inst:0,current_netlist:0,custom:[26,38],d:0,def:[0,13],definit:[0,9,25,28,35,36],demonst:13,demonstr:[2,3,6,7,8,10,11,12],demostr:5,depth:0,design:[0,1,3,4,5,13,19],design_top_stat:[13,33],desir:7,detail:21,develop:21,differ:[7,9,26],dimens:9,direct:[0,9,26,38],directli:[21,30],displai:[1,4],display_info:[0,4],document:28,doe:26,download:[0,1,2,3,5,6,7,8,9,10,11,13],driver:26,dry_run:26,dryrun:26,duplic:26,duplicate_port:26,dwg:9,each:[0,10,12,26],eachv:13,edf:28,edg:21,edif:28,element:[24,28,30],els:26,empti:28,enabl:0,enable_ibuf_inst:0,encod:13,end:30,endmodul:[14,15],error:26,even:0,exampl:[0,2,3,5,6,7,8,9,10,11,13,18,28],exampleir:28,exceed:0,execut:[4,12],exist:26,expect:26,extend:[7,24,25,26,27,29,30,31],extern:26,extrac:[10,12],extract:8,extract_configuration_ord:[8,12],f:13,fals:[25,26,31],fdce:0,feedthough:[5,26],feedthrough:[1,4,26,33],few:26,fig:28,file:[4,12,13,21,28,33],filter:[0,13,26],first:9,fishbon:7,fishbone_pattern:7,fix:13,floorplan:[10,12],floorplan_rend:[9,12],floorplanviz:9,follow:[21,26,28],format:26,found:31,four_bit_count:28,fourbitcount:0,fp:[9,13],fpga:[10,12],fpga_top:[13,33],fpv:13,fro:26,from:[0,1,2,3,4,6,7,9,10,11,12,21,26,30],ft:26,full:[0,2,3,5,6,7,8,9,11,13],galleri:[0,1,2,3,5,6,7,8,9,10,11,13],ganeshgor:21,gener:[0,1,2,3,5,6,8,9,10,11,12,13],genrat:[1,4,7],get:[19,33],get_cabl:[5,13],get_cable_nam:26,get_definit:[0,9],get_fishbon:7,get_floorplan:9,get_index:[24,27,30],get_inst:[0,5,9,13],get_librari:0,get_pin:0,get_port:9,get_port_nam:26,get_svg:9,get_verilog_index:[24,27],git:21,github:[0,21],given:[5,25,26],glob:13,global:[7,21],grid:[10,12,13,33],grid_clb:[13,33],grid_clb_1__1_:13,grid_clb_1__1__clb_bottom_out:13,grid_clb_1__1__clb_left_out:13,grid_clb_1__2_:13,grid_clb_1__2__clb_bottom_out:13,grid_clb_1__2__clb_left_out:13,grid_clb_1__3_:13,grid_clb_1__3__clb_bottom_out:13,grid_clb_1__3__clb_left_out:13,grid_clb_1__4_:13,grid_clb_1__4__clb_bottom_out:13,grid_clb_1__4__clb_left_out:13,grid_clb_2__1_:13,grid_clb_2__1__clb_bottom_out:13,grid_clb_2__1__clb_left_out:13,grid_clb_2__2_:13,grid_clb_2__2__clb_bottom_out:13,grid_clb_2__2__clb_left_out:13,grid_clb_2__3_:13,grid_clb_2__3__clb_bottom_out:13,grid_clb_2__3__clb_left_out:13,grid_clb_2__4_:13,grid_clb_2__4__clb_bottom_out:13,grid_clb_2__4__clb_left_out:13,grid_clb_3__1_:13,grid_clb_3__1__clb_bottom_out:13,grid_clb_3__1__clb_left_out:13,grid_clb_3__2_:13,grid_clb_3__2__clb_bottom_out:13,grid_clb_3__2__clb_left_out:13,grid_clb_3__3_:13,grid_clb_3__3__clb_bottom_out:13,grid_clb_3__3__clb_left_out:13,grid_clb_3__4_:13,grid_clb_3__4__clb_bottom_out:13,grid_clb_3__4__clb_left_out:13,grid_clb_4__1_:13,grid_clb_4__1__clb_bottom_out:13,grid_clb_4__1__clb_left_out:13,grid_clb_4__2_:13,grid_clb_4__2__clb_bottom_out:13,grid_clb_4__2__clb_left_out:13,grid_clb_4__3_:13,grid_clb_4__3__clb_bottom_out:13,grid_clb_4__3__clb_left_out:13,grid_clb_4__4_:13,grid_clb_4__4__clb_bottom_out:13,grid_clb_4__4__clb_left_out:13,grid_exampl:16,grid_io:13,grid_io_bottom:13,grid_io_left:13,grid_io_right:13,grid_io_top:13,group:[1,4],h:[10,12],have:30,hdi_primit:0,height:9,help:26,here:[0,2,3,5,6,7,8,9,11,13,28],hi:0,hierarchi:0,homogen:[10,12],homogeneous_fabr:13,how:[2,3,5,6,7,8,10,11,12,13],htree:7,http:21,i0:0,i1:0,i2:0,i3:0,i4:0,i:[0,13],ibuf:0,imag:0,in0:[9,14,15],in1:[9,14,15],in_coming_pin:0,inc_dec:0,inc_dec_ibuf_inst:0,indent:[0,7,9],index:[18,24,27,29,30],indx:26,inform:[1,4,21],initi:5,initial_port:26,inlineconstraint:9,inner:30,inner_pin:[0,30],innerconnect:25,innerpin:[25,28,30],inport:26,input:[0,14,15,26],insert:[10,12],inspect:26,inst1:[5,26],inst2:5,inst_1_0:[5,9,14],inst_1_11:15,inst_1_12:15,inst_1_1:[9,14],inst_1_21:15,inst_1_22:15,inst_2_0:[5,9,14],inst_2_11:15,inst_2_12:15,inst_2_1:[5,9,14],inst_2_21:15,inst_2_22:15,instal:[19,22],instanc:[0,1,4,9,13,25,26,30,35,36],instance_count:0,instances_list:26,instead:21,instn:26,inter0:15,inter1:15,interfac:19,intermedi:28,intern:[25,26],introduct:18,inv:0,ipynb:[0,2,3,5,6,7,8,9,11,13],ir:[24,25,26,27,28,29,30,31],is_connect:31,is_downto:25,is_leaf:0,is_port_c:25,is_scalar:25,itertool:13,its:[0,9],jensrestemei:0,join:13,jupyt:[0,1,2,3,5,6,7,8,9,10,11,13],just:26,kwarg:26,lambda:[0,13,26],larg:0,latest:21,lb:13,left:[9,33],left_tre:7,level:[0,13],librari:[0,7,28,33],libraries_definit:0,like:[7,21,22,28],list:[0,26,35,36],load:[22,26],load_example_netlist_by_nam:0,load_netlist_by_nam:[5,9],loc_i:9,loc_x:9,local:21,locat:[9,26,33],log:38,lower:25,lower_index:25,lut1:0,lut3:0,lut4:0,lut5:0,m:21,made:[26,28],mai:0,main:[13,33],margin:7,maximum:0,mb:[4,12],memori:28,merg:[1,4,7,26],merge_inst:[2,4],merge_multiple_inst:[3,4],method:26,mid11:15,mid12:15,mid21:15,mid22:15,minim:0,minut:[0,2,3,5,6,7,8,9,11,13],modifi:30,modul:[9,10,12,14,15,18,21,33],module1:[9,14,15],module2:[9,14,15],more:21,multipl:[13,26],must:26,my_netlist:0,name:[0,13,25,26,36],namedtemporaryfil:13,need:26,net:13,netlist:[1,4,5,8,9,13,18,19,21,28,33],new_cabl:26,new_cable_nam:26,new_port:26,newli:26,newport:26,next:[0,5,9],next_inst:0,no_driv:26,no_load:26,none:[0,25,26,30],note:0,notebook:[0,1,2,3,5,6,7,8,9,10,11,13],notimpl:[2,3,6,8,11],number:[0,25,29],o:0,object:[9,26,30,35,36],obtain:13,obuf:0,offset:9,one:[21,26],onli:26,open:13,openfpga:[12,17,32],openfpga_tile01:[13,33],optim:26,optimis:26,option:[7,26],optpin:26,optwir:26,order:[10,12,26],origin:[7,9],os:[2,3,5,6,8,9,11,13],other:26,out0:[9,14,15],out1:15,out:[0,2,3,6,8,9,11,13,14,15,26],out_going_pin:0,out_obuf:0,out_reg:0,outer:30,outerpin:28,outport:26,output1:5,output2:5,output:[0,7,14,15,26],outsid:0,overrid:26,overview:28,p:13,p_manag:7,packag:21,page:18,paramet:[25,26,35,36],parent:29,parrent:9,pars:[13,28],parser:28,part:30,pass:[26,35,36],path:[2,3,5,6,8,9,11,13],patten:33,pattern:[10,12],perform:[19,26],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,29,30,31,32,33,34,35,36,37,38],pin2:0,pin:[13,26,28,30],pip:21,place:9,pleas:21,plugin:19,point:9,port:[0,9,13,25,26,30,35,36],port_nam:26,post:26,pprint:[9,13],pretti:[7,9],previous_inst:0,primit:0,primitives_librari:0,print:[0,2,3,6,8,11],print_connect:0,project:19,properti:[9,24,25,26,27,30,31,36],propperti:36,provid:[25,26],py:[0,2,3,4,5,6,7,8,9,11,12,13],python3:21,python:[0,1,2,3,5,6,7,8,9,10,11,13,22,24,27,28,30],q:0,quiet:26,r:13,rais:26,read:13,readlin:13,rectangular:9,recurs:0,refer:[0,5,9,13,18],relat:[17,19,21],releas:21,remov:[13,26],remove_c:13,remove_port:26,renam:[10,12],rename_modul:[11,12],render:[10,12,21],render_pattern:7,repo:21,repositori:0,repres:28,represent:[26,28],reset:7,respect:9,restructur:[8,17],result:38,revers:25,right:[9,33],right_tre:7,rotat:7,rout:[7,13],routinlg:13,rst:0,rst_ibuf_inst:0,run:[0,2,3,5,6,7,8,9,11,13,21],s:0,same:28,sampl:18,save:[13,33],save_netlist:[13,33],savea:[7,9],sb:33,sb_0__0_:13,sb_0__1_:13,sb_0__4_:13,sb_1__0_:13,sb_1__1_:13,sb_1__4_:13,sb_4__0_:13,sb_4__1_:13,sb_4__4_:13,sb_:13,scalar:[5,26],scale:7,script:[0,2,3,5,6,7,8,9,11,13],sdn:[0,2,3,5,6,8,9,11,13,26,28],sdnphy:[2,3,5,6,8,9,11,13,22],search:18,second:[0,2,3,5,6,7,8,9,11,13],see:0,seek:13,select:0,self:25,shell:19,show:28,side:9,signal:7,simpl:28,simpler:0,singl:[1,4,26],size:[13,24,25],some:0,sourc:[0,1,2,3,5,6,7,8,9,10,11,13,24,25,26,27,29,30,31,33,35,36],source_fil:13,specif:[26,35],sphinx:[0,1,2,3,5,6,7,8,9,10,11,13],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,29,30,31,32,33,34,35,36,37,38],spydrnet_phys:[2,3,5,6,7,8,9,11,13,21,24,25,26,27,29,30,31,33],start:19,stat:13,statist:33,str:[0,13,26,35,36],strcutur:13,structur:[13,26],sub_modul:13,sufffix:26,suffix:[13,26],summari:32,support:7,svg:[7,9,21],svgwrite:21,t:0,tempfil:13,temporari:13,test:18,thei:26,thi:[2,3,5,6,7,8,13,24,25,26,27,28,29,30,31],through:26,tilabl:[10,12],tile:[10,12,33],tile_1__1_:15,tile_1__2_:15,tile_2__1_:15,tile_2__2_:15,tile_:13,tile_cr:[12,13],tileabl:6,time:[0,2,3,5,6,7,8,9,11,13],titl:7,todo:[2,3,6,8,11],togther:26,tool:[0,28],top:[5,9,13,14,15,33],top_inst:[0,5,9],top_modul:[13,33],total:[0,2,3,4,5,6,7,8,9,11,12,13],transal:7,transform:[7,19,28],translat:7,tree:[10,12],tupl:26,two:[1,4,26],type:[25,26,35,36],unchang:26,under:21,undriven:13,unit:18,upper:25,us:[0,26,28],user:[21,30],usng:7,util:[0,7,9,13,32,33],v:[5,9,13],vector:[5,26],verilog:[9,10,12,18,24,27,33],version:21,visit:21,visual:19,wai:28,websock:21,websocket:21,what:0,which:[7,19,26],whihc:9,width:9,wire0:[5,14],wire:[0,5,13,14,15,25,26,29,31,33],wire_bu:14,wire_feedthrough:[4,5],without:26,work:[0,33],would:28,write:13,write_constrain:9,x:[0,13],x_margin:7,you:[22,28],zip:[1,10]},titles:["Display Netlist Information Functions","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Connection Pattern Generation","Extracing configuration chain order from each module","Demonstrate how to render basic floorplan","OpenFPGA Related Restructuring","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","OuterPin","Pin","API Reference","OpenFPGA Base","OpenFPGA Functions","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"function":[0,34,37],api:[28,32],base:33,basic:[1,9,28],basic_hierarchi:14,bundl:24,cabl:25,chain:8,comput:[4,12],configur:8,connect:7,creat:13,definit:26,demonstr:9,depend:21,design:2,displai:0,document:18,each:8,element:27,exampl:[1,17],extrac:8,feedthrough:5,floorplan:9,fpga:[6,11,13],from:[5,8,13],gener:7,genrat:5,get:20,get_attr:35,get_nam:36,grid:6,grid_exampl:15,group:3,h:6,homogen:11,how:9,indic:18,inform:0,innerpin:29,insert:6,instal:21,instanc:[2,3,5],interfac:22,introduct:19,merg:[2,3],modul:[8,11],netlist:[0,16],object:28,openfpga:[10,13,33,34],order:8,outerpin:30,overview:[24,25,26,27,29,30,31,33,34,37],pattern:7,physic:[18,28],pin:31,refer:32,relat:10,renam:11,render:9,restructur:[1,10],sampl:16,shell:22,singl:5,spydrnet:[18,28],spydrnet_phys:[35,36],start:20,summari:28,tabl:18,test:38,tilabl:6,tile:13,time:[4,12],tree:6,two:2,type:28,unit:38,util:[35,36,37],verilog:[13,16],visual:23}})