{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482312615455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482312615455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 11:30:15 2016 " "Processing started: Wed Dec 21 11:30:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482312615455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1482312615455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testpat -c testpat " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testpat -c testpat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1482312615455 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "simulation/modelsim/testpat.vcd 0 ns End of File " "Starting scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222002 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Assembler" 0 -1 1482312617036 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "simulation/modelsim/testpat.vcd 0 ns End of File " "Finished scan of VCD file simulation/modelsim/testpat.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222003 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Assembler" 0 -1 1482312617188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulation/modelsim/SDC1.sdc " "Synopsys Design Constraints File file not found: 'simulation/modelsim/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Assembler" 0 -1 1482312617353 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1482312617353 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|a\[9\]\[0\]\|combout " "Node \"inst2\|a\[9\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b\[0\]\|datac " "Node \"inst2\|b\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|b\[0\]\|combout " "Node \"inst2\|b\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[0\]\[0\]\|datad " "Node \"inst2\|a\[0\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[0\]\[0\]\|combout " "Node \"inst2\|a\[0\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[1\]\[0\]\|datad " "Node \"inst2\|a\[1\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[1\]\[0\]\|combout " "Node \"inst2\|a\[1\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[2\]\[0\]\|datad " "Node \"inst2\|a\[2\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[2\]\[0\]\|combout " "Node \"inst2\|a\[2\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[3\]\[0\]\|datad " "Node \"inst2\|a\[3\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[3\]\[0\]\|combout " "Node \"inst2\|a\[3\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[4\]\[0\]\|datad " "Node \"inst2\|a\[4\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[4\]\[0\]\|combout " "Node \"inst2\|a\[4\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[5\]\[0\]\|datac " "Node \"inst2\|a\[5\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[5\]\[0\]\|combout " "Node \"inst2\|a\[5\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[6\]\[0\]\|datac " "Node \"inst2\|a\[6\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[6\]\[0\]\|combout " "Node \"inst2\|a\[6\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[7\]\[0\]\|datad " "Node \"inst2\|a\[7\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[7\]\[0\]\|combout " "Node \"inst2\|a\[7\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[8\]\[0\]\|datac " "Node \"inst2\|a\[8\]\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[8\]\[0\]\|combout " "Node \"inst2\|a\[8\]\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|a\[9\]\[0\]\|datad " "Node \"inst2\|a\[9\]\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482312617357 ""}  } { { "Ring_oscillator.v" "" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Ring_oscillator.v" 8 -1 0 } } { "Ring_oscillator.v" "" { Text "C:/Users/433Lab/Desktop/TestPatternGenPowerConsumption/Ring_oscillator.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Assembler" 0 -1 1482312617357 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Assembler" 0 -1 1482312617360 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1482312617361 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Assembler" 0 -1 1482312617361 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1482312617369 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1482312617381 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1482312617448 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1482312617487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482312618087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 11:30:18 2016 " "Processing ended: Wed Dec 21 11:30:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482312618087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482312618087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482312618087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1482312618087 ""}
