{
  "Top": "myFuncAccel",
  "RtlTop": "myFuncAccel",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg225",
    "Speed": "-1L"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "size": {
      "index": "0",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "size"
      }
    },
    "dim": {
      "index": "1",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "32",
        "interfaceRef": "dim"
      }
    },
    "threshold": {
      "index": "2",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "threshold"
      }
    },
    "data0": {
      "index": "3",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["16"],
        "multiInterfaceRef": [
          "data0_address0",
          "data0_q0"
        ]
      }
    },
    "data1": {
      "index": "4",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "multiInterfaceRef": [
          "data1_address",
          "data1_datain",
          "data1_dataout",
          "data1_req_din",
          "data1_req_full_n",
          "data1_req_write",
          "data1_rsp_empty_n",
          "data1_rsp_read",
          "data1_size"
        ]
      }
    },
    "data2": {
      "index": "5",
      "type": {
        "kinds": ["pointer"],
        "dataType": "float",
        "dataWidth": "32",
        "multiInterfaceRef": [
          "data2_address",
          "data2_datain",
          "data2_dataout",
          "data2_req_din",
          "data2_req_full_n",
          "data2_req_write",
          "data2_rsp_empty_n",
          "data2_rsp_read",
          "data2_size"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "17901",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports size[*]]",
      "set_false_path -through [get_ports dim[*]]",
      "set_false_path -through [get_ports threshold[*]]",
      "set_false_path -through [get_ports data0[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myFuncAccel",
    "Version": "1.0",
    "DisplayName": "Myfuncaccel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/myIP.c"],
    "Vhdl": [
      "impl\/vhdl\/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel_fcmp_32ns_32ns_1_2_1.vhd",
      "impl\/vhdl\/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/myFuncAccel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/myFuncAccel_fcmp_32ns_32ns_1_2_1.v",
      "impl\/verilog\/myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/myFuncAccel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/myFuncAccel_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/myFuncAccel_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2a\/project\/solution1\/.autopilot\/db\/myFuncAccel.design.xml",
    "DebugDir": "\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2a\/project\/solution1\/.debug",
    "ProtoInst": ["\/home\/epetrakos\/Documents\/GitHub\/HRY591-project\/code\/part2a\/project\/solution1\/.debug\/myFuncAccel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "myFuncAccel_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name myFuncAccel_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myFuncAccel_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myFuncAccel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "data0_address0": {
      "type": "data",
      "dir": "out",
      "width": "4",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "4"
        }},
      "bundle_name": "data0",
      "bundle_role": "address0"
    },
    "data0_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data0",
      "bundle_role": "q0"
    },
    "data1_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "data1",
      "bundle_role": "address"
    },
    "data1_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data1",
      "bundle_role": "datain"
    },
    "data1_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data1",
      "bundle_role": "dataout"
    },
    "data1_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data1",
      "bundle_role": "req_din"
    },
    "data1_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data1",
      "bundle_role": "req_full_n"
    },
    "data1_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data1",
      "bundle_role": "req_write"
    },
    "data1_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data1",
      "bundle_role": "rsp_empty_n"
    },
    "data1_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data1",
      "bundle_role": "rsp_read"
    },
    "data1_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "data1",
      "bundle_role": "size"
    },
    "data2_address": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "data2",
      "bundle_role": "address"
    },
    "data2_datain": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data2",
      "bundle_role": "datain"
    },
    "data2_dataout": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "data2",
      "bundle_role": "dataout"
    },
    "data2_req_din": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data2",
      "bundle_role": "req_din"
    },
    "data2_req_full_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data2",
      "bundle_role": "req_full_n"
    },
    "data2_req_write": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data2",
      "bundle_role": "req_write"
    },
    "data2_rsp_empty_n": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data2",
      "bundle_role": "rsp_empty_n"
    },
    "data2_rsp_read": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "data2",
      "bundle_role": "rsp_read"
    },
    "data2_size": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "data2",
      "bundle_role": "size"
    },
    "dim": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "dim",
      "bundle_role": "default"
    },
    "size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "size",
      "bundle_role": "default"
    },
    "threshold": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "threshold",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "32"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "threshold": {
      "dir": "in",
      "width": "32"
    },
    "data0_address0": {
      "dir": "out",
      "width": "4"
    },
    "data0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data0_q0": {
      "dir": "in",
      "width": "32"
    },
    "data1_req_din": {
      "dir": "out",
      "width": "1"
    },
    "data1_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data1_req_write": {
      "dir": "out",
      "width": "1"
    },
    "data1_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data1_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "data1_address": {
      "dir": "out",
      "width": "32"
    },
    "data1_datain": {
      "dir": "in",
      "width": "32"
    },
    "data1_dataout": {
      "dir": "out",
      "width": "32"
    },
    "data1_size": {
      "dir": "out",
      "width": "32"
    },
    "data2_req_din": {
      "dir": "out",
      "width": "1"
    },
    "data2_req_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data2_req_write": {
      "dir": "out",
      "width": "1"
    },
    "data2_rsp_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data2_rsp_read": {
      "dir": "out",
      "width": "1"
    },
    "data2_address": {
      "dir": "out",
      "width": "32"
    },
    "data2_datain": {
      "dir": "in",
      "width": "32"
    },
    "data2_dataout": {
      "dir": "out",
      "width": "32"
    },
    "data2_size": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myFuncAccel"},
    "Info": {"myFuncAccel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"myFuncAccel": {
        "Latency": {
          "LatencyBest": "17901",
          "LatencyAvg": "104801",
          "LatencyWorst": "264301",
          "PipelineIIMin": "17902",
          "PipelineIIMax": "264302",
          "PipelineII": "17902 ~ 264302",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "LatencyMin": "17900",
            "LatencyMax": "264300",
            "Latency": "17900 ~ 264300",
            "PipelineII": "",
            "PipelineDepthMin": "179",
            "PipelineDepthMax": "2643",
            "PipelineDepth": "179 ~ 2643",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "176",
                "LatencyMax": "2624",
                "Latency": "176 ~ 2624",
                "PipelineII": "",
                "PipelineDepthMin": "44",
                "PipelineDepthMax": "164",
                "PipelineDepth": "44 ~ 164",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "",
                    "LatencyMin": "40",
                    "LatencyMax": "160",
                    "Latency": "40 ~ 160",
                    "PipelineII": "",
                    "PipelineDepth": "10"
                  }]
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "LatencyMin": "4",
                "LatencyMax": "16",
                "Latency": "4 ~ 16",
                "PipelineII": "",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "DSP48E": "5",
          "FF": "975",
          "LUT": "1627",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myFuncAccel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-10-28 18:21:30 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
