// Seed: 1020154171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      (id_1), id_3, 1 < 1 + id_5
  );
  wire id_8;
  wire id_9;
  assign id_9 = id_8;
  wire id_10;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output wor   id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  tri1  id_8,
    output wand  id_9
);
  id_11(
      id_5.id_9 & id_5
  );
  always @(posedge id_8) id_6 = 1;
  supply1 id_12;
  id_13 :
  assert property (@(posedge 1) id_0) id_5 = 1;
  assign id_12 = 1;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
