Analysis & Synthesis report for DE0_NANO
Wed Apr 20 00:08:13 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Apr 20 00:08:12 2016          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; DE0_NANO                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                    ; IP Include File               ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                     ; MTL_PLL.v                     ;
; Altera ; ALTPLL                          ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|RAM_PLL:RAM_PLL_inst                                                                                                                                                                                     ; RAM_PLL.v                     ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                              ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                              ; sdram_control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                             ; sdram_control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                            ; 13.1    ; N/A          ; N/A          ; |DE0_NANO|sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                             ; sdram_control/Sdram_WR_FIFO.v ;
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0                                                                                                                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_Button:button                                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_nios2_gen2               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu                                                                                                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_nios2_gen2_unit          ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu                                                                                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_irq_mapper               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_irq_mapper:irq_mapper                                                                                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_jtag_uart         ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0                                                                                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_LEDS:leds                                                                                                                                                                           ; nios_mtl.qsys                 ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                              ; nios_mtl.qsys                 ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_s1_agent                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_s1_agent_rsp_fifo                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_s1_translator                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                   ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router                                                                                                        ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_003                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_004                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_006                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_007                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_008                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_009                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_010                                                                                                ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                          ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                  ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                             ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                      ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                 ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                            ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_timestamp_s1_agent                                                                                              ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                         ; nios_mtl.qsys                 ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                    ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_onchip_memory2    ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem                                                                                                                                                               ; nios_mtl.qsys                 ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|altera_reset_controller:rst_controller                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_pio               ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_Switch:switch                                                                                                                                                                       ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_sysid_qsys        ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_sysid_qsys_0:sysid_qsys_0                                                                                                                                                           ; nios_mtl.qsys                 ;
; Altera ; altera_avalon_timer             ; 15.0    ; N/A          ; N/A          ; |DE0_NANO|nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp                                                                                                                                                     ; nios_mtl.qsys                 ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Apr 20 00:07:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File sdram_control/Sdram_RD_RAM.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sdram_control/Sdram_RD_RAM.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file 19_4_ip/qbert_map_color.sv
    Info (12023): Found entity 1: Qbert_Map_Color
    Info (12023): Found entity 2: in_game_RGB
    Info (12023): Found entity 3: hitbox_top_generator
    Info (12023): Found entity 4: monster_position
Info (12021): Found 1 design units, including 1 entities, in source file 19_4_ip/qbert_layer.sv
    Info (12023): Found entity 1: qbert_layer
Info (12021): Found 1 design units, including 1 entities, in source file 19_4_ip/mtl_controller_avalon.sv
    Info (12023): Found entity 1: mtl_controller_avalon
Info (12021): Found 3 design units, including 3 entities, in source file 19_4_ip/menu_game.sv
    Info (12023): Found entity 1: Menu_game
    Info (12023): Found entity 2: cube_menu
    Info (12023): Found entity 3: qbert_menu
Info (12021): Found 1 design units, including 1 entities, in source file 19_4_ip/draw_line.sv
    Info (12023): Found entity 1: Draw_Line
Info (12021): Found 1 design units, including 1 entities, in source file 19_4_ip/cube_generator.sv
    Info (12023): Found entity 1: cube_generator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/nios_mtl.v
    Info (12023): Found entity 1: nios_mtl
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_irq_mapper.sv
    Info (12023): Found entity 1: nios_mtl_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_005
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_mtl_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: nios_mtl_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_timer_timestamp.v
    Info (12023): Found entity 1: nios_mtl_timer_timestamp
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_sysid_qsys_0.v
    Info (12023): Found entity 1: nios_mtl_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_onchip_mem.v
    Info (12023): Found entity 1: nios_mtl_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/draw_line.sv
    Info (12023): Found entity 1: Draw_Line
Info (12021): Found 3 design units, including 3 entities, in source file nios_mtl/synthesis/submodules/menu_game.sv
    Info (12023): Found entity 1: Menu_game
    Info (12023): Found entity 2: cube_menu
    Info (12023): Found entity 3: qbert_menu
Info (12021): Found 4 design units, including 4 entities, in source file nios_mtl/synthesis/submodules/qbert_map_color.sv
    Info (12023): Found entity 1: Qbert_Map_Color
    Info (12023): Found entity 2: in_game_RGB
    Info (12023): Found entity 3: hitbox_top_generator
    Info (12023): Found entity 4: monster_position
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/cube_generator.sv
    Info (12023): Found entity 1: cube_generator
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/qbert_layer.sv
    Info (12023): Found entity 1: qbert_layer
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/mtl_controller_avalon.sv
    Info (12023): Found entity 1: mtl_controller_avalon
Info (12021): Found 5 design units, including 5 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_jtag_uart_0.v
    Info (12023): Found entity 1: nios_mtl_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: nios_mtl_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: nios_mtl_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: nios_mtl_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: nios_mtl_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu.v
    Info (12023): Found entity 1: nios_mtl_cpu
Info (12021): Found 21 design units, including 21 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_register_bank_a_module
    Info (12023): Found entity 2: nios_mtl_cpu_cpu_register_bank_b_module
    Info (12023): Found entity 3: nios_mtl_cpu_cpu_nios2_oci_debug
    Info (12023): Found entity 4: nios_mtl_cpu_cpu_nios2_oci_break
    Info (12023): Found entity 5: nios_mtl_cpu_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: nios_mtl_cpu_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: nios_mtl_cpu_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: nios_mtl_cpu_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: nios_mtl_cpu_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: nios_mtl_cpu_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: nios_mtl_cpu_cpu_nios2_oci_pib
    Info (12023): Found entity 15: nios_mtl_cpu_cpu_nios2_oci_im
    Info (12023): Found entity 16: nios_mtl_cpu_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: nios_mtl_cpu_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: nios_mtl_cpu_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: nios_mtl_cpu_cpu_nios2_ocimem
    Info (12023): Found entity 20: nios_mtl_cpu_cpu_nios2_oci
    Info (12023): Found entity 21: nios_mtl_cpu_cpu
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nios_mtl_cpu_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_switch.v
    Info (12023): Found entity 1: nios_mtl_Switch
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_leds.v
    Info (12023): Found entity 1: nios_mtl_LEDS
Info (12021): Found 1 design units, including 1 entities, in source file nios_mtl/synthesis/submodules/nios_mtl_button.v
    Info (12023): Found entity 1: nios_mtl_Button
Info (12021): Found 1 design units, including 1 entities, in source file lt_spi.sv
    Info (12023): Found entity 1: LT_SPI
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: MySPI
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Warning (12019): Can't analyze file -- file sdram_control/Sdram_RD_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Warning (10229): Verilog HDL Expression warning at sdram_control.v(322): truncated literal to match 16 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: sdram_control
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 3 design units, including 3 entities, in source file de0_nano.sv
    Info (12023): Found entity 1: DE0_NANO
    Info (12023): Found entity 2: touch_buffer
    Info (12023): Found entity 3: reset_delay
Info (12021): Found 1 design units, including 1 entities, in source file mtl_pll.v
    Info (12023): Found entity 1: MTL_PLL
Info (12021): Found 1 design units, including 1 entities, in source file ram_pll.v
    Info (12023): Found entity 1: RAM_PLL
Info (12021): Found 1 design units, including 1 entities, in source file loading_rom.v
    Info (12023): Found entity 1: Loading_ROM
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.sv(216): object "bg_img" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO.sv(430): object "pass" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE0_NANO.sv(577): truncated value with size 2 to match size of target (1)
Warning (10034): Output port "EPCS_ASDO" at DE0_NANO.sv(125) has no driver
Warning (10034): Output port "EPCS_DCLK" at DE0_NANO.sv(127) has no driver
Warning (10034): Output port "EPCS_NCSO" at DE0_NANO.sv(128) has no driver
Warning (10034): Output port "G_SENSOR_CS_N" at DE0_NANO.sv(131) has no driver
Warning (10034): Output port "I2C_SCLK" at DE0_NANO.sv(133) has no driver
Warning (10034): Output port "ADC_CS_N" at DE0_NANO.sv(137) has no driver
Warning (10034): Output port "ADC_SADDR" at DE0_NANO.sv(138) has no driver
Warning (10034): Output port "ADC_SCLK" at DE0_NANO.sv(139) has no driver
Info (12128): Elaborating entity "LT_SPI" for hierarchy "LT_SPI:Surf"
Info (12128): Elaborating entity "MTL_PLL" for hierarchy "MTL_PLL:MTL_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MTL_PLL:MTL_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MTL_PLL:MTL_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "33"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "33"
    Info (12134): Parameter "clk1_phase_shift" = "10101"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MTL_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mtl_pll_altpll.v
    Info (12023): Found entity 1: MTL_PLL_altpll
Info (12128): Elaborating entity "MTL_PLL_altpll" for hierarchy "MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "RAM_PLL" for hierarchy "RAM_PLL:RAM_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "RAM_PLL:RAM_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "RAM_PLL:RAM_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=RAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/ram_pll_altpll.v
    Info (12023): Found entity 1: RAM_PLL_altpll
Info (12128): Elaborating entity "RAM_PLL_altpll" for hierarchy "RAM_PLL:RAM_PLL_inst|altpll:altpll_component|RAM_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_inst"
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control:sdram_control_inst"
Warning (10230): Verilog HDL assignment warning at sdram_control.v(342): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at sdram_control.v(390): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "control_interface" for hierarchy "sdram_control:sdram_control_inst|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "sdram_control:sdram_control_inst|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(279): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "sdram_control:sdram_control_inst|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pej1.tdf
    Info (12023): Found entity 1: dcfifo_pej1
Info (12128): Elaborating entity "dcfifo_pej1" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_gd9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe19"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "sdram_control:sdram_control_inst|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_pej1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hgj1.tdf
    Info (12023): Found entity 1: dcfifo_hgj1
Info (12128): Elaborating entity "dcfifo_hgj1" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dm31.tdf
    Info (12023): Found entity 1: altsyncram_dm31
Info (12128): Elaborating entity "altsyncram_dm31" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|altsyncram_dm31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|dffpipe_re9:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_se9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "sdram_control:sdram_control_inst|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hgj1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "nios_mtl" for hierarchy "nios_mtl:u0"
Info (12128): Elaborating entity "nios_mtl_Button" for hierarchy "nios_mtl:u0|nios_mtl_Button:button"
Info (12128): Elaborating entity "nios_mtl_LEDS" for hierarchy "nios_mtl:u0|nios_mtl_LEDS:leds"
Info (12128): Elaborating entity "nios_mtl_Switch" for hierarchy "nios_mtl:u0|nios_mtl_Switch:switch"
Info (12128): Elaborating entity "nios_mtl_cpu" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_test_bench" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_test_bench:the_nios_mtl_cpu_cpu_test_bench"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_register_bank_a_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_a_module:nios_mtl_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_register_bank_b_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_register_bank_b_module:nios_mtl_cpu_cpu_register_bank_b"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_debug" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_debug:the_nios_mtl_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_break" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_break:the_nios_mtl_cpu_cpu_nios2_oci_break"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_xbrk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_xbrk:the_nios_mtl_cpu_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_dbrk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dbrk:the_nios_mtl_cpu_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_itrace" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_itrace:the_nios_mtl_cpu_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_dtrace" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_td_mode" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_dtrace:the_nios_mtl_cpu_cpu_nios2_oci_dtrace|nios_mtl_cpu_cpu_nios2_oci_td_mode:nios_mtl_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_mtl_cpu_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_fifo:the_nios_mtl_cpu_cpu_nios2_oci_fifo|nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_mtl_cpu_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_pib" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_pib:the_nios_mtl_cpu_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_oci_im" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_oci_im:the_nios_mtl_cpu_cpu_nios2_oci_im"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_avalon_reg" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_avalon_reg:the_nios_mtl_cpu_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_nios2_ocimem" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_ociram_sp_ram_module" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_nios2_ocimem:the_nios_mtl_cpu_cpu_nios2_ocimem|nios_mtl_cpu_cpu_ociram_sp_ram_module:nios_mtl_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_wrapper" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_tck" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_tck:the_nios_mtl_cpu_cpu_debug_slave_tck"
Info (12128): Elaborating entity "nios_mtl_cpu_cpu_debug_slave_sysclk" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|nios_mtl_cpu_cpu_debug_slave_sysclk:the_nios_mtl_cpu_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios_mtl:u0|nios_mtl_cpu:cpu|nios_mtl_cpu_cpu:cpu|nios_mtl_cpu_cpu_nios2_oci:the_nios_mtl_cpu_cpu_nios2_oci|nios_mtl_cpu_cpu_debug_slave_wrapper:the_nios_mtl_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_mtl_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0_scfifo_w" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_w:the_nios_mtl_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "nios_mtl_jtag_uart_0_scfifo_r" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|nios_mtl_jtag_uart_0_scfifo_r:the_nios_mtl_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "nios_mtl:u0|nios_mtl_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_mtl_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "mtl_controller_avalon" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0"
Warning (10858): Verilog HDL warning at mtl_controller_avalon.sv(73): object q_rom used but never assigned
Warning (10036): Verilog HDL or VHDL warning at mtl_controller_avalon.sv(74): object "address" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at mtl_controller_avalon.sv(210): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mtl_controller_avalon.sv(236): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mtl_controller_avalon.sv(393): truncated value with size 32 to match size of target (19)
Warning (10030): Net "q_rom" at mtl_controller_avalon.sv(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "e_piece" at mtl_controller_avalon.sv(141) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Qbert_Map_Color" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta"
Warning (10036): Verilog HDL or VHDL warning at Qbert_Map_Color.sv(93): object "R1_X_OFFSET" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Qbert_Map_Color.sv(94): object "R1_Y_OFFSET" assigned a value but never read
Warning (10858): Verilog HDL warning at Qbert_Map_Color.sv(133): object gameover_qb used but never assigned
Warning (10763): Verilog HDL warning at Qbert_Map_Color.sv(334): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10030): Net "soucoupe_xy" at Qbert_Map_Color.sv(52) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "KO_boule_rouge" at Qbert_Map_Color.sv(411) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "KO_cochon" at Qbert_Map_Color.sv(412) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "done_move_sc" at Qbert_Map_Color.sv(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "qb_on_sc" at Qbert_Map_Color.sv(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "gameover_qb" at Qbert_Map_Color.sv(133) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "KO_serpent" at Qbert_Map_Color.sv(409) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "KO_fantome" at Qbert_Map_Color.sv(410) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "coin" at Qbert_Map_Color.sv(34) has no driver
Warning (10034): Output port "state_sc" at Qbert_Map_Color.sv(49) has no driver
Info (12128): Elaborating entity "monster_position" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|monster_position:MP_rank1"
Info (12128): Elaborating entity "hitbox_top_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|hitbox_top_generator:HTG_rank2[0]"
Info (12128): Elaborating entity "qbert_layer" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|qbert_layer:Beta"
Warning (10036): Verilog HDL or VHDL warning at qbert_layer.sv(98): object "start_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at qbert_layer.sv(442): object "gameover_piece" assigned a value but never read
Warning (10858): Verilog HDL warning at qbert_layer.sv(443): object coin_reg used but never assigned
Warning (10230): Verilog HDL assignment warning at qbert_layer.sv(147): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at qbert_layer.sv(432): truncated value with size 4 to match size of target (3)
Warning (10030): Net "coin_reg" at qbert_layer.sv(443) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "cube_generator" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]"
Info (12128): Elaborating entity "Draw_Line" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|cube_generator:rank[0]|Draw_Line:line12"
Info (12128): Elaborating entity "Menu_game" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro"
Info (12128): Elaborating entity "cube_menu" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|cube_menu:Intro"
Info (12128): Elaborating entity "qbert_menu" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|Menu_game:intro|qbert_menu:qbert_M"
Info (12128): Elaborating entity "in_game_RGB" for hierarchy "nios_mtl:u0|mtl_controller_avalon:nios_mtl_controller_0|Qbert_Map_Color:Beta|in_game_RGB:testcool"
Info (12128): Elaborating entity "nios_mtl_onchip_mem" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_mtl_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5000"
    Info (12134): Parameter "numwords_a" = "5000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9lc1.tdf
    Info (12023): Found entity 1: altsyncram_9lc1
Info (12128): Elaborating entity "altsyncram_9lc1" for hierarchy "nios_mtl:u0|nios_mtl_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_9lc1:auto_generated"
Info (12128): Elaborating entity "nios_mtl_sysid_qsys_0" for hierarchy "nios_mtl:u0|nios_mtl_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "nios_mtl_timer_timestamp" for hierarchy "nios_mtl:u0|nios_mtl_timer_timestamp:timer_timestamp"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_mtl_controller_0_avalon_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_mtl_controller_0_avalon_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_mtl_controller_0_avalon_agent_rsp_fifo"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router:router|nios_mtl_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_001_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_001:router_001|nios_mtl_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_002" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_002_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_002:router_002|nios_mtl_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_005" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_router_005_default_decode" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_router_005:router_005|nios_mtl_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_demux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_demux_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_mux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_cmd_mux_003" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_demux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_mux" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_rsp_mux_001" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios_mtl:u0|nios_mtl_mm_interconnect_0:mm_interconnect_0|nios_mtl_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_mtl_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "nios_mtl_irq_mapper" for hierarchy "nios_mtl:u0|nios_mtl_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_mtl:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Error (292014): Can't find valid feature line for core i2c_touch (535C_0018) in current license.
Error (10003): Can't open encrypted VHDL or Verilog HDL file "C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/i2c_touch_config.v" -- current license file does not contain a valid license for encrypted file
Info (144001): Generated suppressed messages file C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/DE0_NANO.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 51 warnings
    Error: Peak virtual memory: 867 megabytes
    Error: Processing ended: Wed Apr 20 00:08:16 2016
    Error: Elapsed time: 00:00:51
    Error: Total CPU time (on all processors): 00:01:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Stephane/Documents/GitHub/Qbert_project/28_cubes/DE0_NANO.map.smsg.


