/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat May  6 01:57:49 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Reg<tUInt32> INST_count;
  MOD_Wire<tUInt8> INST_d2e_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_d2e_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_d2e_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_d2e_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_d2e_internalFifos_0;
  MOD_Fifo<tUWide> INST_d2e_internalFifos_1;
  MOD_Wire<tUInt8> INST_d2e_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_d2e_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq1_register;
  MOD_Wire<tUInt8> INST_d2e_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_d2e_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_d2e_want_deq2_register;
  MOD_Wire<tUWide> INST_d2e_want_enq1_port_0;
  MOD_Wire<tUWide> INST_d2e_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_d2e_want_enq1_register;
  MOD_Wire<tUWide> INST_d2e_want_enq2_port_0;
  MOD_Wire<tUWide> INST_d2e_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_d2e_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_d2e_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_d2e_want_enq2_register;
  MOD_Wire<tUInt8> INST_e2w_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_e2w_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_e2w_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_e2w_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_e2w_internalFifos_0;
  MOD_Fifo<tUWide> INST_e2w_internalFifos_1;
  MOD_Wire<tUInt8> INST_e2w_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_e2w_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq1_register;
  MOD_Wire<tUInt8> INST_e2w_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_e2w_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_e2w_want_deq2_register;
  MOD_Wire<tUWide> INST_e2w_want_enq1_port_0;
  MOD_Wire<tUWide> INST_e2w_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_e2w_want_enq1_register;
  MOD_Wire<tUWide> INST_e2w_want_enq2_port_0;
  MOD_Wire<tUWide> INST_e2w_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_e2w_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_e2w_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_e2w_want_enq2_register;
  MOD_Wire<tUInt8> INST_f2d_dequeueFifo_port_0;
  MOD_Wire<tUInt8> INST_f2d_dequeueFifo_port_1;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_dequeueFifo_register;
  MOD_Wire<tUInt8> INST_f2d_enqueueFifo_port_0;
  MOD_Wire<tUInt8> INST_f2d_enqueueFifo_port_1;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_enqueueFifo_register;
  MOD_Fifo<tUWide> INST_f2d_internalFifos_0;
  MOD_Fifo<tUWide> INST_f2d_internalFifos_1;
  MOD_Wire<tUInt8> INST_f2d_want_deq1_port_0;
  MOD_Wire<tUInt8> INST_f2d_want_deq1_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq1_register;
  MOD_Wire<tUInt8> INST_f2d_want_deq2_port_0;
  MOD_Wire<tUInt8> INST_f2d_want_deq2_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_f2d_want_deq2_register;
  MOD_Wire<tUWide> INST_f2d_want_enq1_port_0;
  MOD_Wire<tUWide> INST_f2d_want_enq1_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_enq1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_enq1_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_f2d_want_enq1_register;
  MOD_Wire<tUWide> INST_f2d_want_enq2_port_0;
  MOD_Wire<tUWide> INST_f2d_want_enq2_port_1;
  MOD_Reg<tUInt8> INST_f2d_want_enq2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_f2d_want_enq2_readBeforeLaterWrites_1;
  MOD_Reg<tUWide> INST_f2d_want_enq2_register;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt8> INST_mEpoch_port_0;
  MOD_Wire<tUInt8> INST_mEpoch_port_1;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_mEpoch_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_mEpoch_register;
  MOD_Wire<tUInt32> INST_program_counter_port_0;
  MOD_Wire<tUInt32> INST_program_counter_port_1;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_program_counter_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_program_counter_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_0_port_0;
  MOD_Wire<tUInt32> INST_rf_0_port_1;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_0_register;
  MOD_Wire<tUInt32> INST_rf_10_port_0;
  MOD_Wire<tUInt32> INST_rf_10_port_1;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_10_register;
  MOD_Wire<tUInt32> INST_rf_11_port_0;
  MOD_Wire<tUInt32> INST_rf_11_port_1;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_11_register;
  MOD_Wire<tUInt32> INST_rf_12_port_0;
  MOD_Wire<tUInt32> INST_rf_12_port_1;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_12_register;
  MOD_Wire<tUInt32> INST_rf_13_port_0;
  MOD_Wire<tUInt32> INST_rf_13_port_1;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_13_register;
  MOD_Wire<tUInt32> INST_rf_14_port_0;
  MOD_Wire<tUInt32> INST_rf_14_port_1;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_14_register;
  MOD_Wire<tUInt32> INST_rf_15_port_0;
  MOD_Wire<tUInt32> INST_rf_15_port_1;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_15_register;
  MOD_Wire<tUInt32> INST_rf_16_port_0;
  MOD_Wire<tUInt32> INST_rf_16_port_1;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_16_register;
  MOD_Wire<tUInt32> INST_rf_17_port_0;
  MOD_Wire<tUInt32> INST_rf_17_port_1;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_17_register;
  MOD_Wire<tUInt32> INST_rf_18_port_0;
  MOD_Wire<tUInt32> INST_rf_18_port_1;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_18_register;
  MOD_Wire<tUInt32> INST_rf_19_port_0;
  MOD_Wire<tUInt32> INST_rf_19_port_1;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_19_register;
  MOD_Wire<tUInt32> INST_rf_1_port_0;
  MOD_Wire<tUInt32> INST_rf_1_port_1;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_1_register;
  MOD_Wire<tUInt32> INST_rf_20_port_0;
  MOD_Wire<tUInt32> INST_rf_20_port_1;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_20_register;
  MOD_Wire<tUInt32> INST_rf_21_port_0;
  MOD_Wire<tUInt32> INST_rf_21_port_1;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_21_register;
  MOD_Wire<tUInt32> INST_rf_22_port_0;
  MOD_Wire<tUInt32> INST_rf_22_port_1;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_22_register;
  MOD_Wire<tUInt32> INST_rf_23_port_0;
  MOD_Wire<tUInt32> INST_rf_23_port_1;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_23_register;
  MOD_Wire<tUInt32> INST_rf_24_port_0;
  MOD_Wire<tUInt32> INST_rf_24_port_1;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_24_register;
  MOD_Wire<tUInt32> INST_rf_25_port_0;
  MOD_Wire<tUInt32> INST_rf_25_port_1;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_25_register;
  MOD_Wire<tUInt32> INST_rf_26_port_0;
  MOD_Wire<tUInt32> INST_rf_26_port_1;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_26_register;
  MOD_Wire<tUInt32> INST_rf_27_port_0;
  MOD_Wire<tUInt32> INST_rf_27_port_1;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_27_register;
  MOD_Wire<tUInt32> INST_rf_28_port_0;
  MOD_Wire<tUInt32> INST_rf_28_port_1;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_28_register;
  MOD_Wire<tUInt32> INST_rf_29_port_0;
  MOD_Wire<tUInt32> INST_rf_29_port_1;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_29_register;
  MOD_Wire<tUInt32> INST_rf_2_port_0;
  MOD_Wire<tUInt32> INST_rf_2_port_1;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_2_register;
  MOD_Wire<tUInt32> INST_rf_30_port_0;
  MOD_Wire<tUInt32> INST_rf_30_port_1;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_30_register;
  MOD_Wire<tUInt32> INST_rf_31_port_0;
  MOD_Wire<tUInt32> INST_rf_31_port_1;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_31_register;
  MOD_Wire<tUInt32> INST_rf_3_port_0;
  MOD_Wire<tUInt32> INST_rf_3_port_1;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_3_register;
  MOD_Wire<tUInt32> INST_rf_4_port_0;
  MOD_Wire<tUInt32> INST_rf_4_port_1;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_4_register;
  MOD_Wire<tUInt32> INST_rf_5_port_0;
  MOD_Wire<tUInt32> INST_rf_5_port_1;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_5_register;
  MOD_Wire<tUInt32> INST_rf_6_port_0;
  MOD_Wire<tUInt32> INST_rf_6_port_1;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_6_register;
  MOD_Wire<tUInt32> INST_rf_7_port_0;
  MOD_Wire<tUInt32> INST_rf_7_port_1;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_7_register;
  MOD_Wire<tUInt32> INST_rf_8_port_0;
  MOD_Wire<tUInt32> INST_rf_8_port_1;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_8_register;
  MOD_Wire<tUInt32> INST_rf_9_port_0;
  MOD_Wire<tUInt32> INST_rf_9_port_1;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_9_register;
  MOD_Wire<tUInt8> INST_sb_0_port_0;
  MOD_Wire<tUInt8> INST_sb_0_port_1;
  MOD_Wire<tUInt8> INST_sb_0_port_2;
  MOD_Wire<tUInt8> INST_sb_0_port_3;
  MOD_Wire<tUInt8> INST_sb_0_port_4;
  MOD_Wire<tUInt8> INST_sb_0_port_5;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_0_register;
  MOD_Wire<tUInt8> INST_sb_10_port_0;
  MOD_Wire<tUInt8> INST_sb_10_port_1;
  MOD_Wire<tUInt8> INST_sb_10_port_2;
  MOD_Wire<tUInt8> INST_sb_10_port_3;
  MOD_Wire<tUInt8> INST_sb_10_port_4;
  MOD_Wire<tUInt8> INST_sb_10_port_5;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_10_register;
  MOD_Wire<tUInt8> INST_sb_11_port_0;
  MOD_Wire<tUInt8> INST_sb_11_port_1;
  MOD_Wire<tUInt8> INST_sb_11_port_2;
  MOD_Wire<tUInt8> INST_sb_11_port_3;
  MOD_Wire<tUInt8> INST_sb_11_port_4;
  MOD_Wire<tUInt8> INST_sb_11_port_5;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_11_register;
  MOD_Wire<tUInt8> INST_sb_12_port_0;
  MOD_Wire<tUInt8> INST_sb_12_port_1;
  MOD_Wire<tUInt8> INST_sb_12_port_2;
  MOD_Wire<tUInt8> INST_sb_12_port_3;
  MOD_Wire<tUInt8> INST_sb_12_port_4;
  MOD_Wire<tUInt8> INST_sb_12_port_5;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_12_register;
  MOD_Wire<tUInt8> INST_sb_13_port_0;
  MOD_Wire<tUInt8> INST_sb_13_port_1;
  MOD_Wire<tUInt8> INST_sb_13_port_2;
  MOD_Wire<tUInt8> INST_sb_13_port_3;
  MOD_Wire<tUInt8> INST_sb_13_port_4;
  MOD_Wire<tUInt8> INST_sb_13_port_5;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_13_register;
  MOD_Wire<tUInt8> INST_sb_14_port_0;
  MOD_Wire<tUInt8> INST_sb_14_port_1;
  MOD_Wire<tUInt8> INST_sb_14_port_2;
  MOD_Wire<tUInt8> INST_sb_14_port_3;
  MOD_Wire<tUInt8> INST_sb_14_port_4;
  MOD_Wire<tUInt8> INST_sb_14_port_5;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_14_register;
  MOD_Wire<tUInt8> INST_sb_15_port_0;
  MOD_Wire<tUInt8> INST_sb_15_port_1;
  MOD_Wire<tUInt8> INST_sb_15_port_2;
  MOD_Wire<tUInt8> INST_sb_15_port_3;
  MOD_Wire<tUInt8> INST_sb_15_port_4;
  MOD_Wire<tUInt8> INST_sb_15_port_5;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_15_register;
  MOD_Wire<tUInt8> INST_sb_16_port_0;
  MOD_Wire<tUInt8> INST_sb_16_port_1;
  MOD_Wire<tUInt8> INST_sb_16_port_2;
  MOD_Wire<tUInt8> INST_sb_16_port_3;
  MOD_Wire<tUInt8> INST_sb_16_port_4;
  MOD_Wire<tUInt8> INST_sb_16_port_5;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_16_register;
  MOD_Wire<tUInt8> INST_sb_17_port_0;
  MOD_Wire<tUInt8> INST_sb_17_port_1;
  MOD_Wire<tUInt8> INST_sb_17_port_2;
  MOD_Wire<tUInt8> INST_sb_17_port_3;
  MOD_Wire<tUInt8> INST_sb_17_port_4;
  MOD_Wire<tUInt8> INST_sb_17_port_5;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_17_register;
  MOD_Wire<tUInt8> INST_sb_18_port_0;
  MOD_Wire<tUInt8> INST_sb_18_port_1;
  MOD_Wire<tUInt8> INST_sb_18_port_2;
  MOD_Wire<tUInt8> INST_sb_18_port_3;
  MOD_Wire<tUInt8> INST_sb_18_port_4;
  MOD_Wire<tUInt8> INST_sb_18_port_5;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_18_register;
  MOD_Wire<tUInt8> INST_sb_19_port_0;
  MOD_Wire<tUInt8> INST_sb_19_port_1;
  MOD_Wire<tUInt8> INST_sb_19_port_2;
  MOD_Wire<tUInt8> INST_sb_19_port_3;
  MOD_Wire<tUInt8> INST_sb_19_port_4;
  MOD_Wire<tUInt8> INST_sb_19_port_5;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_19_register;
  MOD_Wire<tUInt8> INST_sb_1_port_0;
  MOD_Wire<tUInt8> INST_sb_1_port_1;
  MOD_Wire<tUInt8> INST_sb_1_port_2;
  MOD_Wire<tUInt8> INST_sb_1_port_3;
  MOD_Wire<tUInt8> INST_sb_1_port_4;
  MOD_Wire<tUInt8> INST_sb_1_port_5;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_1_register;
  MOD_Wire<tUInt8> INST_sb_20_port_0;
  MOD_Wire<tUInt8> INST_sb_20_port_1;
  MOD_Wire<tUInt8> INST_sb_20_port_2;
  MOD_Wire<tUInt8> INST_sb_20_port_3;
  MOD_Wire<tUInt8> INST_sb_20_port_4;
  MOD_Wire<tUInt8> INST_sb_20_port_5;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_20_register;
  MOD_Wire<tUInt8> INST_sb_21_port_0;
  MOD_Wire<tUInt8> INST_sb_21_port_1;
  MOD_Wire<tUInt8> INST_sb_21_port_2;
  MOD_Wire<tUInt8> INST_sb_21_port_3;
  MOD_Wire<tUInt8> INST_sb_21_port_4;
  MOD_Wire<tUInt8> INST_sb_21_port_5;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_21_register;
  MOD_Wire<tUInt8> INST_sb_22_port_0;
  MOD_Wire<tUInt8> INST_sb_22_port_1;
  MOD_Wire<tUInt8> INST_sb_22_port_2;
  MOD_Wire<tUInt8> INST_sb_22_port_3;
  MOD_Wire<tUInt8> INST_sb_22_port_4;
  MOD_Wire<tUInt8> INST_sb_22_port_5;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_22_register;
  MOD_Wire<tUInt8> INST_sb_23_port_0;
  MOD_Wire<tUInt8> INST_sb_23_port_1;
  MOD_Wire<tUInt8> INST_sb_23_port_2;
  MOD_Wire<tUInt8> INST_sb_23_port_3;
  MOD_Wire<tUInt8> INST_sb_23_port_4;
  MOD_Wire<tUInt8> INST_sb_23_port_5;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_23_register;
  MOD_Wire<tUInt8> INST_sb_24_port_0;
  MOD_Wire<tUInt8> INST_sb_24_port_1;
  MOD_Wire<tUInt8> INST_sb_24_port_2;
  MOD_Wire<tUInt8> INST_sb_24_port_3;
  MOD_Wire<tUInt8> INST_sb_24_port_4;
  MOD_Wire<tUInt8> INST_sb_24_port_5;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_24_register;
  MOD_Wire<tUInt8> INST_sb_25_port_0;
  MOD_Wire<tUInt8> INST_sb_25_port_1;
  MOD_Wire<tUInt8> INST_sb_25_port_2;
  MOD_Wire<tUInt8> INST_sb_25_port_3;
  MOD_Wire<tUInt8> INST_sb_25_port_4;
  MOD_Wire<tUInt8> INST_sb_25_port_5;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_25_register;
  MOD_Wire<tUInt8> INST_sb_26_port_0;
  MOD_Wire<tUInt8> INST_sb_26_port_1;
  MOD_Wire<tUInt8> INST_sb_26_port_2;
  MOD_Wire<tUInt8> INST_sb_26_port_3;
  MOD_Wire<tUInt8> INST_sb_26_port_4;
  MOD_Wire<tUInt8> INST_sb_26_port_5;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_26_register;
  MOD_Wire<tUInt8> INST_sb_27_port_0;
  MOD_Wire<tUInt8> INST_sb_27_port_1;
  MOD_Wire<tUInt8> INST_sb_27_port_2;
  MOD_Wire<tUInt8> INST_sb_27_port_3;
  MOD_Wire<tUInt8> INST_sb_27_port_4;
  MOD_Wire<tUInt8> INST_sb_27_port_5;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_27_register;
  MOD_Wire<tUInt8> INST_sb_28_port_0;
  MOD_Wire<tUInt8> INST_sb_28_port_1;
  MOD_Wire<tUInt8> INST_sb_28_port_2;
  MOD_Wire<tUInt8> INST_sb_28_port_3;
  MOD_Wire<tUInt8> INST_sb_28_port_4;
  MOD_Wire<tUInt8> INST_sb_28_port_5;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_28_register;
  MOD_Wire<tUInt8> INST_sb_29_port_0;
  MOD_Wire<tUInt8> INST_sb_29_port_1;
  MOD_Wire<tUInt8> INST_sb_29_port_2;
  MOD_Wire<tUInt8> INST_sb_29_port_3;
  MOD_Wire<tUInt8> INST_sb_29_port_4;
  MOD_Wire<tUInt8> INST_sb_29_port_5;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_29_register;
  MOD_Wire<tUInt8> INST_sb_2_port_0;
  MOD_Wire<tUInt8> INST_sb_2_port_1;
  MOD_Wire<tUInt8> INST_sb_2_port_2;
  MOD_Wire<tUInt8> INST_sb_2_port_3;
  MOD_Wire<tUInt8> INST_sb_2_port_4;
  MOD_Wire<tUInt8> INST_sb_2_port_5;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_2_register;
  MOD_Wire<tUInt8> INST_sb_30_port_0;
  MOD_Wire<tUInt8> INST_sb_30_port_1;
  MOD_Wire<tUInt8> INST_sb_30_port_2;
  MOD_Wire<tUInt8> INST_sb_30_port_3;
  MOD_Wire<tUInt8> INST_sb_30_port_4;
  MOD_Wire<tUInt8> INST_sb_30_port_5;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_30_register;
  MOD_Wire<tUInt8> INST_sb_31_port_0;
  MOD_Wire<tUInt8> INST_sb_31_port_1;
  MOD_Wire<tUInt8> INST_sb_31_port_2;
  MOD_Wire<tUInt8> INST_sb_31_port_3;
  MOD_Wire<tUInt8> INST_sb_31_port_4;
  MOD_Wire<tUInt8> INST_sb_31_port_5;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_31_register;
  MOD_Wire<tUInt8> INST_sb_3_port_0;
  MOD_Wire<tUInt8> INST_sb_3_port_1;
  MOD_Wire<tUInt8> INST_sb_3_port_2;
  MOD_Wire<tUInt8> INST_sb_3_port_3;
  MOD_Wire<tUInt8> INST_sb_3_port_4;
  MOD_Wire<tUInt8> INST_sb_3_port_5;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_3_register;
  MOD_Wire<tUInt8> INST_sb_4_port_0;
  MOD_Wire<tUInt8> INST_sb_4_port_1;
  MOD_Wire<tUInt8> INST_sb_4_port_2;
  MOD_Wire<tUInt8> INST_sb_4_port_3;
  MOD_Wire<tUInt8> INST_sb_4_port_4;
  MOD_Wire<tUInt8> INST_sb_4_port_5;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_4_register;
  MOD_Wire<tUInt8> INST_sb_5_port_0;
  MOD_Wire<tUInt8> INST_sb_5_port_1;
  MOD_Wire<tUInt8> INST_sb_5_port_2;
  MOD_Wire<tUInt8> INST_sb_5_port_3;
  MOD_Wire<tUInt8> INST_sb_5_port_4;
  MOD_Wire<tUInt8> INST_sb_5_port_5;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_5_register;
  MOD_Wire<tUInt8> INST_sb_6_port_0;
  MOD_Wire<tUInt8> INST_sb_6_port_1;
  MOD_Wire<tUInt8> INST_sb_6_port_2;
  MOD_Wire<tUInt8> INST_sb_6_port_3;
  MOD_Wire<tUInt8> INST_sb_6_port_4;
  MOD_Wire<tUInt8> INST_sb_6_port_5;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_6_register;
  MOD_Wire<tUInt8> INST_sb_7_port_0;
  MOD_Wire<tUInt8> INST_sb_7_port_1;
  MOD_Wire<tUInt8> INST_sb_7_port_2;
  MOD_Wire<tUInt8> INST_sb_7_port_3;
  MOD_Wire<tUInt8> INST_sb_7_port_4;
  MOD_Wire<tUInt8> INST_sb_7_port_5;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_7_register;
  MOD_Wire<tUInt8> INST_sb_8_port_0;
  MOD_Wire<tUInt8> INST_sb_8_port_1;
  MOD_Wire<tUInt8> INST_sb_8_port_2;
  MOD_Wire<tUInt8> INST_sb_8_port_3;
  MOD_Wire<tUInt8> INST_sb_8_port_4;
  MOD_Wire<tUInt8> INST_sb_8_port_5;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_8_register;
  MOD_Wire<tUInt8> INST_sb_9_port_0;
  MOD_Wire<tUInt8> INST_sb_9_port_1;
  MOD_Wire<tUInt8> INST_sb_9_port_2;
  MOD_Wire<tUInt8> INST_sb_9_port_3;
  MOD_Wire<tUInt8> INST_sb_9_port_4;
  MOD_Wire<tUInt8> INST_sb_9_port_5;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_4;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_5;
  MOD_Reg<tUInt8> INST_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d4130;
  tUWide DEF_toDmem_rv_port1__read____d4126;
  tUWide DEF_toImem_rv_port1__read____d4122;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3345;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BIT_84__ETC___d3361;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BIT_84__ETC___d3376;
  tUInt8 DEF_rd_idx__h162010;
  tUInt8 DEF_rf_31_readBeforeLaterWrites_1_read____d1852;
  tUInt8 DEF_rd_idx__h168426;
  tUInt8 DEF_rf_30_readBeforeLaterWrites_1_read____d1850;
  tUInt8 DEF_rf_29_readBeforeLaterWrites_1_read____d1848;
  tUInt8 DEF_rf_28_readBeforeLaterWrites_1_read____d1846;
  tUInt8 DEF_rf_27_readBeforeLaterWrites_1_read____d1844;
  tUInt8 DEF_rf_26_readBeforeLaterWrites_1_read____d1842;
  tUInt8 DEF_rf_25_readBeforeLaterWrites_1_read____d1840;
  tUInt8 DEF_rf_24_readBeforeLaterWrites_1_read____d1838;
  tUInt8 DEF_rf_23_readBeforeLaterWrites_1_read____d1836;
  tUInt8 DEF_rf_22_readBeforeLaterWrites_1_read____d1834;
  tUInt8 DEF_rf_21_readBeforeLaterWrites_1_read____d1832;
  tUInt8 DEF_rf_20_readBeforeLaterWrites_1_read____d1830;
  tUInt8 DEF_rf_19_readBeforeLaterWrites_1_read____d1828;
  tUInt8 DEF_rf_18_readBeforeLaterWrites_1_read____d1826;
  tUInt8 DEF_rf_17_readBeforeLaterWrites_1_read____d1824;
  tUInt8 DEF_rf_16_readBeforeLaterWrites_1_read____d1822;
  tUInt8 DEF_rf_15_readBeforeLaterWrites_1_read____d1820;
  tUInt8 DEF_rf_14_readBeforeLaterWrites_1_read____d1818;
  tUInt8 DEF_rf_13_readBeforeLaterWrites_1_read____d1816;
  tUInt8 DEF_rf_12_readBeforeLaterWrites_1_read____d1814;
  tUInt8 DEF_rf_11_readBeforeLaterWrites_1_read____d1812;
  tUInt8 DEF_rf_10_readBeforeLaterWrites_1_read____d1810;
  tUInt8 DEF_rf_9_readBeforeLaterWrites_1_read____d1808;
  tUInt8 DEF_rf_8_readBeforeLaterWrites_1_read____d1806;
  tUInt8 DEF_rf_7_readBeforeLaterWrites_1_read____d1804;
  tUInt8 DEF_rf_6_readBeforeLaterWrites_1_read____d1802;
  tUInt8 DEF_rf_5_readBeforeLaterWrites_1_read____d1800;
  tUInt8 DEF_rf_4_readBeforeLaterWrites_1_read____d1798;
  tUInt8 DEF_rf_3_readBeforeLaterWrites_1_read____d1796;
  tUInt8 DEF_rf_2_readBeforeLaterWrites_1_read____d1794;
  tUInt8 DEF_rf_1_readBeforeLaterWrites_1_read____d1792;
  tUInt8 DEF_count_260_ULT_300___d1261;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3352;
  tUInt8 DEF_x__h43932;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BIT_117_ETC___d2473;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2458;
  tUInt8 DEF_e2w_want_enq1_readBeforeLaterWrites_1_read____d550;
  tUInt8 DEF_e2w_want_enq1_readBeforeLaterWrites_0_read____d2435;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BIT_117_ETC___d2433;
  tUInt8 DEF_e2w_want_enq1_register_26_BIT_126___d554;
  tUInt8 DEF_e2w_want_enq2_readBeforeLaterWrites_0_read____d2480;
  tUInt8 DEF_x__h33521;
  tUInt8 DEF_d2e_want_enq1_readBeforeLaterWrites_0_read____d1497;
  tUInt8 DEF_SEL_ARR_f2d_internalFifos_0_first__486_BIT_48__ETC___d1507;
  tUInt8 DEF_d2e_want_enq2_readBeforeLaterWrites_0_read____d1510;
  tUInt8 DEF_rd_2__h90997;
  tUInt8 DEF_x__h24500;
  tUInt8 DEF_SEL_ARR_f2d_internalFifos_0_first__486_BIT_48__ETC___d1494;
  tUInt8 DEF_rs1_idx_1__h90984;
  tUInt8 DEF_NOT_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_re_ETC___d1472;
  tUInt8 DEF_rs1_idx_2__h90995;
  tUInt8 DEF_rs2_idx_2__h90996;
  tUInt8 DEF_IF_sb_31_port_3_whas__245_THEN_sb_31_port_3_wg_ETC___d1257;
  tUInt8 DEF_rd_1__h90986;
  tUInt8 DEF_IF_sb_30_port_3_whas__226_THEN_sb_30_port_3_wg_ETC___d1238;
  tUInt8 DEF_IF_sb_29_port_3_whas__207_THEN_sb_29_port_3_wg_ETC___d1219;
  tUInt8 DEF_IF_sb_28_port_3_whas__188_THEN_sb_28_port_3_wg_ETC___d1200;
  tUInt8 DEF_IF_sb_27_port_3_whas__169_THEN_sb_27_port_3_wg_ETC___d1181;
  tUInt8 DEF_IF_sb_26_port_3_whas__150_THEN_sb_26_port_3_wg_ETC___d1162;
  tUInt8 DEF_IF_sb_25_port_3_whas__131_THEN_sb_25_port_3_wg_ETC___d1143;
  tUInt8 DEF_IF_sb_24_port_3_whas__112_THEN_sb_24_port_3_wg_ETC___d1124;
  tUInt8 DEF_IF_sb_23_port_3_whas__093_THEN_sb_23_port_3_wg_ETC___d1105;
  tUInt8 DEF_IF_sb_22_port_3_whas__074_THEN_sb_22_port_3_wg_ETC___d1086;
  tUInt8 DEF_IF_sb_21_port_3_whas__055_THEN_sb_21_port_3_wg_ETC___d1067;
  tUInt8 DEF_IF_sb_20_port_3_whas__036_THEN_sb_20_port_3_wg_ETC___d1048;
  tUInt8 DEF_IF_sb_19_port_3_whas__017_THEN_sb_19_port_3_wg_ETC___d1029;
  tUInt8 DEF_IF_sb_18_port_3_whas__98_THEN_sb_18_port_3_wge_ETC___d1010;
  tUInt8 DEF_IF_sb_17_port_3_whas__79_THEN_sb_17_port_3_wge_ETC___d991;
  tUInt8 DEF_IF_sb_16_port_3_whas__60_THEN_sb_16_port_3_wge_ETC___d972;
  tUInt8 DEF_IF_sb_15_port_3_whas__41_THEN_sb_15_port_3_wge_ETC___d953;
  tUInt8 DEF_IF_sb_14_port_3_whas__22_THEN_sb_14_port_3_wge_ETC___d934;
  tUInt8 DEF_IF_sb_13_port_3_whas__03_THEN_sb_13_port_3_wge_ETC___d915;
  tUInt8 DEF_IF_sb_12_port_3_whas__84_THEN_sb_12_port_3_wge_ETC___d896;
  tUInt8 DEF_IF_sb_11_port_3_whas__65_THEN_sb_11_port_3_wge_ETC___d877;
  tUInt8 DEF_IF_sb_10_port_3_whas__46_THEN_sb_10_port_3_wge_ETC___d858;
  tUInt8 DEF_IF_sb_9_port_3_whas__27_THEN_sb_9_port_3_wget__ETC___d839;
  tUInt8 DEF_IF_sb_8_port_3_whas__08_THEN_sb_8_port_3_wget__ETC___d820;
  tUInt8 DEF_IF_sb_7_port_3_whas__89_THEN_sb_7_port_3_wget__ETC___d801;
  tUInt8 DEF_IF_sb_6_port_3_whas__70_THEN_sb_6_port_3_wget__ETC___d782;
  tUInt8 DEF_IF_sb_5_port_3_whas__51_THEN_sb_5_port_3_wget__ETC___d763;
  tUInt8 DEF_IF_sb_4_port_3_whas__32_THEN_sb_4_port_3_wget__ETC___d744;
  tUInt8 DEF_IF_sb_3_port_3_whas__13_THEN_sb_3_port_3_wget__ETC___d725;
  tUInt8 DEF_IF_sb_2_port_3_whas__94_THEN_sb_2_port_3_wget__ETC___d706;
  tUInt8 DEF_IF_sb_1_port_3_whas__75_THEN_sb_1_port_3_wget__ETC___d687;
  tUInt8 DEF_IF_sb_0_port_3_whas__56_THEN_sb_0_port_3_wget__ETC___d668;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1448;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1445;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1452;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1456;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1459;
  tUInt8 DEF_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_read___ETC___d1463;
  tUInt8 DEF_fromImem_rv_port1__read__311_BITS_19_TO_15_455_ETC___d1467;
  tUInt8 DEF_fromImem_rv_port1__read__311_BITS_24_TO_20_458_ETC___d1469;
  tUInt8 DEF_rs2_idx_1__h90985;
  tUInt8 DEF_e2w_want_enq2_readBeforeLaterWrites_1_read____d579;
  tUInt8 DEF_x__h43790;
  tUInt8 DEF_x__h41981;
  tUInt8 DEF_d2e_want_enq2_readBeforeLaterWrites_1_read____d442;
  tUInt8 DEF_d2e_want_enq1_readBeforeLaterWrites_1_read____d413;
  tUInt8 DEF_x__h33379;
  tUInt8 DEF_x__h31652;
  tUInt8 DEF_f2d_want_enq2_readBeforeLaterWrites_1_read____d303;
  tUInt8 DEF_f2d_want_enq1_readBeforeLaterWrites_1_read____d274;
  tUInt8 DEF_x__h24358;
  tUInt8 DEF_x__h23494;
  tUWide DEF_d2e_want_enq2_register___d396;
  tUWide DEF_d2e_want_enq2_port_0_wget____d395;
  tUWide DEF_d2e_want_enq1_register___d389;
  tUWide DEF_d2e_want_enq1_port_0_wget____d388;
  tUWide DEF_d2e_internalFifos_1_first____d2426;
  tUWide DEF_d2e_internalFifos_0_first____d2424;
  tUWide DEF_e2w_want_enq2_register___d533;
  tUWide DEF_e2w_want_enq2_port_0_wget____d532;
  tUWide DEF_e2w_want_enq1_register___d526;
  tUWide DEF_e2w_want_enq1_port_0_wget____d525;
  tUWide DEF_e2w_internalFifos_1_first____d3334;
  tUWide DEF_e2w_internalFifos_0_first____d3332;
  tUWide DEF_f2d_want_enq2_register___d257;
  tUWide DEF_f2d_want_enq2_port_0_wget____d256;
  tUWide DEF_f2d_want_enq1_register___d250;
  tUWide DEF_f2d_want_enq1_port_0_wget____d249;
  tUWide DEF_f2d_internalFifos_1_first____d1488;
  tUWide DEF_f2d_internalFifos_0_first____d1486;
  tUWide DEF_fromImem_rv_port1__read____d1311;
  tUWide DEF_fromImem_rv_port0__read____d4124;
  tUWide DEF_toImem_rv_port0__read____d1274;
  tUWide DEF_fromMMIO_rv_port1__read____d3381;
  tUWide DEF_fromMMIO_rv_port0__read____d4132;
  tUWide DEF_toMMIO_rv_port0__read____d2544;
  tUWide DEF_fromDmem_rv_port1__read____d3383;
  tUWide DEF_fromDmem_rv_port0__read____d4128;
  tUWide DEF_toDmem_rv_port0__read____d2547;
  tUInt32 DEF_def__h160103;
  tUInt32 DEF_x__h168176;
  tUInt8 DEF_sb_31_register__h88183;
  tUInt8 DEF_sb_30_register__h86953;
  tUInt8 DEF_sb_29_register__h85723;
  tUInt8 DEF_sb_28_register__h84493;
  tUInt8 DEF_sb_27_register__h83263;
  tUInt8 DEF_sb_26_register__h82033;
  tUInt8 DEF_sb_25_register__h80803;
  tUInt8 DEF_sb_24_register__h79573;
  tUInt8 DEF_sb_23_register__h78343;
  tUInt8 DEF_sb_22_register__h77113;
  tUInt8 DEF_sb_21_register__h75883;
  tUInt8 DEF_sb_20_register__h74653;
  tUInt8 DEF_sb_19_register__h73423;
  tUInt8 DEF_sb_18_register__h72193;
  tUInt8 DEF_sb_17_register__h70963;
  tUInt8 DEF_sb_16_register__h69733;
  tUInt8 DEF_sb_15_register__h68503;
  tUInt8 DEF_sb_14_register__h67273;
  tUInt8 DEF_sb_13_register__h66043;
  tUInt8 DEF_sb_12_register__h64813;
  tUInt8 DEF_sb_11_register__h63583;
  tUInt8 DEF_sb_10_register__h62353;
  tUInt8 DEF_sb_9_register__h61123;
  tUInt8 DEF_sb_8_register__h59893;
  tUInt8 DEF_sb_7_register__h58663;
  tUInt8 DEF_sb_6_register__h57433;
  tUInt8 DEF_sb_5_register__h56203;
  tUInt8 DEF_sb_4_register__h54973;
  tUInt8 DEF_sb_3_register__h53743;
  tUInt8 DEF_sb_2_register__h52513;
  tUInt8 DEF_sb_1_register__h51283;
  tUInt8 DEF_sb_0_register__h50053;
  tUInt8 DEF_currentVal__h159914;
  tUInt8 DEF_x_wget__h47408;
  tUInt8 DEF_e2w_want_deq2_register__h167667;
  tUInt8 DEF_e2w_want_deq2_port_0_whas____d545;
  tUInt8 DEF_e2w_want_deq2_port_0_wget____d546;
  tUInt8 DEF_e2w_want_deq1_register__h160844;
  tUInt8 DEF_e2w_want_deq1_port_0_whas____d538;
  tUInt8 DEF_e2w_want_deq1_port_0_wget____d539;
  tUInt8 DEF_e2w_want_enq2_port_0_whas____d531;
  tUInt8 DEF_e2w_want_enq1_port_0_whas____d524;
  tUInt8 DEF_def__h46647;
  tUInt8 DEF_def__h45009;
  tUInt8 DEF_d2e_want_deq2_register__h148640;
  tUInt8 DEF_d2e_want_deq2_port_0_whas____d408;
  tUInt8 DEF_d2e_want_deq2_port_0_wget____d409;
  tUInt8 DEF_d2e_want_deq1_register__h143020;
  tUInt8 DEF_d2e_want_deq1_port_0_whas____d401;
  tUInt8 DEF_d2e_want_deq1_port_0_wget____d402;
  tUInt8 DEF_d2e_want_enq2_port_0_whas____d394;
  tUInt8 DEF_d2e_want_enq1_port_0_whas____d387;
  tUInt8 DEF_def__h36149;
  tUInt8 DEF_def__h34593;
  tUInt8 DEF_f2d_want_deq2_register__h135669;
  tUInt8 DEF_f2d_want_deq2_port_0_whas____d269;
  tUInt8 DEF_f2d_want_deq2_port_0_wget____d270;
  tUInt8 DEF_f2d_want_deq1_register__h135467;
  tUInt8 DEF_f2d_want_deq1_port_0_whas____d262;
  tUInt8 DEF_f2d_want_deq1_port_0_wget____d263;
  tUInt8 DEF_f2d_want_enq2_readBeforeLaterWrites_0_read____d1283;
  tUInt8 DEF_f2d_want_enq2_port_0_whas____d255;
  tUInt8 DEF_f2d_want_enq1_port_0_whas____d248;
  tUInt8 DEF_def__h26044;
  tUInt8 DEF_def__h25354;
  tUInt8 DEF_rf_0_readBeforeLaterWrites_1_read____d1790;
  tUInt8 DEF_starting__h88909;
  tUInt8 DEF_x__h42138;
  tUInt8 DEF_x__h31809;
  tUInt8 DEF_x__h23654;
  tUInt32 DEF_d2e_internalFifos_0_first__424_BITS_213_TO_182___d2443;
  tUInt32 DEF_d2e_internalFifos_0_first__424_BITS_116_TO_85___d2487;
  tUInt32 DEF_d2e_internalFifos_1_first__426_BITS_213_TO_182___d2444;
  tUInt32 DEF_d2e_internalFifos_1_first__426_BITS_116_TO_85___d2488;
  tUInt32 DEF_e2w_internalFifos_0_first__332_BITS_79_TO_48___d3333;
  tUInt32 DEF_e2w_internalFifos_1_first__334_BITS_79_TO_48___d3335;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_11_ETC___d2537;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_11_ETC___d2538;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2461;
  tUInt32 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2446;
  tUInt32 DEF_x__h156527;
  tUInt32 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3346;
  tUInt32 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3337;
  tUInt32 DEF_v_addr__h89949;
  tUInt8 DEF_d2e_internalFifos_0_first__424_BITS_216_TO_214___d2495;
  tUInt8 DEF_d2e_internalFifos_1_first__426_BITS_216_TO_214___d2497;
  tUInt8 DEF_d2e_want_enq2_register_96_BIT_222___d446;
  tUInt8 DEF_d2e_want_enq2_port_0_wget__95_BIT_222___d444;
  tUInt8 DEF_d2e_want_enq1_register_89_BIT_222___d417;
  tUInt8 DEF_d2e_want_enq1_port_0_wget__88_BIT_222___d415;
  tUInt8 DEF_d2e_internalFifos_0_first__424_BIT_217___d2491;
  tUInt8 DEF_d2e_internalFifos_0_first__424_BIT_117___d2425;
  tUInt8 DEF_d2e_internalFifos_1_first__426_BIT_217___d2492;
  tUInt8 DEF_d2e_internalFifos_1_first__426_BIT_117___d2427;
  tUInt8 DEF_e2w_want_enq2_register_33_BIT_126___d583;
  tUInt8 DEF_e2w_want_enq2_port_0_wget__32_BIT_126___d581;
  tUInt8 DEF_e2w_want_enq1_port_0_wget__25_BIT_126___d552;
  tUInt8 DEF_e2w_internalFifos_0_first__332_BIT_84___d3358;
  tUInt8 DEF_e2w_internalFifos_1_first__334_BIT_84___d3359;
  tUInt8 DEF_f2d_want_enq2_register_57_BIT_113___d307;
  tUInt8 DEF_f2d_want_enq2_port_0_wget__56_BIT_113___d305;
  tUInt8 DEF_f2d_want_enq1_register_50_BIT_113___d278;
  tUInt8 DEF_f2d_want_enq1_port_0_wget__49_BIT_113___d276;
  tUInt8 DEF_f2d_internalFifos_0_first__486_BIT_48___d1487;
  tUInt8 DEF_f2d_internalFifos_1_first__488_BIT_48___d1489;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3338;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2462;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2513;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2447;
  tUInt8 DEF_IF_sb_0_readBeforeLaterWrites_4_read__315_AND__ETC___d1318;
  tUInt8 DEF_IF_sb_1_readBeforeLaterWrites_4_read__319_AND__ETC___d1322;
  tUInt8 DEF_IF_sb_2_readBeforeLaterWrites_4_read__323_AND__ETC___d1326;
  tUInt8 DEF_IF_sb_3_readBeforeLaterWrites_4_read__327_AND__ETC___d1330;
  tUInt8 DEF_IF_sb_4_readBeforeLaterWrites_4_read__331_AND__ETC___d1334;
  tUInt8 DEF_IF_sb_5_readBeforeLaterWrites_4_read__335_AND__ETC___d1338;
  tUInt8 DEF_IF_sb_6_readBeforeLaterWrites_4_read__339_AND__ETC___d1342;
  tUInt8 DEF_IF_sb_7_readBeforeLaterWrites_4_read__343_AND__ETC___d1346;
  tUInt8 DEF_IF_sb_8_readBeforeLaterWrites_4_read__347_AND__ETC___d1350;
  tUInt8 DEF_IF_sb_9_readBeforeLaterWrites_4_read__351_AND__ETC___d1354;
  tUInt8 DEF_IF_sb_10_readBeforeLaterWrites_4_read__355_AND_ETC___d1358;
  tUInt8 DEF_IF_sb_11_readBeforeLaterWrites_4_read__359_AND_ETC___d1362;
  tUInt8 DEF_IF_sb_12_readBeforeLaterWrites_4_read__363_AND_ETC___d1366;
  tUInt8 DEF_IF_sb_13_readBeforeLaterWrites_4_read__367_AND_ETC___d1370;
  tUInt8 DEF_IF_sb_14_readBeforeLaterWrites_4_read__371_AND_ETC___d1374;
  tUInt8 DEF_IF_sb_15_readBeforeLaterWrites_4_read__375_AND_ETC___d1378;
  tUInt8 DEF_IF_sb_16_readBeforeLaterWrites_4_read__379_AND_ETC___d1382;
  tUInt8 DEF_IF_sb_17_readBeforeLaterWrites_4_read__383_AND_ETC___d1386;
  tUInt8 DEF_IF_sb_18_readBeforeLaterWrites_4_read__387_AND_ETC___d1390;
  tUInt8 DEF_IF_sb_19_readBeforeLaterWrites_4_read__391_AND_ETC___d1394;
  tUInt8 DEF_IF_sb_20_readBeforeLaterWrites_4_read__395_AND_ETC___d1398;
  tUInt8 DEF_IF_sb_21_readBeforeLaterWrites_4_read__399_AND_ETC___d1402;
  tUInt8 DEF_IF_sb_22_readBeforeLaterWrites_4_read__403_AND_ETC___d1406;
  tUInt8 DEF_IF_sb_23_readBeforeLaterWrites_4_read__407_AND_ETC___d1410;
  tUInt8 DEF_IF_sb_24_readBeforeLaterWrites_4_read__411_AND_ETC___d1414;
  tUInt8 DEF_IF_sb_25_readBeforeLaterWrites_4_read__415_AND_ETC___d1418;
  tUInt8 DEF_IF_sb_26_readBeforeLaterWrites_4_read__419_AND_ETC___d1422;
  tUInt8 DEF_IF_sb_27_readBeforeLaterWrites_4_read__423_AND_ETC___d1426;
  tUInt8 DEF_IF_sb_28_readBeforeLaterWrites_4_read__427_AND_ETC___d1430;
  tUInt8 DEF_IF_sb_29_readBeforeLaterWrites_4_read__431_AND_ETC___d1434;
  tUInt8 DEF_IF_sb_30_readBeforeLaterWrites_4_read__435_AND_ETC___d1438;
  tUInt8 DEF_IF_sb_31_readBeforeLaterWrites_4_read__439_AND_ETC___d1442;
  tUInt8 DEF_IF_d2e_internalFifos_0_first__424_BIT_217_491__ETC___d2496;
  tUInt8 DEF_IF_d2e_internalFifos_1_first__426_BIT_217_492__ETC___d2498;
  tUInt32 DEF_rs1_val__h159480;
  tUInt8 DEF_SEL_ARR_IF_d2e_internalFifos_0_first__424_BIT__ETC___d2500;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_12_ETC___d3399;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BIT_125_ETC___d3395;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BIT_120_ETC___d3374;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BIT_217_ETC___d2494;
  tUInt8 DEF_x__h150250;
  tUInt8 DEF_x__h143525;
  tUInt8 DEF_fEpoch_2__h90993;
  tUInt8 DEF_fEpoch_1__h90982;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2474;
  tUInt32 DEF_imm_1__h156297;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2453;
  tUInt8 DEF_NOT_SEL_ARR_d2e_internalFifos_0_first__424_BIT_ETC___d2451;
  tUInt8 DEF_IF_program_counter_readBeforeLaterWrites_0_rea_ETC___d1282;
  tUInt8 DEF_x_epoch__h90776;
  tUInt8 DEF_y__h111541;
  tUInt8 DEF_def__h47720;
  tUInt8 DEF_IF_sb_31_port_2_whas__247_THEN_sb_31_port_2_wg_ETC___d1256;
  tUInt8 DEF_IF_sb_31_port_1_whas__249_THEN_sb_31_port_1_wg_ETC___d1255;
  tUInt8 DEF_IF_sb_31_port_0_whas__251_THEN_sb_31_port_0_wg_ETC___d1254;
  tUInt8 DEF_IF_sb_30_port_2_whas__228_THEN_sb_30_port_2_wg_ETC___d1237;
  tUInt8 DEF_IF_sb_30_port_1_whas__230_THEN_sb_30_port_1_wg_ETC___d1236;
  tUInt8 DEF_IF_sb_30_port_0_whas__232_THEN_sb_30_port_0_wg_ETC___d1235;
  tUInt8 DEF_IF_sb_29_port_2_whas__209_THEN_sb_29_port_2_wg_ETC___d1218;
  tUInt8 DEF_IF_sb_29_port_1_whas__211_THEN_sb_29_port_1_wg_ETC___d1217;
  tUInt8 DEF_IF_sb_29_port_0_whas__213_THEN_sb_29_port_0_wg_ETC___d1216;
  tUInt8 DEF_IF_sb_28_port_2_whas__190_THEN_sb_28_port_2_wg_ETC___d1199;
  tUInt8 DEF_IF_sb_28_port_1_whas__192_THEN_sb_28_port_1_wg_ETC___d1198;
  tUInt8 DEF_IF_sb_28_port_0_whas__194_THEN_sb_28_port_0_wg_ETC___d1197;
  tUInt8 DEF_IF_sb_27_port_2_whas__171_THEN_sb_27_port_2_wg_ETC___d1180;
  tUInt8 DEF_IF_sb_27_port_1_whas__173_THEN_sb_27_port_1_wg_ETC___d1179;
  tUInt8 DEF_IF_sb_27_port_0_whas__175_THEN_sb_27_port_0_wg_ETC___d1178;
  tUInt8 DEF_IF_sb_26_port_2_whas__152_THEN_sb_26_port_2_wg_ETC___d1161;
  tUInt8 DEF_IF_sb_26_port_1_whas__154_THEN_sb_26_port_1_wg_ETC___d1160;
  tUInt8 DEF_IF_sb_26_port_0_whas__156_THEN_sb_26_port_0_wg_ETC___d1159;
  tUInt8 DEF_IF_sb_25_port_2_whas__133_THEN_sb_25_port_2_wg_ETC___d1142;
  tUInt8 DEF_IF_sb_25_port_1_whas__135_THEN_sb_25_port_1_wg_ETC___d1141;
  tUInt8 DEF_IF_sb_25_port_0_whas__137_THEN_sb_25_port_0_wg_ETC___d1140;
  tUInt8 DEF_IF_sb_24_port_2_whas__114_THEN_sb_24_port_2_wg_ETC___d1123;
  tUInt8 DEF_IF_sb_24_port_1_whas__116_THEN_sb_24_port_1_wg_ETC___d1122;
  tUInt8 DEF_IF_sb_24_port_0_whas__118_THEN_sb_24_port_0_wg_ETC___d1121;
  tUInt8 DEF_IF_sb_23_port_2_whas__095_THEN_sb_23_port_2_wg_ETC___d1104;
  tUInt8 DEF_IF_sb_23_port_1_whas__097_THEN_sb_23_port_1_wg_ETC___d1103;
  tUInt8 DEF_IF_sb_23_port_0_whas__099_THEN_sb_23_port_0_wg_ETC___d1102;
  tUInt8 DEF_IF_sb_22_port_2_whas__076_THEN_sb_22_port_2_wg_ETC___d1085;
  tUInt8 DEF_IF_sb_22_port_1_whas__078_THEN_sb_22_port_1_wg_ETC___d1084;
  tUInt8 DEF_IF_sb_22_port_0_whas__080_THEN_sb_22_port_0_wg_ETC___d1083;
  tUInt8 DEF_IF_sb_21_port_2_whas__057_THEN_sb_21_port_2_wg_ETC___d1066;
  tUInt8 DEF_IF_sb_21_port_1_whas__059_THEN_sb_21_port_1_wg_ETC___d1065;
  tUInt8 DEF_IF_sb_21_port_0_whas__061_THEN_sb_21_port_0_wg_ETC___d1064;
  tUInt8 DEF_IF_sb_20_port_2_whas__038_THEN_sb_20_port_2_wg_ETC___d1047;
  tUInt8 DEF_IF_sb_20_port_1_whas__040_THEN_sb_20_port_1_wg_ETC___d1046;
  tUInt8 DEF_IF_sb_20_port_0_whas__042_THEN_sb_20_port_0_wg_ETC___d1045;
  tUInt8 DEF_IF_sb_19_port_2_whas__019_THEN_sb_19_port_2_wg_ETC___d1028;
  tUInt8 DEF_IF_sb_19_port_1_whas__021_THEN_sb_19_port_1_wg_ETC___d1027;
  tUInt8 DEF_IF_sb_19_port_0_whas__023_THEN_sb_19_port_0_wg_ETC___d1026;
  tUInt8 DEF_IF_sb_18_port_2_whas__000_THEN_sb_18_port_2_wg_ETC___d1009;
  tUInt8 DEF_IF_sb_18_port_1_whas__002_THEN_sb_18_port_1_wg_ETC___d1008;
  tUInt8 DEF_IF_sb_18_port_0_whas__004_THEN_sb_18_port_0_wg_ETC___d1007;
  tUInt8 DEF_IF_sb_17_port_2_whas__81_THEN_sb_17_port_2_wge_ETC___d990;
  tUInt8 DEF_IF_sb_17_port_1_whas__83_THEN_sb_17_port_1_wge_ETC___d989;
  tUInt8 DEF_IF_sb_17_port_0_whas__85_THEN_sb_17_port_0_wge_ETC___d988;
  tUInt8 DEF_IF_sb_16_port_2_whas__62_THEN_sb_16_port_2_wge_ETC___d971;
  tUInt8 DEF_IF_sb_16_port_1_whas__64_THEN_sb_16_port_1_wge_ETC___d970;
  tUInt8 DEF_IF_sb_16_port_0_whas__66_THEN_sb_16_port_0_wge_ETC___d969;
  tUInt8 DEF_IF_sb_15_port_2_whas__43_THEN_sb_15_port_2_wge_ETC___d952;
  tUInt8 DEF_IF_sb_15_port_1_whas__45_THEN_sb_15_port_1_wge_ETC___d951;
  tUInt8 DEF_IF_sb_15_port_0_whas__47_THEN_sb_15_port_0_wge_ETC___d950;
  tUInt8 DEF_IF_sb_14_port_2_whas__24_THEN_sb_14_port_2_wge_ETC___d933;
  tUInt8 DEF_IF_sb_14_port_1_whas__26_THEN_sb_14_port_1_wge_ETC___d932;
  tUInt8 DEF_IF_sb_14_port_0_whas__28_THEN_sb_14_port_0_wge_ETC___d931;
  tUInt8 DEF_IF_sb_13_port_2_whas__05_THEN_sb_13_port_2_wge_ETC___d914;
  tUInt8 DEF_IF_sb_13_port_1_whas__07_THEN_sb_13_port_1_wge_ETC___d913;
  tUInt8 DEF_IF_sb_13_port_0_whas__09_THEN_sb_13_port_0_wge_ETC___d912;
  tUInt8 DEF_IF_sb_12_port_2_whas__86_THEN_sb_12_port_2_wge_ETC___d895;
  tUInt8 DEF_IF_sb_12_port_1_whas__88_THEN_sb_12_port_1_wge_ETC___d894;
  tUInt8 DEF_IF_sb_12_port_0_whas__90_THEN_sb_12_port_0_wge_ETC___d893;
  tUInt8 DEF_IF_sb_11_port_2_whas__67_THEN_sb_11_port_2_wge_ETC___d876;
  tUInt8 DEF_IF_sb_11_port_1_whas__69_THEN_sb_11_port_1_wge_ETC___d875;
  tUInt8 DEF_IF_sb_11_port_0_whas__71_THEN_sb_11_port_0_wge_ETC___d874;
  tUInt8 DEF_IF_sb_10_port_2_whas__48_THEN_sb_10_port_2_wge_ETC___d857;
  tUInt8 DEF_IF_sb_10_port_1_whas__50_THEN_sb_10_port_1_wge_ETC___d856;
  tUInt8 DEF_IF_sb_10_port_0_whas__52_THEN_sb_10_port_0_wge_ETC___d855;
  tUInt8 DEF_IF_sb_9_port_2_whas__29_THEN_sb_9_port_2_wget__ETC___d838;
  tUInt8 DEF_IF_sb_9_port_1_whas__31_THEN_sb_9_port_1_wget__ETC___d837;
  tUInt8 DEF_IF_sb_9_port_0_whas__33_THEN_sb_9_port_0_wget__ETC___d836;
  tUInt8 DEF_IF_sb_8_port_2_whas__10_THEN_sb_8_port_2_wget__ETC___d819;
  tUInt8 DEF_IF_sb_8_port_1_whas__12_THEN_sb_8_port_1_wget__ETC___d818;
  tUInt8 DEF_IF_sb_8_port_0_whas__14_THEN_sb_8_port_0_wget__ETC___d817;
  tUInt8 DEF_IF_sb_7_port_2_whas__91_THEN_sb_7_port_2_wget__ETC___d800;
  tUInt8 DEF_IF_sb_7_port_1_whas__93_THEN_sb_7_port_1_wget__ETC___d799;
  tUInt8 DEF_IF_sb_7_port_0_whas__95_THEN_sb_7_port_0_wget__ETC___d798;
  tUInt8 DEF_IF_sb_6_port_2_whas__72_THEN_sb_6_port_2_wget__ETC___d781;
  tUInt8 DEF_IF_sb_6_port_1_whas__74_THEN_sb_6_port_1_wget__ETC___d780;
  tUInt8 DEF_IF_sb_6_port_0_whas__76_THEN_sb_6_port_0_wget__ETC___d779;
  tUInt8 DEF_IF_sb_5_port_2_whas__53_THEN_sb_5_port_2_wget__ETC___d762;
  tUInt8 DEF_IF_sb_5_port_1_whas__55_THEN_sb_5_port_1_wget__ETC___d761;
  tUInt8 DEF_IF_sb_5_port_0_whas__57_THEN_sb_5_port_0_wget__ETC___d760;
  tUInt8 DEF_IF_sb_4_port_2_whas__34_THEN_sb_4_port_2_wget__ETC___d743;
  tUInt8 DEF_IF_sb_4_port_1_whas__36_THEN_sb_4_port_1_wget__ETC___d742;
  tUInt8 DEF_IF_sb_4_port_0_whas__38_THEN_sb_4_port_0_wget__ETC___d741;
  tUInt8 DEF_IF_sb_3_port_2_whas__15_THEN_sb_3_port_2_wget__ETC___d724;
  tUInt8 DEF_IF_sb_3_port_1_whas__17_THEN_sb_3_port_1_wget__ETC___d723;
  tUInt8 DEF_IF_sb_3_port_0_whas__19_THEN_sb_3_port_0_wget__ETC___d722;
  tUInt8 DEF_IF_sb_2_port_2_whas__96_THEN_sb_2_port_2_wget__ETC___d705;
  tUInt8 DEF_IF_sb_2_port_1_whas__98_THEN_sb_2_port_1_wget__ETC___d704;
  tUInt8 DEF_IF_sb_2_port_0_whas__00_THEN_sb_2_port_0_wget__ETC___d703;
  tUInt8 DEF_IF_sb_1_port_2_whas__77_THEN_sb_1_port_2_wget__ETC___d686;
  tUInt8 DEF_IF_sb_1_port_1_whas__79_THEN_sb_1_port_1_wget__ETC___d685;
  tUInt8 DEF_IF_sb_1_port_0_whas__81_THEN_sb_1_port_0_wget__ETC___d684;
  tUInt8 DEF_IF_sb_0_port_2_whas__58_THEN_sb_0_port_2_wget__ETC___d667;
  tUInt8 DEF_IF_sb_0_port_1_whas__60_THEN_sb_0_port_1_wget__ETC___d666;
  tUInt8 DEF_IF_sb_0_port_0_whas__62_THEN_sb_0_port_0_wget__ETC___d665;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3389;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3365;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BIT_125_ETC___d3400;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2468;
  tUInt8 DEF_SEL_ARR_e2w_internalFifos_0_first__332_BITS_79_ETC___d3341;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2464;
  tUInt8 DEF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_21_ETC___d2450;
  tUInt8 DEF_NOT_SEL_ARR_d2e_internalFifos_0_first__424_BIT_ETC___d2454;
  tUInt8 DEF_NOT_SEL_ARR_e2w_internalFifos_0_first__332_BIT_ETC___d3342;
  tUInt8 DEF_NOT_e2w_want_enq2_readBeforeLaterWrites_1_read_ETC___d580;
  tUInt8 DEF_NOT_e2w_want_enq1_readBeforeLaterWrites_1_read_ETC___d551;
  tUInt8 DEF_NOT_d2e_want_enq2_readBeforeLaterWrites_1_read_ETC___d443;
  tUInt8 DEF_NOT_d2e_want_enq1_readBeforeLaterWrites_1_read_ETC___d414;
  tUInt8 DEF_NOT_f2d_want_enq2_readBeforeLaterWrites_1_read_ETC___d304;
  tUInt8 DEF_NOT_f2d_want_enq1_readBeforeLaterWrites_1_read_ETC___d275;
  tUInt8 DEF_NOT_SEL_ARR_e2w_internalFifos_0_first__332_BIT_ETC___d3375;
  tUInt8 DEF_NOT_SEL_ARR_IF_sb_0_readBeforeLaterWrites_4_re_ETC___d1454;
  tUInt32 DEF_x__h156893;
  tUInt32 DEF_x__h156688;
  tUInt32 DEF_x__h156597;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo18;
  tUWide DEF__dfoo16;
  tUWide DEF__dfoo12;
  tUWide DEF__dfoo10;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUInt8 DEF_IF_sb_31_port_4_whas__243_THEN_sb_31_port_4_wg_ETC___d1258;
  tUInt8 DEF_IF_sb_30_port_4_whas__224_THEN_sb_30_port_4_wg_ETC___d1239;
  tUInt8 DEF_IF_sb_29_port_4_whas__205_THEN_sb_29_port_4_wg_ETC___d1220;
  tUInt8 DEF_IF_sb_28_port_4_whas__186_THEN_sb_28_port_4_wg_ETC___d1201;
  tUInt8 DEF_IF_sb_27_port_4_whas__167_THEN_sb_27_port_4_wg_ETC___d1182;
  tUInt8 DEF_IF_sb_26_port_4_whas__148_THEN_sb_26_port_4_wg_ETC___d1163;
  tUInt8 DEF_IF_sb_25_port_4_whas__129_THEN_sb_25_port_4_wg_ETC___d1144;
  tUInt8 DEF_IF_sb_24_port_4_whas__110_THEN_sb_24_port_4_wg_ETC___d1125;
  tUInt8 DEF_IF_sb_23_port_4_whas__091_THEN_sb_23_port_4_wg_ETC___d1106;
  tUInt8 DEF_IF_sb_22_port_4_whas__072_THEN_sb_22_port_4_wg_ETC___d1087;
  tUInt8 DEF_IF_sb_21_port_4_whas__053_THEN_sb_21_port_4_wg_ETC___d1068;
  tUInt8 DEF_IF_sb_20_port_4_whas__034_THEN_sb_20_port_4_wg_ETC___d1049;
  tUInt8 DEF_IF_sb_19_port_4_whas__015_THEN_sb_19_port_4_wg_ETC___d1030;
  tUInt8 DEF_IF_sb_18_port_4_whas__96_THEN_sb_18_port_4_wge_ETC___d1011;
  tUInt8 DEF_IF_sb_17_port_4_whas__77_THEN_sb_17_port_4_wge_ETC___d992;
  tUInt8 DEF_IF_sb_16_port_4_whas__58_THEN_sb_16_port_4_wge_ETC___d973;
  tUInt8 DEF_IF_sb_15_port_4_whas__39_THEN_sb_15_port_4_wge_ETC___d954;
  tUInt8 DEF_IF_sb_14_port_4_whas__20_THEN_sb_14_port_4_wge_ETC___d935;
  tUInt8 DEF_IF_sb_13_port_4_whas__01_THEN_sb_13_port_4_wge_ETC___d916;
  tUInt8 DEF_IF_sb_12_port_4_whas__82_THEN_sb_12_port_4_wge_ETC___d897;
  tUInt8 DEF_IF_sb_11_port_4_whas__63_THEN_sb_11_port_4_wge_ETC___d878;
  tUInt8 DEF_IF_sb_10_port_4_whas__44_THEN_sb_10_port_4_wge_ETC___d859;
  tUInt8 DEF_IF_sb_9_port_4_whas__25_THEN_sb_9_port_4_wget__ETC___d840;
  tUInt8 DEF_IF_sb_8_port_4_whas__06_THEN_sb_8_port_4_wget__ETC___d821;
  tUInt8 DEF_IF_sb_7_port_4_whas__87_THEN_sb_7_port_4_wget__ETC___d802;
  tUInt8 DEF_IF_sb_6_port_4_whas__68_THEN_sb_6_port_4_wget__ETC___d783;
  tUInt8 DEF_IF_sb_5_port_4_whas__49_THEN_sb_5_port_4_wget__ETC___d764;
  tUInt8 DEF_IF_sb_4_port_4_whas__30_THEN_sb_4_port_4_wget__ETC___d745;
  tUInt8 DEF_IF_sb_3_port_4_whas__11_THEN_sb_3_port_4_wget__ETC___d726;
  tUInt8 DEF_IF_sb_2_port_4_whas__92_THEN_sb_2_port_4_wget__ETC___d707;
  tUInt8 DEF_IF_sb_1_port_4_whas__73_THEN_sb_1_port_4_wget__ETC___d688;
  tUWide DEF_IF_e2w_want_enq1_port_0_whas__24_THEN_e2w_want_ETC___d608;
  tUWide DEF_IF_e2w_want_enq2_port_0_whas__31_THEN_e2w_want_ETC___d630;
  tUWide DEF_IF_d2e_want_enq1_port_0_whas__87_THEN_d2e_want_ETC___d471;
  tUWide DEF_IF_d2e_want_enq2_port_0_whas__94_THEN_d2e_want_ETC___d493;
  tUWide DEF_IF_f2d_want_enq1_readBeforeLaterWrites_1_read__ETC___d333;
  tUWide DEF_IF_f2d_want_enq2_readBeforeLaterWrites_1_read__ETC___d356;
  tUInt32 DEF_TASK_fopen___d1264;
  tUInt32 DEF_signed_0___d1295;
  tUWide DEF_d2e_want_enq2_port_1_wget____d393;
  tUWide DEF_d2e_want_enq1_port_1_wget____d386;
  tUWide DEF_e2w_want_enq2_port_1_wget____d530;
  tUWide DEF_e2w_want_enq1_port_1_wget____d523;
  tUWide DEF_f2d_want_enq2_port_1_wget____d254;
  tUWide DEF_f2d_want_enq1_port_1_wget____d247;
  tUInt32 DEF_def__h175097;
  tUInt32 DEF_x_wget__h18336;
  tUInt32 DEF_def__h174953;
  tUInt32 DEF_x_wget__h17839;
  tUInt32 DEF_def__h174809;
  tUInt32 DEF_x_wget__h17342;
  tUInt32 DEF_def__h174665;
  tUInt32 DEF_x_wget__h16845;
  tUInt32 DEF_def__h174521;
  tUInt32 DEF_x_wget__h16348;
  tUInt32 DEF_def__h174377;
  tUInt32 DEF_x_wget__h15851;
  tUInt32 DEF_def__h174233;
  tUInt32 DEF_x_wget__h15354;
  tUInt32 DEF_def__h174089;
  tUInt32 DEF_x_wget__h14857;
  tUInt32 DEF_def__h173945;
  tUInt32 DEF_x_wget__h14360;
  tUInt32 DEF_def__h173801;
  tUInt32 DEF_x_wget__h13863;
  tUInt32 DEF_def__h173657;
  tUInt32 DEF_x_wget__h13366;
  tUInt32 DEF_def__h173513;
  tUInt32 DEF_x_wget__h12869;
  tUInt32 DEF_def__h173369;
  tUInt32 DEF_x_wget__h12372;
  tUInt32 DEF_def__h173225;
  tUInt32 DEF_x_wget__h11875;
  tUInt32 DEF_def__h173081;
  tUInt32 DEF_x_wget__h11378;
  tUInt32 DEF_def__h172937;
  tUInt32 DEF_x_wget__h10881;
  tUInt32 DEF_def__h172793;
  tUInt32 DEF_x_wget__h10384;
  tUInt32 DEF_def__h172649;
  tUInt32 DEF_x_wget__h9887;
  tUInt32 DEF_def__h172505;
  tUInt32 DEF_x_wget__h9390;
  tUInt32 DEF_def__h172361;
  tUInt32 DEF_x_wget__h8893;
  tUInt32 DEF_def__h172217;
  tUInt32 DEF_x_wget__h8396;
  tUInt32 DEF_def__h172073;
  tUInt32 DEF_x_wget__h7899;
  tUInt32 DEF_def__h171929;
  tUInt32 DEF_x_wget__h7402;
  tUInt32 DEF_def__h171785;
  tUInt32 DEF_x_wget__h6905;
  tUInt32 DEF_def__h171641;
  tUInt32 DEF_x_wget__h6408;
  tUInt32 DEF_def__h171497;
  tUInt32 DEF_x_wget__h5911;
  tUInt32 DEF_def__h171353;
  tUInt32 DEF_x_wget__h5414;
  tUInt32 DEF_def__h171209;
  tUInt32 DEF_x_wget__h4917;
  tUInt32 DEF_def__h171065;
  tUInt32 DEF_x_wget__h4420;
  tUInt32 DEF_def__h170921;
  tUInt32 DEF_x_wget__h3923;
  tUInt32 DEF_def__h170777;
  tUInt32 DEF_x_wget__h3426;
  tUInt32 DEF_def__h170633;
  tUInt32 DEF_x_wget__h2924;
  tUInt32 DEF_x_wget__h1446;
  tUInt32 DEF_lfh___d1265;
  tUInt8 DEF_x_wget__h37531;
  tUInt8 DEF_x_wget__h36921;
  tUInt8 DEF_x_wget__h27208;
  tUInt8 DEF_x_wget__h26598;
  tUInt8 DEF_x_wget__h19668;
  tUInt8 DEF_x_wget__h19058;
  tUWide DEF_d2e_want_enq2_register_96_BITS_221_TO_0___d492;
  tUWide DEF_d2e_want_enq2_port_0_wget__95_BITS_221_TO_0___d491;
  tUWide DEF_d2e_want_enq1_register_89_BITS_221_TO_0___d470;
  tUWide DEF_d2e_want_enq1_port_0_wget__88_BITS_221_TO_0___d469;
  tUWide DEF_e2w_want_enq2_register_33_BITS_125_TO_0___d629;
  tUWide DEF_e2w_want_enq2_port_0_wget__32_BITS_125_TO_0___d628;
  tUWide DEF_e2w_want_enq1_register_26_BITS_125_TO_0___d607;
  tUWide DEF_e2w_want_enq1_port_0_wget__25_BITS_125_TO_0___d606;
  tUWide DEF_e2w_want_enq2_register_33_BITS_119_TO_0___d2942;
  tUWide DEF_e2w_want_enq1_register_26_BITS_119_TO_0___d2739;
  tUWide DEF_f2d_want_enq2_register_57_BITS_112_TO_0___d354;
  tUWide DEF_f2d_want_enq2_port_0_wget__56_BITS_112_TO_0___d353;
  tUWide DEF_f2d_want_enq1_register_50_BITS_112_TO_0___d331;
  tUWide DEF_f2d_want_enq1_port_0_wget__49_BITS_112_TO_0___d330;
  tUWide DEF_IF_d2e_want_enq2_port_1_whas__92_THEN_d2e_want_ETC___d398;
  tUWide DEF_IF_d2e_want_enq2_port_0_whas__94_THEN_d2e_want_ETC___d397;
  tUWide DEF_IF_d2e_want_enq1_port_0_whas__87_THEN_d2e_want_ETC___d390;
  tUWide DEF_IF_d2e_want_enq1_port_1_whas__85_THEN_d2e_want_ETC___d391;
  tUWide DEF_IF_d2e_want_enq2_readBeforeLaterWrites_0_read__ETC___d2345;
  tUWide DEF_IF_fromImem_rv_port1__read__311_BITS_6_TO_0_97_ETC___d2344;
  tUWide DEF_IF_d2e_want_enq1_readBeforeLaterWrites_0_read__ETC___d1868;
  tUWide DEF_IF_fromImem_rv_port1__read__311_BITS_39_TO_33__ETC___d1867;
  tUWide DEF_IF_e2w_want_enq2_port_1_whas__29_THEN_e2w_want_ETC___d535;
  tUWide DEF_IF_e2w_want_enq2_port_0_whas__31_THEN_e2w_want_ETC___d534;
  tUWide DEF_IF_e2w_want_enq1_port_0_whas__24_THEN_e2w_want_ETC___d527;
  tUWide DEF_IF_e2w_want_enq1_port_1_whas__22_THEN_e2w_want_ETC___d528;
  tUWide DEF_IF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_ETC___d2753;
  tUWide DEF_NOT_e2w_want_enq1_readBeforeLaterWrites_0_read_ETC___d2741;
  tUWide DEF_IF_e2w_want_enq1_readBeforeLaterWrites_0_read__ETC___d2752;
  tUWide DEF_NOT_SEL_ARR_d2e_internalFifos_0_first__424_BIT_ETC___d2751;
  tUWide DEF_IF_e2w_want_enq2_readBeforeLaterWrites_0_read__ETC___d2943;
  tUWide DEF_IF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_ETC___d2941;
  tUWide DEF_IF_e2w_want_enq1_readBeforeLaterWrites_0_read__ETC___d2740;
  tUWide DEF_IF_SEL_ARR_d2e_internalFifos_0_first__424_BITS_ETC___d2738;
  tUWide DEF_IF_f2d_want_enq2_port_1_whas__53_THEN_f2d_want_ETC___d259;
  tUWide DEF_IF_f2d_want_enq2_port_0_whas__55_THEN_f2d_want_ETC___d258;
  tUWide DEF_IF_f2d_want_enq1_port_0_whas__48_THEN_f2d_want_ETC___d251;
  tUWide DEF_IF_f2d_want_enq1_port_1_whas__46_THEN_f2d_want_ETC___d252;
  tUWide DEF_IF_f2d_want_enq2_readBeforeLaterWrites_0_read__ETC___d1309;
  tUWide DEF_IF_program_counter_readBeforeLaterWrites_0_rea_ETC___d1308;
  tUWide DEF_IF_f2d_want_enq2_port_0_whas__55_THEN_f2d_want_ETC___d355;
  tUWide DEF_IF_f2d_want_enq1_port_0_whas__48_THEN_f2d_want_ETC___d332;
  tUInt32 DEF_def__h18641;
  tUInt32 DEF_def__h18144;
  tUInt32 DEF_def__h17647;
  tUInt32 DEF_def__h17150;
  tUInt32 DEF_def__h16653;
  tUInt32 DEF_def__h16156;
  tUInt32 DEF_def__h15659;
  tUInt32 DEF_def__h15162;
  tUInt32 DEF_def__h14665;
  tUInt32 DEF_def__h14168;
  tUInt32 DEF_def__h13671;
  tUInt32 DEF_def__h13174;
  tUInt32 DEF_def__h12677;
  tUInt32 DEF_def__h12180;
  tUInt32 DEF_def__h11683;
  tUInt32 DEF_def__h11186;
  tUInt32 DEF_def__h10689;
  tUInt32 DEF_def__h10192;
  tUInt32 DEF_def__h9695;
  tUInt32 DEF_def__h9198;
  tUInt32 DEF_def__h8701;
  tUInt32 DEF_def__h8204;
  tUInt32 DEF_def__h7707;
  tUInt32 DEF_def__h7210;
  tUInt32 DEF_def__h6713;
  tUInt32 DEF_def__h6216;
  tUInt32 DEF_def__h5719;
  tUInt32 DEF_def__h5222;
  tUInt32 DEF_def__h4725;
  tUInt32 DEF_def__h4228;
  tUInt32 DEF_def__h3731;
  tUInt32 DEF_def__h3234;
  tUInt32 DEF_def__h1759;
  tUInt8 DEF_IF_sb_0_port_4_whas__54_THEN_sb_0_port_4_wget__ETC___d669;
  tUInt8 DEF_IF_e2w_want_deq2_port_0_whas__45_THEN_e2w_want_ETC___d548;
  tUInt8 DEF_def__h37840;
  tUInt8 DEF_IF_e2w_want_deq1_port_0_whas__38_THEN_e2w_want_ETC___d541;
  tUInt8 DEF_def__h37234;
  tUInt8 DEF_IF_d2e_want_deq2_port_0_whas__08_THEN_d2e_want_ETC___d411;
  tUInt8 DEF_def__h27517;
  tUInt8 DEF_IF_d2e_want_deq1_port_0_whas__01_THEN_d2e_want_ETC___d404;
  tUInt8 DEF_def__h26911;
  tUInt8 DEF_IF_f2d_want_deq2_port_0_whas__69_THEN_f2d_want_ETC___d272;
  tUInt8 DEF_def__h19977;
  tUInt8 DEF_IF_f2d_want_deq1_port_0_whas__62_THEN_f2d_want_ETC___d265;
  tUInt8 DEF_def__h19371;
  tUWide DEF_d2e_want_enq2_readBeforeLaterWrites_0_read__51_ETC___d2346;
  tUWide DEF_d2e_want_enq1_readBeforeLaterWrites_0_read__49_ETC___d1869;
  tUWide DEF_NOT_d2e_want_enq1_readBeforeLaterWrites_1_read_ETC___d481;
  tUWide DEF_NOT_d2e_want_enq2_readBeforeLaterWrites_1_read_ETC___d505;
  tUWide DEF_SEL_ARR_f2d_internalFifos_0_first__486_BITS_80_ETC___d2343;
  tUWide DEF_SEL_ARR_f2d_internalFifos_0_first__486_BITS_80_ETC___d1866;
  tUWide DEF_IF_fromImem_rv_port1__read__311_BITS_52_TO_48__ETC___d1865;
  tUWide DEF_IF_fromImem_rv_port1__read__311_BITS_19_TO_15__ETC___d2342;
  tUWide DEF_e2w_want_enq2_readBeforeLaterWrites_0_read__48_ETC___d2944;
  tUWide DEF_e2w_want_enq1_readBeforeLaterWrites_0_read__43_ETC___d2754;
  tUWide DEF_NOT_e2w_want_enq1_readBeforeLaterWrites_1_read_ETC___d618;
  tUWide DEF_NOT_e2w_want_enq2_readBeforeLaterWrites_1_read_ETC___d642;
  tUWide DEF_SEL_ARR_d2e_internalFifos_0_first__424_BIT_221_ETC___d2737;
  tUWide DEF__1_CONCAT_program_counter_register_CONCAT_IF_pr_ETC___d1300;
  tUWide DEF_IF_program_counter_readBeforeLaterWrites_0_rea_ETC___d1299;
  tUWide DEF_f2d_want_enq2_readBeforeLaterWrites_0_read__28_ETC___d1310;
  tUWide DEF_NOT_f2d_want_enq1_readBeforeLaterWrites_1_read_ETC___d343;
  tUWide DEF_NOT_f2d_want_enq2_readBeforeLaterWrites_1_read_ETC___d368;
  tUWide DEF__16_CONCAT_program_counter_register_CONCAT_0___d1296;
  tUWide DEF__1_CONCAT_getIResp_a___d4123;
  tUWide DEF__0_CONCAT_DONTCARE___d1871;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_d2e_internalFifos_0_first__ETC___d2951;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d4131;
  tUWide DEF__1_CONCAT_getDResp_a___d4127;
  tUWide DEF__0_CONCAT_DONTCARE___d3888;
 
 /* Rules */
 public:
  void RL_program_counter_canonicalize();
  void RL_rf_0_canonicalize();
  void RL_rf_1_canonicalize();
  void RL_rf_2_canonicalize();
  void RL_rf_3_canonicalize();
  void RL_rf_4_canonicalize();
  void RL_rf_5_canonicalize();
  void RL_rf_6_canonicalize();
  void RL_rf_7_canonicalize();
  void RL_rf_8_canonicalize();
  void RL_rf_9_canonicalize();
  void RL_rf_10_canonicalize();
  void RL_rf_11_canonicalize();
  void RL_rf_12_canonicalize();
  void RL_rf_13_canonicalize();
  void RL_rf_14_canonicalize();
  void RL_rf_15_canonicalize();
  void RL_rf_16_canonicalize();
  void RL_rf_17_canonicalize();
  void RL_rf_18_canonicalize();
  void RL_rf_19_canonicalize();
  void RL_rf_20_canonicalize();
  void RL_rf_21_canonicalize();
  void RL_rf_22_canonicalize();
  void RL_rf_23_canonicalize();
  void RL_rf_24_canonicalize();
  void RL_rf_25_canonicalize();
  void RL_rf_26_canonicalize();
  void RL_rf_27_canonicalize();
  void RL_rf_28_canonicalize();
  void RL_rf_29_canonicalize();
  void RL_rf_30_canonicalize();
  void RL_rf_31_canonicalize();
  void RL_f2d_enqueueFifo_canonicalize();
  void RL_f2d_dequeueFifo_canonicalize();
  void RL_f2d_want_enq1_canonicalize();
  void RL_f2d_want_enq2_canonicalize();
  void RL_f2d_want_deq1_canonicalize();
  void RL_f2d_want_deq2_canonicalize();
  void RL_f2d_canonicalize();
  void RL_d2e_enqueueFifo_canonicalize();
  void RL_d2e_dequeueFifo_canonicalize();
  void RL_d2e_want_enq1_canonicalize();
  void RL_d2e_want_enq2_canonicalize();
  void RL_d2e_want_deq1_canonicalize();
  void RL_d2e_want_deq2_canonicalize();
  void RL_d2e_canonicalize();
  void RL_e2w_enqueueFifo_canonicalize();
  void RL_e2w_dequeueFifo_canonicalize();
  void RL_e2w_want_enq1_canonicalize();
  void RL_e2w_want_enq2_canonicalize();
  void RL_e2w_want_deq1_canonicalize();
  void RL_e2w_want_deq2_canonicalize();
  void RL_e2w_canonicalize();
  void RL_mEpoch_canonicalize();
  void RL_sb_0_canonicalize();
  void RL_sb_1_canonicalize();
  void RL_sb_2_canonicalize();
  void RL_sb_3_canonicalize();
  void RL_sb_4_canonicalize();
  void RL_sb_5_canonicalize();
  void RL_sb_6_canonicalize();
  void RL_sb_7_canonicalize();
  void RL_sb_8_canonicalize();
  void RL_sb_9_canonicalize();
  void RL_sb_10_canonicalize();
  void RL_sb_11_canonicalize();
  void RL_sb_12_canonicalize();
  void RL_sb_13_canonicalize();
  void RL_sb_14_canonicalize();
  void RL_sb_15_canonicalize();
  void RL_sb_16_canonicalize();
  void RL_sb_17_canonicalize();
  void RL_sb_18_canonicalize();
  void RL_sb_19_canonicalize();
  void RL_sb_20_canonicalize();
  void RL_sb_21_canonicalize();
  void RL_sb_22_canonicalize();
  void RL_sb_23_canonicalize();
  void RL_sb_24_canonicalize();
  void RL_sb_25_canonicalize();
  void RL_sb_26_canonicalize();
  void RL_sb_27_canonicalize();
  void RL_sb_28_canonicalize();
  void RL_sb_29_canonicalize();
  void RL_sb_30_canonicalize();
  void RL_sb_31_canonicalize();
  void RL_doTic();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
