{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402599716112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402599716115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:01:55 2014 " "Processing started: Thu Jun 12 20:01:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402599716115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402599716115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonocicloQuartus -c MonocicloQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402599716116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1402599717401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../microc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux16_e " "Found entity 5: mux16_e" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux16_s " "Found entity 6: mux16_s" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1402599717559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_generator " "Found entity 1: Clk_generator" {  } { { "../audio_clk_generator.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599717562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599717562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL Implicit Net warning at cpu.v(33): created implicit net for \"AUD_ADCLRCK\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402599717562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402599717681 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL or VHDL warning at cpu.v(33): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1402599717685 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"microc:micro1\"" {  } { { "../cpu.v" "micro1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"microc:micro1\|sum:sum_pc\"" {  } { { "../microc.v" "sum_pc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:pc\"" {  } { { "../microc.v" "pc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog microc:micro1\|memprog:mem_instr " "Elaborating entity \"memprog\" for hierarchy \"microc:micro1\|memprog:mem_instr\"" {  } { { "../microc.v" "mem_instr" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717698 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "101 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (101) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1402599717707 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402599717736 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402599717736 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../memprog.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402599717736 "|cpu|microc:micro1|memprog:mem_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux_inc " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux_inc\"" {  } { { "../microc.v" "mux_inc" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"microc:micro1\|regfile:registros\"" {  } { { "../microc.v" "registros" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(18) " "Verilog HDL assignment warning at componentes.v(18): truncated value with size 32 to match size of target (8)" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599717760 "|cpu|microc:micro1|regfile:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(19) " "Verilog HDL assignment warning at componentes.v(19): truncated value with size 32 to match size of target (8)" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599717761 "|cpu|microc:micro1|regfile:registros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"microc:micro1\|alu:alu1\"" {  } { { "../microc.v" "alu1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../alu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599717763 "|cpu|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 microc:micro1\|mux2:mux_inm " "Elaborating entity \"mux2\" for hierarchy \"microc:micro1\|mux2:mux_inm\"" {  } { { "../microc.v" "mux_inm" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:ffzero " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:ffzero\"" {  } { { "../microc.v" "ffzero" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_e microc:micro1\|mux16_e:mux_puerto_e " "Elaborating entity \"mux16_e\" for hierarchy \"microc:micro1\|mux16_e:mux_puerto_e\"" {  } { { "../microc.v" "mux_puerto_e" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_s microc:micro1\|mux16_s:mux_puerto_s " "Elaborating entity \"mux16_s\" for hierarchy \"microc:micro1\|mux16_s:mux_puerto_s\"" {  } { { "../microc.v" "mux_puerto_s" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro microc:micro1\|registro:puerto_s0 " "Elaborating entity \"registro\" for hierarchy \"microc:micro1\|registro:puerto_s0\"" {  } { { "../microc.v" "puerto_s0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/microc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"uc:uc1\"" {  } { { "../cpu.v" "uc1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u3 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u3\"" {  } { { "../cpu.v" "u3" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599717785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../VGA_Audio_PLL.v" "altpll_component" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599718027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402599718036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u3\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599718038 ""}  } { { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402599718038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "../cpu.v" "u7" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599718042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718044 "|cpu|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718044 "|cpu|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "../I2C_AV_Config.v" "u0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599718045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718047 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718047 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718048 "|cpu|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u8 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u8\"" {  } { { "../cpu.v" "u8" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599718049 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(65) " "Verilog HDL assignment warning at AUDIO_DAC.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (9)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(100) " "Verilog HDL assignment warning at AUDIO_DAC.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(108) " "Verilog HDL assignment warning at AUDIO_DAC.v(108): truncated value with size 32 to match size of target (7)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(121) " "Verilog HDL assignment warning at AUDIO_DAC.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(134) " "Verilog HDL assignment warning at AUDIO_DAC.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402599718052 "|cpu|AUDIO_DAC:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_generator Clk_generator:Generator " "Elaborating entity \"Clk_generator\" for hierarchy \"Clk_generator:Generator\"" {  } { { "../cpu.v" "Generator" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402599718054 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "microc:micro1\|regfile:registros\|regb " "RAM logic \"microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../componentes.v" "regb" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1402599718576 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1402599718576 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/MonocicloQuartus.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/MonocicloQuartus.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1402599718605 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AUDIO_DAC:u8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AUDIO_DAC:u8\|Div1\"" {  } { { "../AUDIO_DAC.v" "Div1" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1402599719717 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "AUDIO_DAC:u8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"AUDIO_DAC:u8\|Div0\"" {  } { { "../AUDIO_DAC.v" "Div0" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1402599719717 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1402599719717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_DAC:u8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"AUDIO_DAC:u8\|lpm_divide:Div1\"" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402599719809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_DAC:u8\|lpm_divide:Div1 " "Instantiated megafunction \"AUDIO_DAC:u8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599719810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 52 " "Parameter \"LPM_WIDTHD\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599719810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599719810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599719810 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402599719810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3gm " "Found entity 1: lpm_divide_3gm" {  } { { "db/lpm_divide_3gm.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/lpm_divide_3gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599719883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599719883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599719891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599719891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s5f " "Found entity 1: alt_u_div_s5f" {  } { { "db/alt_u_div_s5f.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/alt_u_div_s5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599720223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599720223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599720409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599720409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402599720479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402599720479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_DAC:u8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"AUDIO_DAC:u8\|lpm_divide:Div0\"" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402599720498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_DAC:u8\|lpm_divide:Div0 " "Instantiated megafunction \"AUDIO_DAC:u8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599720499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 52 " "Parameter \"LPM_WIDTHD\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599720499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599720499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402599720499 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402599720499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1402599724177 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1402599724376 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1402599724376 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 18 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1402599724461 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1402599724461 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 72 -1 0 } } { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 63 -1 0 } } { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1402599724613 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1402599724613 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1402599731192 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1402599731192 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_35_result_int\[8\]~56 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|add_sub_35_result_int\[8\]~56\"" {  } { { "db/alt_u_div_s5f.tdf" "add_sub_35_result_int\[8\]~56" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/db/alt_u_div_s5f.tdf" 171 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402599739792 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_32~64 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_32~64\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402599739792 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_34~66 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_34~66\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402599739792 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_37~72 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_37~72\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402599739792 ""} { "Info" "ISCL_SCL_CELL_NAME" "AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_39~76 " "Logic cell \"AUDIO_DAC:u8\|lpm_divide:Div0\|lpm_divide_3gm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_s5f:divider\|op_39~76\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1402599739792 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1402599739792 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.map.smsg " "Generated suppressed messages file /home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402599739961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402599740810 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402599740810 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1402599741453 "|cpu|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1402599741453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6704 " "Implemented 6704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402599741456 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402599741456 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1402599741456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6612 " "Implemented 6612 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402599741456 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1402599741456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402599741456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402599741508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:02:21 2014 " "Processing ended: Thu Jun 12 20:02:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402599741508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402599741508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402599741508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599741508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402599745010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402599745012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:02:24 2014 " "Processing started: Thu Jun 12 20:02:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402599745012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402599745012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402599745013 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1402599745581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MonocicloQuartus EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MonocicloQuartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1402599745652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1402599745710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1402599745711 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:u3\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"VGA_Audio_PLL:u3\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 272 8336 9085 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1 1402599745755 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:u3\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA_Audio_PLL:u3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 273 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1402599745769 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 272 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1402599745769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1402599746397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1402599746422 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1402599747167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1402599747167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1402599747167 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1402599747167 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 11866 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1402599747196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 11867 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1402599747196 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 11868 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1402599747196 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1402599747196 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 91 " "No exact pin location assignment(s) for 43 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { clk } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 1 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[0\] " "Pin d0_s\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[0] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[1\] " "Pin d0_s\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[1] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[2\] " "Pin d0_s\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[2] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[3\] " "Pin d0_s\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[3] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[4\] " "Pin d0_s\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[4] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[5\] " "Pin d0_s\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[5] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[6\] " "Pin d0_s\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[6] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_s\[7\] " "Pin d0_s\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_s[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_s\[7\] " "Pin d1_s\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_s[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 8 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_s\[7\] " "Pin d2_s\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_s[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d3_s\[7\] " "Pin d3_s\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d3_s[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 10 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d3_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[2] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { KEY[3] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 15 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 111 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[0] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 112 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[1] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 113 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[2] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 114 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[3] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[4] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[5] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[6] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 119 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[8] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { SW[9] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 16 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[0\] " "Pin d2_e\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[0] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[0\] " "Pin d1_e\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[0] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[1\] " "Pin d1_e\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[1] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[1\] " "Pin d2_e\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[1] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[2\] " "Pin d2_e\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[2] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[2\] " "Pin d1_e\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[2] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[3\] " "Pin d1_e\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[3] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[3\] " "Pin d2_e\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[3] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[4\] " "Pin d2_e\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[4] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[4\] " "Pin d1_e\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[4] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[5\] " "Pin d1_e\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[5] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[5\] " "Pin d2_e\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[5] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[6\] " "Pin d2_e\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[6] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[6\] " "Pin d1_e\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[6] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d1_e\[7\] " "Pin d1_e\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d1_e[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 4 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d1_e[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d2_e\[7\] " "Pin d2_e\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d2_e[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 5 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d2_e[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d0_e\[7\] " "Pin d0_e\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { d0_e[7] } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 3 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { d0_e[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1402599747466 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1402599747466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MonocicloQuartus.sdc " "Synopsys Design Constraints File file not found: 'MonocicloQuartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1402599748708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1402599748709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1402599748764 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1402599748829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749489 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:u3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 272 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749489 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 14 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_AV_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_AV_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "../I2C_Controller.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_Controller.v" 62 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 3044 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749489 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_AV_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 16 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 3184 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749489 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1402599749489 ""}  } { { "../I2C_AV_Config.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/I2C_AV_Config.v" 16 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 253 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749489 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u8\|LRCK_1X  " "Automatically promoted node AUDIO_DAC:u8\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u8\|LRCK_1X~0 " "Destination node AUDIO_DAC:u8\|LRCK_1X~0" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 6985 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Destination node AUD_DACLRCK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 21 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1402599749490 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 86 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 189 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_DAC:u8\|oAUD_BCK  " "Automatically promoted node AUDIO_DAC:u8\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Destination node AUD_BCLK" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_DAC:u8\|oAUD_BCK~0 " "Destination node AUDIO_DAC:u8\|oAUD_BCK~0" {  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 28 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10345 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1402599749491 ""}  } { { "../AUDIO_DAC.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/AUDIO_DAC.v" 28 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUDIO_DAC:u8|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 187 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc1\|WideOr5~3 " "Destination node uc:uc1\|WideOr5~3" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 31 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|WideOr5~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 7111 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc1\|WideOr3~1 " "Destination node uc:uc1\|WideOr3~1" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 31 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 7115 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc1\|Selector0~0 " "Destination node uc:uc1\|Selector0~0" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 31 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10366 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uc:uc1\|s_e~0 " "Destination node uc:uc1\|s_e~0" {  } { { "../uc.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/uc.v" 7 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { uc:uc1|s_e~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10404 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~229 " "Destination node microc:micro1\|regfile:registros\|regb~229" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~229 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10413 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~231 " "Destination node microc:micro1\|regfile:registros\|regb~231" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~231 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10415 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~233 " "Destination node microc:micro1\|regfile:registros\|regb~233" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~233 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10417 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~235 " "Destination node microc:micro1\|regfile:registros\|regb~235" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~235 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10419 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~237 " "Destination node microc:micro1\|regfile:registros\|regb~237" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~237 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10421 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microc:micro1\|regfile:registros\|regb~239 " "Destination node microc:micro1\|regfile:registros\|regb~239" {  } { { "../componentes.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { microc:micro1|regfile:registros|regb~239 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10423 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1402599749491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1402599749491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1402599749491 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 2 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_generator:Generator\|WideOr0~6  " "Automatically promoted node Clk_generator:Generator\|WideOr0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1402599749493 ""}  } { { "../audio_clk_generator.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/audio_clk_generator.v" 12 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clk_generator:Generator|WideOr0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 10646 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1402599749493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1402599750668 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1402599750676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1402599750677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1402599750687 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1402599750696 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1402599750704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1402599750704 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1402599750711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1402599750837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1402599750845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1402599750845 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 32 11 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 32 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1402599750859 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1402599750859 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1402599750859 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 35 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 38 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 34 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1402599750863 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1402599750863 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1402599750863 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:u3\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "PLL \"VGA_Audio_PLL:u3\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VGA_Audio_PLL.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/VGA_Audio_PLL.v" 83 0 0 } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 52 0 0 } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1402599750942 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1402599751052 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1402599751052 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1402599751052 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1402599751053 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1402599751053 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1402599751053 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1402599751054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1402599753719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1402599759038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1402599759084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1402599786509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1402599786510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1402599788337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1402599795644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1402599795644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1402599802916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1402599802921 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1402599802921 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1402599803114 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[0\] 0 " "Pin \"d0_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[1\] 0 " "Pin \"d0_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[2\] 0 " "Pin \"d0_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[3\] 0 " "Pin \"d0_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[4\] 0 " "Pin \"d0_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[5\] 0 " "Pin \"d0_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[6\] 0 " "Pin \"d0_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d0_s\[7\] 0 " "Pin \"d0_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[0\] 0 " "Pin \"d1_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[1\] 0 " "Pin \"d1_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[2\] 0 " "Pin \"d1_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[3\] 0 " "Pin \"d1_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[4\] 0 " "Pin \"d1_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[5\] 0 " "Pin \"d1_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[6\] 0 " "Pin \"d1_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d1_s\[7\] 0 " "Pin \"d1_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[0\] 0 " "Pin \"d2_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[1\] 0 " "Pin \"d2_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[2\] 0 " "Pin \"d2_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[3\] 0 " "Pin \"d2_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[4\] 0 " "Pin \"d2_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[5\] 0 " "Pin \"d2_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[6\] 0 " "Pin \"d2_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d2_s\[7\] 0 " "Pin \"d2_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[0\] 0 " "Pin \"d3_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[1\] 0 " "Pin \"d3_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[2\] 0 " "Pin \"d3_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[3\] 0 " "Pin \"d3_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[4\] 0 " "Pin \"d3_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[5\] 0 " "Pin \"d3_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[6\] 0 " "Pin \"d3_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d3_s\[7\] 0 " "Pin \"d3_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1402599803537 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1402599803537 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1402599807093 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1402599807693 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1402599811577 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1402599812361 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1402599812649 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../cpu.v" "" { Text "/home/alumno/Descargas/MONOCICLO_LIBRE/cpu.v" 23 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1402599812653 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1402599812653 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1402599812653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.fit.smsg " "Generated suppressed messages file /home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/output_files/MonocicloQuartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402599813621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402599815500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:03:35 2014 " "Processing ended: Thu Jun 12 20:03:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402599815500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402599815500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402599815500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599815500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402599818271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402599818274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:03:37 2014 " "Processing started: Thu Jun 12 20:03:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402599818274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402599818274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402599818275 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1402599820115 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1402599820176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402599820805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:03:40 2014 " "Processing ended: Thu Jun 12 20:03:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402599820805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402599820805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402599820805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599820805 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1402599820954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402599822972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402599822974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:03:42 2014 " "Processing started: Thu Jun 12 20:03:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402599822974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402599822974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MonocicloQuartus -c MonocicloQuartus " "Command: quartus_sta MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402599822974 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1402599823028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1402599823423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1402599823486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1402599823486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MonocicloQuartus.sdc " "Synopsys Design Constraints File file not found: 'MonocicloQuartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1402599824202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1402599824203 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1402599824258 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u3\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u3\|altpll_component\|pll\|clk\[1\]\} \{u3\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u3\|altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{u3\|altpll_component\|pll\|clk\[1\]\} \{u3\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1402599824258 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1402599824258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1402599824259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_AV_Config:u7\|mI2C_CTRL_CLK I2C_AV_Config:u7\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_AV_Config:u7\|mI2C_CTRL_CLK I2C_AV_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1402599824263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1402599824263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUDIO_DAC:u8\|LRCK_1X AUDIO_DAC:u8\|LRCK_1X " "create_clock -period 1.000 -name AUDIO_DAC:u8\|LRCK_1X AUDIO_DAC:u8\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1402599824263 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUDIO_DAC:u8\|oAUD_BCK AUDIO_DAC:u8\|oAUD_BCK " "create_clock -period 1.000 -name AUDIO_DAC:u8\|oAUD_BCK AUDIO_DAC:u8\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1402599824263 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1402599824263 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1402599824311 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1402599824326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1402599824350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.559 " "Worst-case setup slack is -13.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.559     -2072.192 CLOCK_50  " "  -13.559     -2072.192 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862       -81.776 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "   -2.862       -81.776 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413       -11.304 AUDIO_DAC:u8\|LRCK_1X  " "   -1.413       -11.304 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344        -0.687 u3\|altpll_component\|pll\|clk\[1\]  " "   -0.344        -0.687 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282        -0.563 AUDIO_DAC:u8\|oAUD_BCK  " "   -0.282        -0.563 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599824352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.703 " "Worst-case hold slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703        -2.703 CLOCK_50  " "   -2.703        -2.703 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 u3\|altpll_component\|pll\|clk\[1\]  " "    0.100         0.000 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 AUDIO_DAC:u8\|oAUD_BCK  " "    0.445         0.000 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "    0.445         0.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 AUDIO_DAC:u8\|LRCK_1X  " "    0.640         0.000 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599824360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1402599824362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1402599824363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -270.471 CLOCK_50  " "   -1.631      -270.471 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -48.880 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "   -0.611       -48.880 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 AUDIO_DAC:u8\|LRCK_1X  " "   -0.611        -9.776 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 AUDIO_DAC:u8\|oAUD_BCK  " "   -0.611        -4.888 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.666         0.000 u3\|altpll_component\|pll\|clk\[1\]  " "   26.666         0.000 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599824366 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1402599824673 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1402599824676 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1402599824986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.367 " "Worst-case setup slack is -4.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.367      -649.659 CLOCK_50  " "   -4.367      -649.659 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490        -0.976 u3\|altpll_component\|pll\|clk\[1\]  " "   -0.490        -0.976 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437       -10.117 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "   -0.437       -10.117 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.168 AUDIO_DAC:u8\|LRCK_1X  " "   -0.021        -0.168 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 AUDIO_DAC:u8\|oAUD_BCK  " "    0.499         0.000 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599824993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599824993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.730 " "Worst-case hold slack is -1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730        -1.730 CLOCK_50  " "   -1.730        -1.730 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 AUDIO_DAC:u8\|oAUD_BCK  " "    0.215         0.000 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "    0.215         0.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u3\|altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 AUDIO_DAC:u8\|LRCK_1X  " "    0.251         0.000 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599825006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1402599825013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1402599825019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -221.380 CLOCK_50  " "   -1.380      -221.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK  " "   -0.500       -40.000 I2C_AV_Config:u7\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 AUDIO_DAC:u8\|LRCK_1X  " "   -0.500        -8.000 AUDIO_DAC:u8\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 AUDIO_DAC:u8\|oAUD_BCK  " "   -0.500        -4.000 AUDIO_DAC:u8\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.777         0.000 u3\|altpll_component\|pll\|clk\[1\]  " "   26.777         0.000 u3\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1402599825027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1402599825027 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1402599825369 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1402599825468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1402599825472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402599825704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:03:45 2014 " "Processing ended: Thu Jun 12 20:03:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402599825704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402599825704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402599825704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599825704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402599829409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402599829411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 20:03:49 2014 " "Processing started: Thu Jun 12 20:03:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402599829411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402599829411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MonocicloQuartus -c MonocicloQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402599829412 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MonocicloQuartus.vho\", \"MonocicloQuartus_fast.vho MonocicloQuartus_vhd.sdo MonocicloQuartus_vhd_fast.sdo /home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/simulation/modelsim/ simulation " "Generated files \"MonocicloQuartus.vho\", \"MonocicloQuartus_fast.vho\", \"MonocicloQuartus_vhd.sdo\" and \"MonocicloQuartus_vhd_fast.sdo\" in directory \"/home/alumno/Descargas/MONOCICLO_LIBRE/QuartusProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1402599835360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402599835550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 20:03:55 2014 " "Processing ended: Thu Jun 12 20:03:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402599835550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402599835550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402599835550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599835550 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402599836252 ""}
