INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16_bit_SIPO_register/16_bit_SIPO_register.srcs/sources_1/new/sixteenbit_SIPO_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_SIPO_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16_bit_SIPO_register/16_bit_SIPO_register.srcs/sim_1/new/sixteen_sipo_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_sipo_register_tb
