# 4-Bit Ripple Carry Adder/Subtractor in Verilog

This project implements a **4-bit Ripple Carry Adder (RCA)** that performs both **addition** and **subtraction** using Verilog HDL. It includes:
- A **full-adder module**
- A **ripple-carry-based 4-bit adder/subtractor**
- A **testbench for simulation** in Xilinx Vivado

---

## üß† Functionality

The `rca` module performs:
- ‚úÖ **Addition** when control input `S = 0`
- ‚ûñ **Subtraction** when control input `S = 1`

Subtraction is implemented using **2's complement logic**:
B' = B XOR 1, Cin = 1
A - B = A + (~B + 1)

yaml
Copy
Edit

---

## üìÅ File Structure

üìÇ RIPPLE_CARRY_ADDER/
‚îú‚îÄ‚îÄ rca.v # 4-bit Adder/Subtractor logic
‚îú‚îÄ‚îÄ full_adder.v # 1-bit Full Adder module
‚îú‚îÄ‚îÄ TB_rca.v # Testbench to simulate the design
‚îú‚îÄ‚îÄ README.md # Project documentation

yaml
Copy
Edit

---

## üì¶ Module Overview

### `full_adder.v`

Implements a **1-bit full adder**:

```verilog
assign sum   = a ^ b ^ cin;
assign carry = (a & b) | (b & cin) | (cin & a);
rca.v
Chains four full adders to create a 4-bit adder/subtractor.
Handles subtraction logic using xor gates to invert B if S = 1.

TB_rca.v
Testbench to verify the rca module. It includes:

‚úÖ 2 test cases for addition

‚ûñ 2 test cases for subtraction

üîç Simulation Output (Vivado XSIM)
yaml
Copy
Edit
Time    S   A      B      | SUM   C4
---------------------------------------
0 ns    0   0110   1100   | 0010   1   -> 6 + 12 = 18
10 ns   0   1110   1000   | 0110   1   -> 14 + 8 = 22
20 ns   1   0111   1110   | 1001   0   -> 7 - 14 = -7 (2's comp)
30 ns   1   0010   1001   | 1001   0   -> 2 - 9 = -7
‚úîÔ∏è All outputs match the expected results in binary.

‚úÖ How to Run
Clone the repository:

bash
Copy
Edit
git clone https://github.com/yourusername/RIPPLE_CARRY_ADDER.git
cd RIPPLE_CARRY_ADDER
Open the project in Vivado or any Verilog simulator.

Add all .v files:

rca.v

full_adder.v

TB_rca.v

Run the simulation using TB_rca.v.

üì∑ Waveform Example
Vivado waveform config (.wcfg) is included:

javascript
Copy
Edit
D:/VIVADO_PROJECTS/RIPPLE_CARRY_ADDER/TB_rca_behav.wcfg
You can use it to view signals for A, B, Sum, C4, and S.
![Waveform Output](https://github.com/maabsfirst/RIPPLE-CARRY-ADDER/blob/main/Capture.png)


