Fitter Status : Successful - Wed Mar 24 11:18:24 2021
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CPU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 16 %
    Combinational ALUTs : 1,165 / 12,480 ( 9 % )
    Dedicated logic registers : 1,183 / 12,480 ( 9 % )
Total registers : 1183
Total pins : 308 / 343 ( 90 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
