#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Apr 23 12:02:04 2018
# Process ID: 3723
# Current directory: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1
# Command line: vivado -log vta_vta_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vta_vta_0_0.tcl
# Log file: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/vta_vta_0_0.vds
# Journal file: /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source vta_vta_0_0.tcl -notrace
Command: synth_design -top vta_vta_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.836 ; gain = 54.996 ; free physical = 1143 ; free virtual = 8936
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vta_vta_0_0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/synth/vta_vta_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'vta' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:12]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 53'b10000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INS_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INS_PORT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_INS_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INS_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INS_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INS_PORT_CACHE_VALUE bound to: 15 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_UOP_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_UOP_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UOP_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_UOP_PORT_CACHE_VALUE bound to: 15 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_CACHE_VALUE bound to: 15 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_CACHE_VALUE bound to: 15 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_INS_PORT_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_UOP_PORT_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_NARROW_PORT_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_WIDE_PORT_WSTRB_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:530]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2092]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2105]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2117]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2129]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2141]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2153]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2165]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2177]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2189]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2201]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2213]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2225]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2237]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2249]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2261]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:2273]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'vta_CONTROL_BUS_s_axi' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_INSN_COUNT_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_INSN_COUNT_CTRL bound to: 7'b0010100 
	Parameter ADDR_INSNS_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_INSNS_CTRL bound to: 7'b0011100 
	Parameter ADDR_UOPS_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_UOPS_CTRL bound to: 7'b0100100 
	Parameter ADDR_INPUTS_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_INPUTS_V_CTRL bound to: 7'b0101100 
	Parameter ADDR_WEIGHTS_V_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_WEIGHTS_V_CTRL bound to: 7'b0110100 
	Parameter ADDR_BIASES_V_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_BIASES_V_CTRL bound to: 7'b0111100 
	Parameter ADDR_OUTPUTS_V_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_OUTPUTS_V_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_CONTROL_BUS_s_axi.v:238]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_CONTROL_BUS_s_axi.v:283]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_CONTROL_BUS_s_axi.v:363]
INFO: [Synth 8-256] done synthesizing module 'vta_CONTROL_BUS_s_axi' (1#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_throttl' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_throttl' (2#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_write' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_fifo' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_fifo' (3#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_reg_slice' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_reg_slice' (4#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_fifo__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_fifo__parameterized0' (4#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_buffer' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_buffer' (5#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_fifo__parameterized1' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_fifo__parameterized1' (5#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_fifo__parameterized2' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_fifo__parameterized2' (5#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity vta_ins_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity vta_ins_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity vta_ins_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_write' (6#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_read' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_buffer__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_buffer__parameterized0' (6#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_ins_port_m_axi_reg_slice__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:293]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_reg_slice__parameterized0' (6#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity vta_ins_port_m_axi_read does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi_read' (7#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'vta_ins_port_m_axi' (8#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_throttl' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_throttl' (9#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_write' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_fifo' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_fifo' (10#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_reg_slice' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_reg_slice' (11#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_fifo__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_fifo__parameterized0' (11#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_buffer' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_buffer' (12#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_fifo__parameterized1' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_fifo__parameterized1' (12#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_fifo__parameterized2' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_fifo__parameterized2' (12#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity vta_uop_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity vta_uop_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity vta_uop_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_write' (13#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_read' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_buffer__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_buffer__parameterized0' (13#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_uop_port_m_axi_reg_slice__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:293]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_reg_slice__parameterized0' (13#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity vta_uop_port_m_axi_read does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi_read' (14#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_port_m_axi' (15#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_throttl' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_throttl' (16#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_write' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_fifo' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_fifo' (17#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_reg_slice' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_reg_slice' (18#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized0' (18#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_buffer' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_buffer' (19#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized1' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized1' (19#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized2' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_fifo__parameterized2' (19#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity vta_narrow_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity vta_narrow_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity vta_narrow_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_write' (20#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_read' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_buffer__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_buffer__parameterized0' (20#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_narrow_port_m_axi_reg_slice__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:293]
	Parameter N bound to: 130 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_reg_slice__parameterized0' (20#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity vta_narrow_port_m_axi_read does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi_read' (21#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'vta_narrow_port_m_axi' (22#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_throttl' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_throttl' (23#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_write' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_fifo' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_fifo' (24#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_reg_slice' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_reg_slice' (25#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_fifo__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_fifo__parameterized0' (25#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_buffer' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_buffer' (26#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_fifo__parameterized1' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_fifo__parameterized1' (26#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_fifo__parameterized2' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_fifo__parameterized2' (26#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity vta_wide_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity vta_wide_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity vta_wide_port_m_axi_write does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_write' (27#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_read' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 15 - type: integer 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_buffer__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_buffer__parameterized0' (27#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'vta_wide_port_m_axi_reg_slice__parameterized0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:293]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_reg_slice__parameterized0' (27#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity vta_wide_port_m_axi_read does not have driver. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi_read' (28#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'vta_wide_port_m_axi' (29#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'vta_uop_mem' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_mem.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_uop_mem_ram' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_mem.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_mem.v:22]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_mem_ram' (30#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_mem.v:9]
INFO: [Synth 8-256] done synthesizing module 'vta_uop_mem' (31#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_mem.v:46]
INFO: [Synth 8-638] synthesizing module 'vta_inp_mem_0_V' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_inp_mem_0_V.v:46]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_inp_mem_0_V_ram' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_inp_mem_0_V.v:9]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_inp_mem_0_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'vta_inp_mem_0_V_ram' (32#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_inp_mem_0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'vta_inp_mem_0_V' (33#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_inp_mem_0_V.v:46]
INFO: [Synth 8-638] synthesizing module 'vta_wgt_mem_0_V' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wgt_mem_0_V.v:46]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_wgt_mem_0_V_ram' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wgt_mem_0_V.v:9]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wgt_mem_0_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'vta_wgt_mem_0_V_ram' (34#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wgt_mem_0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'vta_wgt_mem_0_V' (35#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wgt_mem_0_V.v:46]
INFO: [Synth 8-638] synthesizing module 'vta_acc_mem_0_V' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_acc_mem_0_V.v:62]
	Parameter DataWidth bound to: 512 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_acc_mem_0_V_ram' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_acc_mem_0_V.v:9]
	Parameter DWIDTH bound to: 512 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_acc_mem_0_V.v:26]
INFO: [Synth 8-256] done synthesizing module 'vta_acc_mem_0_V_ram' (36#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_acc_mem_0_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'vta_acc_mem_0_V' (37#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_acc_mem_0_V.v:62]
INFO: [Synth 8-638] synthesizing module 'vta_mul_8s_8s_16_3' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mul_8s_8s_16_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_mul_8s_8s_16_3_Mul3S_0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mul_8s_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'vta_mul_8s_8s_16_3_Mul3S_0' (38#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mul_8s_8s_16_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'vta_mul_8s_8s_16_3' (39#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mul_8s_8s_16_3.v:35]
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8sbkb' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8sbkb_DSP48_0' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sbkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8sbkb_DSP48_0' (40#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sbkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8sbkb' (41#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sbkb.v:34]
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8scud' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8scud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8scud_DSP48_1' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8scud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8scud_DSP48_1' (42#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8scud.v:10]
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8scud' (43#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8scud.v:34]
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8sdEe' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sdEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vta_mac_muladd_8sdEe_DSP48_2' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sdEe.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8sdEe_DSP48_2' (44#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'vta_mac_muladd_8sdEe' (45#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_mac_muladd_8sdEe.v:34]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9516]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9524]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9532]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp3_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9540]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp4_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9548]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp5_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9556]
WARNING: [Synth 8-6014] Unused sequential element ins_port_blk_n_AR_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9662]
WARNING: [Synth 8-6014] Unused sequential element ins_port_blk_n_R_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9670]
WARNING: [Synth 8-6014] Unused sequential element narrow_port_blk_n_AR_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9722]
WARNING: [Synth 8-6014] Unused sequential element narrow_port_blk_n_R_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9730]
WARNING: [Synth 8-6014] Unused sequential element uop_port_blk_n_AR_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9780]
WARNING: [Synth 8-6014] Unused sequential element uop_port_blk_n_R_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9788]
WARNING: [Synth 8-6014] Unused sequential element wide_port_blk_n_AR_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10252]
WARNING: [Synth 8-6014] Unused sequential element wide_port_blk_n_AW_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10260]
WARNING: [Synth 8-6014] Unused sequential element wide_port_blk_n_B_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10268]
WARNING: [Synth 8-6014] Unused sequential element wide_port_blk_n_R_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10276]
WARNING: [Synth 8-6014] Unused sequential element wide_port_blk_n_W_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10284]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10604]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10620]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp2_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10634]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10648]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp4_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10662]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp5_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10676]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state29_pp1_stage0_iter1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10700]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state40_pp2_stage0_iter1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10708]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state50_pp3_stage0_iter1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10716]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state60_pp4_stage0_iter1_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10724]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state9_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10754]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_operation_2194_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10758]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_operation_411_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10762]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_operation_445_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10766]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_operation_448_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10770]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_state65_pp5_iter2_stage0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10786]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_state66_pp5_iter3_stage0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10790]
WARNING: [Synth 8-6014] Unused sequential element ap_enable_state74_pp5_iter11_stage0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10794]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3063]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_10_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3710]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_10_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3711]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_11_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3724]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_11_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3725]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_12_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3738]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_12_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3739]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_13_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3752]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_13_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3753]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_14_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3766]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_14_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3767]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_15_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3780]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_15_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3781]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_1_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3584]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_1_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3585]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_2_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3598]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_2_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3599]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_3_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3612]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_3_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3613]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_4_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3626]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_4_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3627]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_5_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3640]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_5_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3641]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_6_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3654]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_6_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3655]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_7_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3668]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_7_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3669]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_8_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3682]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_8_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3683]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_9_V_address0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3696]
WARNING: [Synth 8-6014] Unused sequential element wgt_mem_9_V_ce0_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:3697]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10616]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp1_stage0_flag00011011_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10630]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp2_stage0_flag00011011_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10644]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp3_stage0_flag00011011_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10658]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp4_stage0_flag00011011_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10672]
WARNING: [Synth 8-6014] Unused sequential element p_i_cast_reg_8799_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9110]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_8836_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9129]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_i_cast_reg_8775_reg was removed.  [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9307]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'vta' (46#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:12]
INFO: [Synth 8-256] done synthesizing module 'vta_vta_0_0' (47#1) [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/synth/vta_vta_0_0.v:60]
WARNING: [Synth 8-3331] design vta_mul_8s_8s_16_3 has unconnected port reset
WARNING: [Synth 8-3331] design vta_acc_mem_0_V has unconnected port reset
WARNING: [Synth 8-3331] design vta_wgt_mem_0_V has unconnected port reset
WARNING: [Synth 8-3331] design vta_inp_mem_0_V has unconnected port reset
WARNING: [Synth 8-3331] design vta_uop_mem has unconnected port reset
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design vta_wide_port_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design vta_narrow_port_m_axi has unconnected port I_AWLOCK[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1288.469 ; gain = 184.629 ; free physical = 654 ; free virtual = 8485
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1288.469 ; gain = 184.629 ; free physical = 626 ; free virtual = 8458
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/constraints/vta_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/constraints/vta_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1683.461 ; gain = 13.000 ; free physical = 117 ; free virtual = 7934
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1683.461 ; gain = 579.621 ; free physical = 195 ; free virtual = 8013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1683.461 ; gain = 579.621 ; free physical = 195 ; free virtual = 8013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1683.461 ; gain = 579.621 ; free physical = 198 ; free virtual = 8015
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'vta_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_ins_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_uop_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_narrow_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:485]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta_wide_port_m_axi.v:589]
INFO: [Synth 8-4471] merging register 'tmp_3_cast_reg_8539_reg[32:26]' into 'tmp_2_cast_reg_8534_reg[32:26]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:10803]
INFO: [Synth 8-4471] merging register 'tmp_42_i_cast_reg_8701_reg[14:14]' into 'tmp_6_i_cast_reg_8661_reg[14:14]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:12073]
INFO: [Synth 8-4471] merging register 'tmp_23_i_cast_reg_8775_reg[14:14]' into 'tmp_6_i_cast_reg_8661_reg[14:14]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:12063]
INFO: [Synth 8-4471] merging register 'p_i_cast_reg_8799_reg[14:14]' into 'tmp_6_i_cast_reg_8661_reg[14:14]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:12041]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11549]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11509]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11473]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11449]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11939]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11901]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11863]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11827]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11791]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11771]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11733]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11695]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11621]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11585]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11517]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11549]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11509]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11473]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11449]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11939]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11901]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11863]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11827]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11791]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11771]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11733]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11695]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11621]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11585]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11517]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_8675_reg' and it is trimmed from '15' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9301]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_i_cast_reg_8661_reg' and it is trimmed from '14' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9366]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter1_tmp_42_reg_8715_reg' and it is trimmed from '15' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8491]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_8715_reg' and it is trimmed from '15' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9354]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp4_iter1_tmp_27_reg_8813_reg' and it is trimmed from '15' to '12' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8514]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_8813_reg' and it is trimmed from '15' to '12' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9320]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_i_cast_reg_8799_reg' and it is trimmed from '14' to '12' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9110]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp3_iter1_tmp_36_reg_8789_reg' and it is trimmed from '15' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8506]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_36_reg_8789_reg' and it is trimmed from '15' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9342]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_i_cast_reg_8775_reg' and it is trimmed from '14' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9307]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_i_cast_reg_8701_reg' and it is trimmed from '14' to '11' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9348]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp2_iter1_tmp_40_reg_8759_reg' and it is trimmed from '15' to '10' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8499]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_8759_reg' and it is trimmed from '15' to '10' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9314]
WARNING: [Synth 8-3936] Found unconnected internal register 'outputs_V12_sum_reg_8614_reg' and it is trimmed from '33' to '32' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9104]
WARNING: [Synth 8-3936] Found unconnected internal register 'inputs_V6_sum_reg_8645_reg' and it is trimmed from '33' to '32' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9079]
WARNING: [Synth 8-3936] Found unconnected internal register 'biases_V10_sum_reg_8635_reg' and it is trimmed from '33' to '32' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9073]
WARNING: [Synth 8-3936] Found unconnected internal register 'weights_V8_sum_reg_8640_reg' and it is trimmed from '37' to '32' bits. [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:9384]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11449]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11473]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11509]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11549]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11517]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11585]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11621]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11657]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11695]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11733]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11771]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11791]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11827]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11863]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11901]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:11939]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_s_fu_1133_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_fu_1147_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_fu_1153_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_18_fu_1159_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_fu_1165_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_1465_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'vta_CONTROL_BUS_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1683.461 ; gain = 579.621 ; free physical = 138 ; free virtual = 7857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vta__GB0      |           1|     22016|
|2     |vta__GB1      |           1|      7315|
|3     |vta__GB2      |           1|     27643|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 47    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     19 Bit       Adders := 17    
	   2 Input     18 Bit       Adders := 48    
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              576 Bit    Registers := 3     
	              515 Bit    Registers := 3     
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 5     
	              144 Bit    Registers := 3     
	              131 Bit    Registers := 3     
	              130 Bit    Registers := 2     
	              128 Bit    Registers := 20    
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 28    
	               53 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 197   
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               19 Bit    Registers := 17    
	               18 Bit    Registers := 48    
	               17 Bit    Registers := 128   
	               16 Bit    Registers := 113   
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 884   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 37    
	                1 Bit    Registers := 234   
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             256K Bit         RAMs := 1     
	             144K Bit         RAMs := 1     
	             128K Bit         RAMs := 18    
	              36K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   2 Input    515 Bit        Muxes := 1     
	   2 Input    514 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	  54 Input     53 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 2     
	   3 Input     50 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input     43 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 37    
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 21    
	   2 Input      2 Bit        Muxes := 93    
	   5 Input      2 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 253   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vta_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  12 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vta_inp_mem_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wgt_mem_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_mul_8s_8s_16_3_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module vta_acc_mem_0_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module vta_uop_mem_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module vta_wide_port_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vta_wide_port_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              576 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             144K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module vta_wide_port_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              515 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    515 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    514 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_wide_port_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vta_narrow_port_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vta_narrow_port_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module vta_narrow_port_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              131 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    131 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_narrow_port_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module vta_uop_port_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vta_uop_port_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module vta_uop_port_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_uop_port_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module vta_ins_port_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vta_ins_port_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module vta_ins_port_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vta_ins_port_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module vta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 23    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     19 Bit       Adders := 17    
	   2 Input     18 Bit       Adders := 48    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 138   
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               19 Bit    Registers := 17    
	               18 Bit    Registers := 48    
	               17 Bit    Registers := 128   
	               16 Bit    Registers := 112   
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 19    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 731   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 2     
	   3 Input     50 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   5 Input     43 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_V_4_0_0_5_reg_11191_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register r_V_4_0_0_5_reg_11191_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: Generating DSP tmp7_reg_11676_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_6_reg_9031_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_6_reg_9031_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register tmp7_reg_11676_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: operator vta_mac_muladd_8scud_U131/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: operator vta_mac_muladd_8scud_U131/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: Generating DSP r_V_4_0_0_3_reg_11186_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U2/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_3_reg_11186_reg.
DSP Report: register vta_mul_8s_8s_16_3_U2/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_3_reg_11186_reg.
DSP Report: register r_V_4_0_0_3_reg_11186_reg is absorbed into DSP r_V_4_0_0_3_reg_11186_reg.
DSP Report: register vta_mul_8s_8s_16_3_U2/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_3_reg_11186_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U2/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_3_reg_11186_reg.
DSP Report: Generating DSP tmp6_reg_11671_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_4_reg_9011_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_4_reg_9011_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register tmp6_reg_11671_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: operator vta_mac_muladd_8scud_U130/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: operator vta_mac_muladd_8scud_U130/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: Generating DSP tmp5_fu_6046_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp5_fu_6046_p2 is absorbed into DSP tmp5_fu_6046_p2.
DSP Report: Generating DSP r_V_4_0_0_9_reg_11201_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register r_V_4_0_0_9_reg_11201_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: Generating DSP tmp11_reg_11686_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_s_reg_9071_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_s_reg_9071_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register tmp11_reg_11686_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: operator vta_mac_muladd_8scud_U133/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: operator vta_mac_muladd_8scud_U133/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: Generating DSP r_V_4_0_0_7_reg_11196_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U4/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_7_reg_11196_reg.
DSP Report: register vta_mul_8s_8s_16_3_U4/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_7_reg_11196_reg.
DSP Report: register r_V_4_0_0_7_reg_11196_reg is absorbed into DSP r_V_4_0_0_7_reg_11196_reg.
DSP Report: register vta_mul_8s_8s_16_3_U4/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_7_reg_11196_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U4/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_7_reg_11196_reg.
DSP Report: Generating DSP tmp10_reg_11681_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_8_reg_9051_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_8_reg_9051_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register tmp10_reg_11681_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: operator vta_mac_muladd_8scud_U132/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: operator vta_mac_muladd_8scud_U132/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: Generating DSP tmp9_reg_12231_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp9_reg_12231_reg is absorbed into DSP tmp9_reg_12231_reg.
DSP Report: operator tmp9_fu_6058_p2 is absorbed into DSP tmp9_reg_12231_reg.
DSP Report: Generating DSP r_V_4_0_0_10_reg_11661_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register r_V_4_0_0_10_reg_11661_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: Generating DSP tmp13_reg_12236_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_11_reg_9091_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_0_11_reg_9091_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register tmp13_reg_12236_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: operator vta_mac_muladd_8scud_U225/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: operator vta_mac_muladd_8scud_U225/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: Generating DSP r_V_4_0_0_13_reg_11206_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register r_V_4_0_0_13_reg_11206_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: Generating DSP tmp15_reg_11691_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_14_reg_9121_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_14_reg_9121_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register tmp15_reg_11691_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: operator vta_mac_muladd_8scud_U134/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: operator vta_mac_muladd_8scud_U134/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: Generating DSP tmp14_reg_12241_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_12_reg_9101_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_0_12_reg_9101_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register tmp14_reg_12241_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U226/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U226/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: Generating DSP tmp12_fu_6688_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp12_fu_6688_p2 is absorbed into DSP tmp12_fu_6688_p2.
DSP Report: Generating DSP r_V_4_0_1_5_reg_11221_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U9/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_5_reg_11221_reg.
DSP Report: register vta_mul_8s_8s_16_3_U9/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_5_reg_11221_reg.
DSP Report: register r_V_4_0_1_5_reg_11221_reg is absorbed into DSP r_V_4_0_1_5_reg_11221_reg.
DSP Report: register vta_mul_8s_8s_16_3_U9/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_5_reg_11221_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U9/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_5_reg_11221_reg.
DSP Report: Generating DSP tmp22_reg_11711_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_6_reg_9161_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_6_reg_9161_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register tmp22_reg_11711_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: operator vta_mac_muladd_8scud_U137/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: operator vta_mac_muladd_8scud_U137/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: Generating DSP r_V_4_0_1_3_reg_11216_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U8/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_3_reg_11216_reg.
DSP Report: register vta_mul_8s_8s_16_3_U8/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_3_reg_11216_reg.
DSP Report: register r_V_4_0_1_3_reg_11216_reg is absorbed into DSP r_V_4_0_1_3_reg_11216_reg.
DSP Report: register vta_mul_8s_8s_16_3_U8/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_3_reg_11216_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U8/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_3_reg_11216_reg.
DSP Report: Generating DSP tmp21_reg_11706_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_4_reg_9151_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_4_reg_9151_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register tmp21_reg_11706_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: operator vta_mac_muladd_8scud_U136/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: operator vta_mac_muladd_8scud_U136/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: Generating DSP tmp20_fu_6087_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp20_fu_6087_p2 is absorbed into DSP tmp20_fu_6087_p2.
DSP Report: Generating DSP r_V_4_0_1_9_reg_11231_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register r_V_4_0_1_9_reg_11231_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: Generating DSP tmp26_reg_11721_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_s_reg_9181_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_s_reg_9181_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register tmp26_reg_11721_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: operator vta_mac_muladd_8scud_U139/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: operator vta_mac_muladd_8scud_U139/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: Generating DSP r_V_4_0_1_7_reg_11226_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U10/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_7_reg_11226_reg.
DSP Report: register vta_mul_8s_8s_16_3_U10/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_7_reg_11226_reg.
DSP Report: register r_V_4_0_1_7_reg_11226_reg is absorbed into DSP r_V_4_0_1_7_reg_11226_reg.
DSP Report: register vta_mul_8s_8s_16_3_U10/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_7_reg_11226_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U10/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_7_reg_11226_reg.
DSP Report: Generating DSP tmp25_reg_11716_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_8_reg_9171_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_8_reg_9171_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register tmp25_reg_11716_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: operator vta_mac_muladd_8scud_U138/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: operator vta_mac_muladd_8scud_U138/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: Generating DSP tmp24_reg_12256_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp24_reg_12256_reg is absorbed into DSP tmp24_reg_12256_reg.
DSP Report: operator tmp24_fu_6099_p2 is absorbed into DSP tmp24_reg_12256_reg.
DSP Report: Generating DSP r_V_4_0_1_10_reg_11696_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U98/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_10_reg_11696_reg.
DSP Report: register vta_mul_8s_8s_16_3_U98/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_10_reg_11696_reg.
DSP Report: register r_V_4_0_1_10_reg_11696_reg is absorbed into DSP r_V_4_0_1_10_reg_11696_reg.
DSP Report: register vta_mul_8s_8s_16_3_U98/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_10_reg_11696_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U98/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_10_reg_11696_reg.
DSP Report: Generating DSP tmp28_reg_12261_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_11_reg_9191_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_1_11_reg_9191_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register tmp28_reg_12261_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: operator vta_mac_muladd_8scud_U227/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: operator vta_mac_muladd_8scud_U227/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: Generating DSP r_V_4_0_1_13_reg_11236_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register r_V_4_0_1_13_reg_11236_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: Generating DSP tmp30_reg_11726_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_14_reg_9206_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_14_reg_9206_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register tmp30_reg_11726_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: operator vta_mac_muladd_8scud_U140/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: operator vta_mac_muladd_8scud_U140/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: Generating DSP tmp29_reg_12266_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_12_reg_9196_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_1_12_reg_9196_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register tmp29_reg_12266_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U228/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U228/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: Generating DSP tmp27_fu_6713_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp27_fu_6713_p2 is absorbed into DSP tmp27_fu_6713_p2.
DSP Report: Generating DSP tmp33_reg_10621_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register tmp_35_reg_9216_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register p_Result_4_0_2_reg_9211_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register tmp33_reg_10621_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U115/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U115/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: Generating DSP r_V_4_0_2_5_reg_11251_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U15/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_5_reg_11251_reg.
DSP Report: register vta_mul_8s_8s_16_3_U15/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_5_reg_11251_reg.
DSP Report: register r_V_4_0_2_5_reg_11251_reg is absorbed into DSP r_V_4_0_2_5_reg_11251_reg.
DSP Report: register vta_mul_8s_8s_16_3_U15/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_5_reg_11251_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U15/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_5_reg_11251_reg.
DSP Report: Generating DSP tmp37_reg_11746_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_6_reg_9246_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_6_reg_9246_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register tmp37_reg_11746_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: operator vta_mac_muladd_8scud_U143/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: operator vta_mac_muladd_8scud_U143/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: Generating DSP r_V_4_0_2_3_reg_11246_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U14/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_3_reg_11246_reg.
DSP Report: register vta_mul_8s_8s_16_3_U14/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_3_reg_11246_reg.
DSP Report: register r_V_4_0_2_3_reg_11246_reg is absorbed into DSP r_V_4_0_2_3_reg_11246_reg.
DSP Report: register vta_mul_8s_8s_16_3_U14/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_3_reg_11246_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U14/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_3_reg_11246_reg.
DSP Report: Generating DSP tmp36_reg_11741_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_4_reg_9236_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_4_reg_9236_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register tmp36_reg_11741_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: operator vta_mac_muladd_8scud_U142/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: operator vta_mac_muladd_8scud_U142/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: Generating DSP tmp35_fu_6128_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp35_fu_6128_p2 is absorbed into DSP tmp35_fu_6128_p2.
DSP Report: Generating DSP r_V_4_0_2_9_reg_11261_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register r_V_4_0_2_9_reg_11261_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: Generating DSP tmp41_reg_11756_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_s_reg_9266_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_s_reg_9266_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register tmp41_reg_11756_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: operator vta_mac_muladd_8scud_U145/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: operator vta_mac_muladd_8scud_U145/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: Generating DSP r_V_4_0_2_7_reg_11256_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U16/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_7_reg_11256_reg.
DSP Report: register vta_mul_8s_8s_16_3_U16/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_7_reg_11256_reg.
DSP Report: register r_V_4_0_2_7_reg_11256_reg is absorbed into DSP r_V_4_0_2_7_reg_11256_reg.
DSP Report: register vta_mul_8s_8s_16_3_U16/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_7_reg_11256_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U16/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_7_reg_11256_reg.
DSP Report: Generating DSP tmp40_reg_11751_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_8_reg_9256_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_8_reg_9256_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register tmp40_reg_11751_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: operator vta_mac_muladd_8scud_U144/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: operator vta_mac_muladd_8scud_U144/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: Generating DSP tmp39_reg_12281_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp39_reg_12281_reg is absorbed into DSP tmp39_reg_12281_reg.
DSP Report: operator tmp39_fu_6140_p2 is absorbed into DSP tmp39_reg_12281_reg.
DSP Report: Generating DSP r_V_4_0_2_10_reg_11731_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U99/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_10_reg_11731_reg.
DSP Report: register vta_mul_8s_8s_16_3_U99/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_10_reg_11731_reg.
DSP Report: register r_V_4_0_2_10_reg_11731_reg is absorbed into DSP r_V_4_0_2_10_reg_11731_reg.
DSP Report: register vta_mul_8s_8s_16_3_U99/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_10_reg_11731_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U99/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_10_reg_11731_reg.
DSP Report: Generating DSP tmp43_reg_12286_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_11_reg_9276_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_2_11_reg_9276_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register tmp43_reg_12286_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: operator vta_mac_muladd_8scud_U229/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: operator vta_mac_muladd_8scud_U229/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: Generating DSP r_V_4_0_2_13_reg_11266_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register r_V_4_0_2_13_reg_11266_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: Generating DSP tmp45_reg_11761_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_14_reg_9291_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_14_reg_9291_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register tmp45_reg_11761_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: operator vta_mac_muladd_8scud_U146/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: operator vta_mac_muladd_8scud_U146/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: Generating DSP tmp44_reg_12291_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_12_reg_9281_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_2_12_reg_9281_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register tmp44_reg_12291_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U230/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U230/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: Generating DSP tmp42_fu_6738_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp42_fu_6738_p2 is absorbed into DSP tmp42_fu_6738_p2.
DSP Report: Generating DSP tmp48_reg_10656_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register tmp_46_reg_9301_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register p_Result_4_0_3_reg_9296_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register tmp48_reg_10656_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U116/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U116/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: Generating DSP r_V_4_0_3_5_reg_11281_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U21/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_5_reg_11281_reg.
DSP Report: register vta_mul_8s_8s_16_3_U21/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_5_reg_11281_reg.
DSP Report: register r_V_4_0_3_5_reg_11281_reg is absorbed into DSP r_V_4_0_3_5_reg_11281_reg.
DSP Report: register vta_mul_8s_8s_16_3_U21/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_5_reg_11281_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U21/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_5_reg_11281_reg.
DSP Report: Generating DSP tmp52_reg_11781_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_6_reg_9331_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_6_reg_9331_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register tmp52_reg_11781_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: operator vta_mac_muladd_8scud_U149/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: operator vta_mac_muladd_8scud_U149/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: Generating DSP r_V_4_0_3_3_reg_11276_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U20/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_3_reg_11276_reg.
DSP Report: register vta_mul_8s_8s_16_3_U20/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_3_reg_11276_reg.
DSP Report: register r_V_4_0_3_3_reg_11276_reg is absorbed into DSP r_V_4_0_3_3_reg_11276_reg.
DSP Report: register vta_mul_8s_8s_16_3_U20/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_3_reg_11276_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U20/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_3_reg_11276_reg.
DSP Report: Generating DSP tmp51_reg_11776_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_4_reg_9321_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_4_reg_9321_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register tmp51_reg_11776_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: operator vta_mac_muladd_8scud_U148/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: operator vta_mac_muladd_8scud_U148/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: Generating DSP tmp50_fu_6169_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp50_fu_6169_p2 is absorbed into DSP tmp50_fu_6169_p2.
DSP Report: Generating DSP r_V_4_0_3_9_reg_11291_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register r_V_4_0_3_9_reg_11291_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: Generating DSP tmp56_reg_11791_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_s_reg_9351_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_s_reg_9351_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register tmp56_reg_11791_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: operator vta_mac_muladd_8scud_U151/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: operator vta_mac_muladd_8scud_U151/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: Generating DSP r_V_4_0_3_7_reg_11286_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U22/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_7_reg_11286_reg.
DSP Report: register vta_mul_8s_8s_16_3_U22/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_7_reg_11286_reg.
DSP Report: register r_V_4_0_3_7_reg_11286_reg is absorbed into DSP r_V_4_0_3_7_reg_11286_reg.
DSP Report: register vta_mul_8s_8s_16_3_U22/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_7_reg_11286_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U22/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_7_reg_11286_reg.
DSP Report: Generating DSP tmp55_reg_11786_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_8_reg_9341_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_8_reg_9341_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register tmp55_reg_11786_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: operator vta_mac_muladd_8scud_U150/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: operator vta_mac_muladd_8scud_U150/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: Generating DSP tmp54_reg_12306_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp54_reg_12306_reg is absorbed into DSP tmp54_reg_12306_reg.
DSP Report: operator tmp54_fu_6181_p2 is absorbed into DSP tmp54_reg_12306_reg.
DSP Report: Generating DSP r_V_4_0_3_10_reg_11766_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U100/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_10_reg_11766_reg.
DSP Report: register vta_mul_8s_8s_16_3_U100/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_10_reg_11766_reg.
DSP Report: register r_V_4_0_3_10_reg_11766_reg is absorbed into DSP r_V_4_0_3_10_reg_11766_reg.
DSP Report: register vta_mul_8s_8s_16_3_U100/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_10_reg_11766_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U100/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_10_reg_11766_reg.
DSP Report: Generating DSP tmp58_reg_12311_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_11_reg_9361_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_3_11_reg_9361_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register tmp58_reg_12311_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: operator vta_mac_muladd_8scud_U231/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: operator vta_mac_muladd_8scud_U231/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: Generating DSP r_V_4_0_3_13_reg_11296_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register r_V_4_0_3_13_reg_11296_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: Generating DSP tmp60_reg_11796_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_14_reg_9376_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_14_reg_9376_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register tmp60_reg_11796_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: operator vta_mac_muladd_8scud_U152/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: operator vta_mac_muladd_8scud_U152/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: Generating DSP tmp59_reg_12316_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_12_reg_9366_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_3_12_reg_9366_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register tmp59_reg_12316_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U232/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U232/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: Generating DSP tmp57_fu_6763_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp57_fu_6763_p2 is absorbed into DSP tmp57_fu_6763_p2.
DSP Report: Generating DSP r_V_4_0_4_5_reg_11311_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U27/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_5_reg_11311_reg.
DSP Report: register vta_mul_8s_8s_16_3_U27/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_5_reg_11311_reg.
DSP Report: register r_V_4_0_4_5_reg_11311_reg is absorbed into DSP r_V_4_0_4_5_reg_11311_reg.
DSP Report: register vta_mul_8s_8s_16_3_U27/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_5_reg_11311_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U27/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_5_reg_11311_reg.
DSP Report: Generating DSP tmp67_reg_11816_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_6_reg_9416_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_6_reg_9416_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register tmp67_reg_11816_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: operator vta_mac_muladd_8scud_U155/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: operator vta_mac_muladd_8scud_U155/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: Generating DSP r_V_4_0_4_3_reg_11306_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U26/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_3_reg_11306_reg.
DSP Report: register vta_mul_8s_8s_16_3_U26/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_3_reg_11306_reg.
DSP Report: register r_V_4_0_4_3_reg_11306_reg is absorbed into DSP r_V_4_0_4_3_reg_11306_reg.
DSP Report: register vta_mul_8s_8s_16_3_U26/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_3_reg_11306_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U26/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_3_reg_11306_reg.
DSP Report: Generating DSP tmp66_reg_11811_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_4_reg_9406_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_4_reg_9406_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register tmp66_reg_11811_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: operator vta_mac_muladd_8scud_U154/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: operator vta_mac_muladd_8scud_U154/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: Generating DSP tmp65_fu_6210_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp65_fu_6210_p2 is absorbed into DSP tmp65_fu_6210_p2.
DSP Report: Generating DSP r_V_4_0_4_9_reg_11321_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register r_V_4_0_4_9_reg_11321_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: Generating DSP tmp71_reg_11826_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_s_reg_9436_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_s_reg_9436_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register tmp71_reg_11826_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: operator vta_mac_muladd_8scud_U157/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: operator vta_mac_muladd_8scud_U157/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: Generating DSP r_V_4_0_4_7_reg_11316_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U28/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_7_reg_11316_reg.
DSP Report: register vta_mul_8s_8s_16_3_U28/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_7_reg_11316_reg.
DSP Report: register r_V_4_0_4_7_reg_11316_reg is absorbed into DSP r_V_4_0_4_7_reg_11316_reg.
DSP Report: register vta_mul_8s_8s_16_3_U28/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_7_reg_11316_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U28/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_7_reg_11316_reg.
DSP Report: Generating DSP tmp70_reg_11821_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_8_reg_9426_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_8_reg_9426_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register tmp70_reg_11821_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: operator vta_mac_muladd_8scud_U156/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: operator vta_mac_muladd_8scud_U156/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: Generating DSP tmp69_reg_12331_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp69_reg_12331_reg is absorbed into DSP tmp69_reg_12331_reg.
DSP Report: operator tmp69_fu_6222_p2 is absorbed into DSP tmp69_reg_12331_reg.
DSP Report: Generating DSP r_V_4_0_4_10_reg_11801_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U101/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_10_reg_11801_reg.
DSP Report: register vta_mul_8s_8s_16_3_U101/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_10_reg_11801_reg.
DSP Report: register r_V_4_0_4_10_reg_11801_reg is absorbed into DSP r_V_4_0_4_10_reg_11801_reg.
DSP Report: register vta_mul_8s_8s_16_3_U101/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_10_reg_11801_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U101/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_10_reg_11801_reg.
DSP Report: Generating DSP tmp73_reg_12336_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_11_reg_9446_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_4_11_reg_9446_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register tmp73_reg_12336_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: operator vta_mac_muladd_8scud_U233/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: operator vta_mac_muladd_8scud_U233/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: Generating DSP r_V_4_0_4_13_reg_11326_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register r_V_4_0_4_13_reg_11326_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: Generating DSP tmp75_reg_11831_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_14_reg_9461_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_14_reg_9461_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register tmp75_reg_11831_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: operator vta_mac_muladd_8scud_U158/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: operator vta_mac_muladd_8scud_U158/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: Generating DSP tmp74_reg_12341_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_12_reg_9451_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_4_12_reg_9451_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register tmp74_reg_12341_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U234/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U234/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: Generating DSP tmp72_fu_6788_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp72_fu_6788_p2 is absorbed into DSP tmp72_fu_6788_p2.
DSP Report: Generating DSP r_V_4_0_5_5_reg_11341_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U33/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_5_reg_11341_reg.
DSP Report: register vta_mul_8s_8s_16_3_U33/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_5_reg_11341_reg.
DSP Report: register r_V_4_0_5_5_reg_11341_reg is absorbed into DSP r_V_4_0_5_5_reg_11341_reg.
DSP Report: register vta_mul_8s_8s_16_3_U33/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_5_reg_11341_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U33/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_5_reg_11341_reg.
DSP Report: Generating DSP tmp82_reg_11851_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_6_reg_9501_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_6_reg_9501_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register tmp82_reg_11851_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: operator vta_mac_muladd_8scud_U161/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: operator vta_mac_muladd_8scud_U161/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: Generating DSP r_V_4_0_5_3_reg_11336_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U32/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_3_reg_11336_reg.
DSP Report: register vta_mul_8s_8s_16_3_U32/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_3_reg_11336_reg.
DSP Report: register r_V_4_0_5_3_reg_11336_reg is absorbed into DSP r_V_4_0_5_3_reg_11336_reg.
DSP Report: register vta_mul_8s_8s_16_3_U32/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_3_reg_11336_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U32/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_3_reg_11336_reg.
DSP Report: Generating DSP tmp81_reg_11846_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_4_reg_9491_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_4_reg_9491_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register tmp81_reg_11846_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: operator vta_mac_muladd_8scud_U160/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: operator vta_mac_muladd_8scud_U160/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: Generating DSP tmp80_fu_6251_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp80_fu_6251_p2 is absorbed into DSP tmp80_fu_6251_p2.
DSP Report: Generating DSP r_V_4_0_5_9_reg_11351_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register r_V_4_0_5_9_reg_11351_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: Generating DSP tmp86_reg_11861_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_s_reg_9521_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_s_reg_9521_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register tmp86_reg_11861_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: operator vta_mac_muladd_8scud_U163/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: operator vta_mac_muladd_8scud_U163/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: Generating DSP r_V_4_0_5_7_reg_11346_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U34/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_7_reg_11346_reg.
DSP Report: register vta_mul_8s_8s_16_3_U34/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_7_reg_11346_reg.
DSP Report: register r_V_4_0_5_7_reg_11346_reg is absorbed into DSP r_V_4_0_5_7_reg_11346_reg.
DSP Report: register vta_mul_8s_8s_16_3_U34/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_7_reg_11346_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U34/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_7_reg_11346_reg.
DSP Report: Generating DSP tmp85_reg_11856_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_8_reg_9511_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_8_reg_9511_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register tmp85_reg_11856_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: operator vta_mac_muladd_8scud_U162/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: operator vta_mac_muladd_8scud_U162/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: Generating DSP tmp84_reg_12356_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp84_reg_12356_reg is absorbed into DSP tmp84_reg_12356_reg.
DSP Report: operator tmp84_fu_6263_p2 is absorbed into DSP tmp84_reg_12356_reg.
DSP Report: Generating DSP r_V_4_0_5_10_reg_11836_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U102/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_10_reg_11836_reg.
DSP Report: register vta_mul_8s_8s_16_3_U102/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_10_reg_11836_reg.
DSP Report: register r_V_4_0_5_10_reg_11836_reg is absorbed into DSP r_V_4_0_5_10_reg_11836_reg.
DSP Report: register vta_mul_8s_8s_16_3_U102/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_10_reg_11836_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U102/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_10_reg_11836_reg.
DSP Report: Generating DSP tmp88_reg_12361_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_11_reg_9531_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_5_11_reg_9531_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register tmp88_reg_12361_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: operator vta_mac_muladd_8scud_U235/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: operator vta_mac_muladd_8scud_U235/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: Generating DSP r_V_4_0_5_13_reg_11356_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register r_V_4_0_5_13_reg_11356_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: Generating DSP tmp90_reg_11866_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_14_reg_9546_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_14_reg_9546_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register tmp90_reg_11866_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: operator vta_mac_muladd_8scud_U164/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: operator vta_mac_muladd_8scud_U164/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: Generating DSP tmp89_reg_12366_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_12_reg_9536_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_5_12_reg_9536_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register tmp89_reg_12366_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U236/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U236/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: Generating DSP tmp87_fu_6813_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp87_fu_6813_p2 is absorbed into DSP tmp87_fu_6813_p2.
DSP Report: Generating DSP tmp93_reg_10761_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_91_reg_9556_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register p_Result_4_0_6_reg_9551_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register tmp93_reg_10761_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U119/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U119/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: Generating DSP r_V_4_0_6_5_reg_11371_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U39/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_5_reg_11371_reg.
DSP Report: register vta_mul_8s_8s_16_3_U39/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_5_reg_11371_reg.
DSP Report: register r_V_4_0_6_5_reg_11371_reg is absorbed into DSP r_V_4_0_6_5_reg_11371_reg.
DSP Report: register vta_mul_8s_8s_16_3_U39/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_5_reg_11371_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U39/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_5_reg_11371_reg.
DSP Report: Generating DSP tmp97_reg_11886_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_6_reg_9586_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_6_reg_9586_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register tmp97_reg_11886_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: operator vta_mac_muladd_8scud_U167/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: operator vta_mac_muladd_8scud_U167/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: Generating DSP r_V_4_0_6_3_reg_11366_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U38/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_3_reg_11366_reg.
DSP Report: register vta_mul_8s_8s_16_3_U38/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_3_reg_11366_reg.
DSP Report: register r_V_4_0_6_3_reg_11366_reg is absorbed into DSP r_V_4_0_6_3_reg_11366_reg.
DSP Report: register vta_mul_8s_8s_16_3_U38/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_3_reg_11366_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U38/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_3_reg_11366_reg.
DSP Report: Generating DSP tmp96_reg_11881_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_4_reg_9576_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_4_reg_9576_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register tmp96_reg_11881_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: operator vta_mac_muladd_8scud_U166/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: operator vta_mac_muladd_8scud_U166/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: Generating DSP tmp95_fu_6292_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp95_fu_6292_p2 is absorbed into DSP tmp95_fu_6292_p2.
DSP Report: Generating DSP r_V_4_0_6_9_reg_11381_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register r_V_4_0_6_9_reg_11381_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: Generating DSP tmp101_reg_11896_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_s_reg_9606_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_s_reg_9606_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register tmp101_reg_11896_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: operator vta_mac_muladd_8scud_U169/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: operator vta_mac_muladd_8scud_U169/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: Generating DSP r_V_4_0_6_7_reg_11376_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U40/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_7_reg_11376_reg.
DSP Report: register vta_mul_8s_8s_16_3_U40/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_7_reg_11376_reg.
DSP Report: register r_V_4_0_6_7_reg_11376_reg is absorbed into DSP r_V_4_0_6_7_reg_11376_reg.
DSP Report: register vta_mul_8s_8s_16_3_U40/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_7_reg_11376_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U40/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_7_reg_11376_reg.
DSP Report: Generating DSP tmp100_reg_11891_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_8_reg_9596_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_8_reg_9596_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register tmp100_reg_11891_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: operator vta_mac_muladd_8scud_U168/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: operator vta_mac_muladd_8scud_U168/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: Generating DSP tmp99_reg_12381_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp99_reg_12381_reg is absorbed into DSP tmp99_reg_12381_reg.
DSP Report: operator tmp99_fu_6304_p2 is absorbed into DSP tmp99_reg_12381_reg.
DSP Report: Generating DSP r_V_4_0_6_10_reg_11871_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U103/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_10_reg_11871_reg.
DSP Report: register vta_mul_8s_8s_16_3_U103/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_10_reg_11871_reg.
DSP Report: register r_V_4_0_6_10_reg_11871_reg is absorbed into DSP r_V_4_0_6_10_reg_11871_reg.
DSP Report: register vta_mul_8s_8s_16_3_U103/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_10_reg_11871_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U103/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_10_reg_11871_reg.
DSP Report: Generating DSP tmp103_reg_12386_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_11_reg_9616_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_6_11_reg_9616_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register tmp103_reg_12386_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: operator vta_mac_muladd_8scud_U237/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: operator vta_mac_muladd_8scud_U237/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: Generating DSP r_V_4_0_6_13_reg_11386_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register r_V_4_0_6_13_reg_11386_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: Generating DSP tmp105_reg_11901_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_14_reg_9631_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_14_reg_9631_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register tmp105_reg_11901_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: operator vta_mac_muladd_8scud_U170/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: operator vta_mac_muladd_8scud_U170/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: Generating DSP tmp104_reg_12391_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_12_reg_9621_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_6_12_reg_9621_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register tmp104_reg_12391_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U238/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U238/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: Generating DSP tmp102_fu_6838_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp102_fu_6838_p2 is absorbed into DSP tmp102_fu_6838_p2.
DSP Report: Generating DSP tmp108_reg_10796_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_106_reg_9641_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register p_Result_4_0_7_reg_9636_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register tmp108_reg_10796_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U120/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U120/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: Generating DSP r_V_4_0_7_5_reg_11401_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U45/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_5_reg_11401_reg.
DSP Report: register vta_mul_8s_8s_16_3_U45/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_5_reg_11401_reg.
DSP Report: register r_V_4_0_7_5_reg_11401_reg is absorbed into DSP r_V_4_0_7_5_reg_11401_reg.
DSP Report: register vta_mul_8s_8s_16_3_U45/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_5_reg_11401_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U45/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_5_reg_11401_reg.
DSP Report: Generating DSP tmp112_reg_11921_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_6_reg_9671_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_6_reg_9671_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register tmp112_reg_11921_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: operator vta_mac_muladd_8scud_U173/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: operator vta_mac_muladd_8scud_U173/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: Generating DSP r_V_4_0_7_3_reg_11396_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U44/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_3_reg_11396_reg.
DSP Report: register vta_mul_8s_8s_16_3_U44/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_3_reg_11396_reg.
DSP Report: register r_V_4_0_7_3_reg_11396_reg is absorbed into DSP r_V_4_0_7_3_reg_11396_reg.
DSP Report: register vta_mul_8s_8s_16_3_U44/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_3_reg_11396_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U44/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_3_reg_11396_reg.
DSP Report: Generating DSP tmp111_reg_11916_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_4_reg_9661_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_4_reg_9661_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register tmp111_reg_11916_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: operator vta_mac_muladd_8scud_U172/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: operator vta_mac_muladd_8scud_U172/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: Generating DSP tmp110_fu_6333_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp110_fu_6333_p2 is absorbed into DSP tmp110_fu_6333_p2.
DSP Report: Generating DSP r_V_4_0_7_9_reg_11411_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register r_V_4_0_7_9_reg_11411_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: Generating DSP tmp116_reg_11931_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_s_reg_9691_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_s_reg_9691_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register tmp116_reg_11931_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: operator vta_mac_muladd_8scud_U175/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: operator vta_mac_muladd_8scud_U175/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: Generating DSP r_V_4_0_7_7_reg_11406_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U46/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_7_reg_11406_reg.
DSP Report: register vta_mul_8s_8s_16_3_U46/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_7_reg_11406_reg.
DSP Report: register r_V_4_0_7_7_reg_11406_reg is absorbed into DSP r_V_4_0_7_7_reg_11406_reg.
DSP Report: register vta_mul_8s_8s_16_3_U46/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_7_reg_11406_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U46/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_7_reg_11406_reg.
DSP Report: Generating DSP tmp115_reg_11926_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_8_reg_9681_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_8_reg_9681_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register tmp115_reg_11926_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: operator vta_mac_muladd_8scud_U174/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: operator vta_mac_muladd_8scud_U174/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: Generating DSP tmp114_reg_12406_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp114_reg_12406_reg is absorbed into DSP tmp114_reg_12406_reg.
DSP Report: operator tmp114_fu_6345_p2 is absorbed into DSP tmp114_reg_12406_reg.
DSP Report: Generating DSP r_V_4_0_7_10_reg_11906_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U104/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_10_reg_11906_reg.
DSP Report: register vta_mul_8s_8s_16_3_U104/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_10_reg_11906_reg.
DSP Report: register r_V_4_0_7_10_reg_11906_reg is absorbed into DSP r_V_4_0_7_10_reg_11906_reg.
DSP Report: register vta_mul_8s_8s_16_3_U104/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_10_reg_11906_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U104/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_10_reg_11906_reg.
DSP Report: Generating DSP tmp118_reg_12411_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_11_reg_9701_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_7_11_reg_9701_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register tmp118_reg_12411_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: operator vta_mac_muladd_8scud_U239/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: operator vta_mac_muladd_8scud_U239/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: Generating DSP r_V_4_0_7_13_reg_11416_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register r_V_4_0_7_13_reg_11416_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: Generating DSP tmp120_reg_11936_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_14_reg_9716_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_14_reg_9716_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register tmp120_reg_11936_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: operator vta_mac_muladd_8scud_U176/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: operator vta_mac_muladd_8scud_U176/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: Generating DSP tmp119_reg_12416_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_12_reg_9706_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_7_12_reg_9706_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register tmp119_reg_12416_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U240/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U240/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: Generating DSP tmp117_fu_6863_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp117_fu_6863_p2 is absorbed into DSP tmp117_fu_6863_p2.
DSP Report: Generating DSP r_V_4_0_8_5_reg_11431_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U51/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_5_reg_11431_reg.
DSP Report: register vta_mul_8s_8s_16_3_U51/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_5_reg_11431_reg.
DSP Report: register r_V_4_0_8_5_reg_11431_reg is absorbed into DSP r_V_4_0_8_5_reg_11431_reg.
DSP Report: register vta_mul_8s_8s_16_3_U51/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_5_reg_11431_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U51/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_5_reg_11431_reg.
DSP Report: Generating DSP tmp127_reg_11956_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_6_reg_9756_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_6_reg_9756_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register tmp127_reg_11956_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: operator vta_mac_muladd_8scud_U179/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: operator vta_mac_muladd_8scud_U179/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: Generating DSP r_V_4_0_8_3_reg_11426_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U50/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_3_reg_11426_reg.
DSP Report: register vta_mul_8s_8s_16_3_U50/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_3_reg_11426_reg.
DSP Report: register r_V_4_0_8_3_reg_11426_reg is absorbed into DSP r_V_4_0_8_3_reg_11426_reg.
DSP Report: register vta_mul_8s_8s_16_3_U50/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_3_reg_11426_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U50/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_3_reg_11426_reg.
DSP Report: Generating DSP tmp126_reg_11951_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_4_reg_9746_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_4_reg_9746_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register tmp126_reg_11951_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: operator vta_mac_muladd_8scud_U178/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: operator vta_mac_muladd_8scud_U178/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: Generating DSP tmp125_fu_6374_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp125_fu_6374_p2 is absorbed into DSP tmp125_fu_6374_p2.
DSP Report: Generating DSP r_V_4_0_8_9_reg_11441_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register r_V_4_0_8_9_reg_11441_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: Generating DSP tmp131_reg_11966_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_s_reg_9776_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_s_reg_9776_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register tmp131_reg_11966_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: operator vta_mac_muladd_8scud_U181/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: operator vta_mac_muladd_8scud_U181/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: Generating DSP r_V_4_0_8_7_reg_11436_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U52/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_7_reg_11436_reg.
DSP Report: register vta_mul_8s_8s_16_3_U52/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_7_reg_11436_reg.
DSP Report: register r_V_4_0_8_7_reg_11436_reg is absorbed into DSP r_V_4_0_8_7_reg_11436_reg.
DSP Report: register vta_mul_8s_8s_16_3_U52/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_7_reg_11436_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U52/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_7_reg_11436_reg.
DSP Report: Generating DSP tmp130_reg_11961_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_8_reg_9766_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_8_reg_9766_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register tmp130_reg_11961_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: operator vta_mac_muladd_8scud_U180/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: operator vta_mac_muladd_8scud_U180/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: Generating DSP tmp129_reg_12431_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp129_reg_12431_reg is absorbed into DSP tmp129_reg_12431_reg.
DSP Report: operator tmp129_fu_6386_p2 is absorbed into DSP tmp129_reg_12431_reg.
DSP Report: Generating DSP r_V_4_0_8_10_reg_11941_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U105/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_10_reg_11941_reg.
DSP Report: register vta_mul_8s_8s_16_3_U105/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_10_reg_11941_reg.
DSP Report: register r_V_4_0_8_10_reg_11941_reg is absorbed into DSP r_V_4_0_8_10_reg_11941_reg.
DSP Report: register vta_mul_8s_8s_16_3_U105/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_10_reg_11941_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U105/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_10_reg_11941_reg.
DSP Report: Generating DSP tmp133_reg_12436_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_11_reg_9786_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_8_11_reg_9786_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register tmp133_reg_12436_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: operator vta_mac_muladd_8scud_U241/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: operator vta_mac_muladd_8scud_U241/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: Generating DSP r_V_4_0_8_13_reg_11446_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register r_V_4_0_8_13_reg_11446_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: Generating DSP tmp135_reg_11971_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_14_reg_9801_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_14_reg_9801_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register tmp135_reg_11971_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: operator vta_mac_muladd_8scud_U182/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: operator vta_mac_muladd_8scud_U182/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: Generating DSP tmp134_reg_12441_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_12_reg_9791_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_8_12_reg_9791_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register tmp134_reg_12441_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U242/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U242/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: Generating DSP tmp132_fu_6888_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp132_fu_6888_p2 is absorbed into DSP tmp132_fu_6888_p2.
DSP Report: Generating DSP tmp138_reg_10866_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_136_reg_9811_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register p_Result_4_0_9_reg_9806_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register tmp138_reg_10866_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U122/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U122/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: Generating DSP r_V_4_0_9_1_reg_11451_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U55/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_1_reg_11451_reg.
DSP Report: register vta_mul_8s_8s_16_3_U55/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_1_reg_11451_reg.
DSP Report: register r_V_4_0_9_1_reg_11451_reg is absorbed into DSP r_V_4_0_9_1_reg_11451_reg.
DSP Report: register vta_mul_8s_8s_16_3_U55/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_1_reg_11451_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U55/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_1_reg_11451_reg.
DSP Report: Generating DSP tmp139_reg_11981_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_2_reg_9821_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_2_reg_9821_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register tmp139_reg_11981_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: operator vta_mac_muladd_8scud_U183/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: operator vta_mac_muladd_8scud_U183/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: Generating DSP r_V_4_0_9_5_reg_11461_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register r_V_4_0_9_5_reg_11461_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: Generating DSP tmp142_reg_11991_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_6_reg_9841_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_6_reg_9841_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register tmp142_reg_11991_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: operator vta_mac_muladd_8scud_U185/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: operator vta_mac_muladd_8scud_U185/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: Generating DSP r_V_4_0_9_3_reg_11456_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U56/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_3_reg_11456_reg.
DSP Report: register vta_mul_8s_8s_16_3_U56/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_3_reg_11456_reg.
DSP Report: register r_V_4_0_9_3_reg_11456_reg is absorbed into DSP r_V_4_0_9_3_reg_11456_reg.
DSP Report: register vta_mul_8s_8s_16_3_U56/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_3_reg_11456_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U56/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_3_reg_11456_reg.
DSP Report: Generating DSP tmp141_reg_11986_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_4_reg_9831_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_4_reg_9831_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register tmp141_reg_11986_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: operator vta_mac_muladd_8scud_U184/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: operator vta_mac_muladd_8scud_U184/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: Generating DSP tmp140_reg_12451_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp140_reg_12451_reg is absorbed into DSP tmp140_reg_12451_reg.
DSP Report: operator tmp140_fu_6415_p2 is absorbed into DSP tmp140_reg_12451_reg.
DSP Report: Generating DSP r_V_4_0_9_9_reg_11471_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register r_V_4_0_9_9_reg_11471_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: Generating DSP tmp146_reg_12001_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_s_reg_9861_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_s_reg_9861_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register tmp146_reg_12001_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: operator vta_mac_muladd_8scud_U187/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: operator vta_mac_muladd_8scud_U187/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: Generating DSP r_V_4_0_9_7_reg_11466_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U58/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_7_reg_11466_reg.
DSP Report: register vta_mul_8s_8s_16_3_U58/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_7_reg_11466_reg.
DSP Report: register r_V_4_0_9_7_reg_11466_reg is absorbed into DSP r_V_4_0_9_7_reg_11466_reg.
DSP Report: register vta_mul_8s_8s_16_3_U58/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_7_reg_11466_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U58/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_7_reg_11466_reg.
DSP Report: Generating DSP tmp145_reg_11996_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_8_reg_9851_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_8_reg_9851_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register tmp145_reg_11996_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: operator vta_mac_muladd_8scud_U186/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: operator vta_mac_muladd_8scud_U186/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: Generating DSP tmp144_reg_12456_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp144_reg_12456_reg is absorbed into DSP tmp144_reg_12456_reg.
DSP Report: operator tmp144_fu_6427_p2 is absorbed into DSP tmp144_reg_12456_reg.
DSP Report: Generating DSP r_V_4_0_9_10_reg_11976_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U106/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_10_reg_11976_reg.
DSP Report: register vta_mul_8s_8s_16_3_U106/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_10_reg_11976_reg.
DSP Report: register r_V_4_0_9_10_reg_11976_reg is absorbed into DSP r_V_4_0_9_10_reg_11976_reg.
DSP Report: register vta_mul_8s_8s_16_3_U106/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_10_reg_11976_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U106/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_10_reg_11976_reg.
DSP Report: Generating DSP tmp148_reg_12461_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_11_reg_9871_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_9_11_reg_9871_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register tmp148_reg_12461_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: operator vta_mac_muladd_8scud_U243/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: operator vta_mac_muladd_8scud_U243/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: Generating DSP r_V_4_0_9_13_reg_11476_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register r_V_4_0_9_13_reg_11476_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: Generating DSP tmp150_reg_12006_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_14_reg_9886_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_14_reg_9886_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register tmp150_reg_12006_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: operator vta_mac_muladd_8scud_U188/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: operator vta_mac_muladd_8scud_U188/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: Generating DSP tmp149_reg_12466_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_12_reg_9876_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_9_12_reg_9876_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register tmp149_reg_12466_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U244/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U244/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: Generating DSP tmp147_fu_6913_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp147_fu_6913_p2 is absorbed into DSP tmp147_fu_6913_p2.
DSP Report: Generating DSP tmp153_reg_10901_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_151_reg_9896_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register p_Result_4_0_s_reg_9891_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register tmp153_reg_10901_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U123/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U123/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: Generating DSP r_V_4_0_10_1_reg_11481_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U61/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_1_reg_11481_reg.
DSP Report: register vta_mul_8s_8s_16_3_U61/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_1_reg_11481_reg.
DSP Report: register r_V_4_0_10_1_reg_11481_reg is absorbed into DSP r_V_4_0_10_1_reg_11481_reg.
DSP Report: register vta_mul_8s_8s_16_3_U61/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_1_reg_11481_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U61/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_1_reg_11481_reg.
DSP Report: Generating DSP tmp154_reg_12016_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_2_reg_9906_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_2_reg_9906_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register tmp154_reg_12016_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: operator vta_mac_muladd_8scud_U189/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: operator vta_mac_muladd_8scud_U189/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: Generating DSP r_V_4_0_10_5_reg_11491_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register r_V_4_0_10_5_reg_11491_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: Generating DSP tmp157_reg_12026_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_6_reg_9926_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_6_reg_9926_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register tmp157_reg_12026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: operator vta_mac_muladd_8scud_U191/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: operator vta_mac_muladd_8scud_U191/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: Generating DSP r_V_4_0_10_3_reg_11486_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U62/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_3_reg_11486_reg.
DSP Report: register vta_mul_8s_8s_16_3_U62/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_3_reg_11486_reg.
DSP Report: register r_V_4_0_10_3_reg_11486_reg is absorbed into DSP r_V_4_0_10_3_reg_11486_reg.
DSP Report: register vta_mul_8s_8s_16_3_U62/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_3_reg_11486_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U62/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_3_reg_11486_reg.
DSP Report: Generating DSP tmp156_reg_12021_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_4_reg_9916_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_4_reg_9916_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register tmp156_reg_12021_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: operator vta_mac_muladd_8scud_U190/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: operator vta_mac_muladd_8scud_U190/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: Generating DSP tmp155_reg_12476_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp155_reg_12476_reg is absorbed into DSP tmp155_reg_12476_reg.
DSP Report: operator tmp155_fu_6456_p2 is absorbed into DSP tmp155_reg_12476_reg.
DSP Report: Generating DSP r_V_4_0_10_9_reg_11501_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register r_V_4_0_10_9_reg_11501_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: Generating DSP tmp161_reg_12036_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_s_reg_9946_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_s_reg_9946_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register tmp161_reg_12036_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: operator vta_mac_muladd_8scud_U193/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: operator vta_mac_muladd_8scud_U193/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: Generating DSP r_V_4_0_10_7_reg_11496_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U64/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_7_reg_11496_reg.
DSP Report: register vta_mul_8s_8s_16_3_U64/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_7_reg_11496_reg.
DSP Report: register r_V_4_0_10_7_reg_11496_reg is absorbed into DSP r_V_4_0_10_7_reg_11496_reg.
DSP Report: register vta_mul_8s_8s_16_3_U64/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_7_reg_11496_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U64/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_7_reg_11496_reg.
DSP Report: Generating DSP tmp160_reg_12031_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_8_reg_9936_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_8_reg_9936_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register tmp160_reg_12031_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: operator vta_mac_muladd_8scud_U192/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: operator vta_mac_muladd_8scud_U192/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: Generating DSP tmp159_reg_12481_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp159_reg_12481_reg is absorbed into DSP tmp159_reg_12481_reg.
DSP Report: operator tmp159_fu_6468_p2 is absorbed into DSP tmp159_reg_12481_reg.
DSP Report: Generating DSP r_V_4_0_10_10_reg_12011_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register r_V_4_0_10_10_reg_12011_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: Generating DSP tmp163_reg_12486_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_11_reg_9956_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_10_11_reg_9956_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register tmp163_reg_12486_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: operator vta_mac_muladd_8scud_U245/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: operator vta_mac_muladd_8scud_U245/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: Generating DSP r_V_4_0_10_13_reg_11506_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register r_V_4_0_10_13_reg_11506_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: Generating DSP tmp165_reg_12041_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_14_reg_9971_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_14_reg_9971_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register tmp165_reg_12041_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: operator vta_mac_muladd_8scud_U194/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: operator vta_mac_muladd_8scud_U194/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: Generating DSP tmp164_reg_12491_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_12_reg_9961_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_10_12_reg_9961_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register tmp164_reg_12491_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U246/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U246/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: Generating DSP tmp162_fu_6938_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp162_fu_6938_p2 is absorbed into DSP tmp162_fu_6938_p2.
DSP Report: Generating DSP tmp168_reg_10936_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_166_reg_9981_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register p_Result_4_0_10_reg_9976_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register tmp168_reg_10936_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U124/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U124/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: Generating DSP r_V_4_0_11_1_reg_11511_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U67/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_1_reg_11511_reg.
DSP Report: register vta_mul_8s_8s_16_3_U67/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_1_reg_11511_reg.
DSP Report: register r_V_4_0_11_1_reg_11511_reg is absorbed into DSP r_V_4_0_11_1_reg_11511_reg.
DSP Report: register vta_mul_8s_8s_16_3_U67/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_1_reg_11511_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U67/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_1_reg_11511_reg.
DSP Report: Generating DSP tmp169_reg_12051_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_2_reg_9991_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_2_reg_9991_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register tmp169_reg_12051_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: operator vta_mac_muladd_8scud_U195/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: operator vta_mac_muladd_8scud_U195/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: Generating DSP r_V_4_0_11_5_reg_11521_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register r_V_4_0_11_5_reg_11521_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: Generating DSP tmp172_reg_12061_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_6_reg_10011_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_6_reg_10011_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register tmp172_reg_12061_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: operator vta_mac_muladd_8scud_U197/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: operator vta_mac_muladd_8scud_U197/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: Generating DSP r_V_4_0_11_3_reg_11516_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U68/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_3_reg_11516_reg.
DSP Report: register vta_mul_8s_8s_16_3_U68/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_3_reg_11516_reg.
DSP Report: register r_V_4_0_11_3_reg_11516_reg is absorbed into DSP r_V_4_0_11_3_reg_11516_reg.
DSP Report: register vta_mul_8s_8s_16_3_U68/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_3_reg_11516_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U68/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_3_reg_11516_reg.
DSP Report: Generating DSP tmp171_reg_12056_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_4_reg_10001_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_4_reg_10001_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register tmp171_reg_12056_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: operator vta_mac_muladd_8scud_U196/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: operator vta_mac_muladd_8scud_U196/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: Generating DSP tmp170_reg_12501_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp170_reg_12501_reg is absorbed into DSP tmp170_reg_12501_reg.
DSP Report: operator tmp170_fu_6497_p2 is absorbed into DSP tmp170_reg_12501_reg.
DSP Report: Generating DSP r_V_4_0_11_9_reg_11531_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register r_V_4_0_11_9_reg_11531_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: Generating DSP tmp176_reg_12071_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_s_reg_10031_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_s_reg_10031_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register tmp176_reg_12071_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: operator vta_mac_muladd_8scud_U199/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: operator vta_mac_muladd_8scud_U199/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: Generating DSP r_V_4_0_11_7_reg_11526_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U70/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_7_reg_11526_reg.
DSP Report: register vta_mul_8s_8s_16_3_U70/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_7_reg_11526_reg.
DSP Report: register r_V_4_0_11_7_reg_11526_reg is absorbed into DSP r_V_4_0_11_7_reg_11526_reg.
DSP Report: register vta_mul_8s_8s_16_3_U70/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_7_reg_11526_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U70/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_7_reg_11526_reg.
DSP Report: Generating DSP tmp175_reg_12066_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_8_reg_10021_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_8_reg_10021_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register tmp175_reg_12066_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: operator vta_mac_muladd_8scud_U198/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: operator vta_mac_muladd_8scud_U198/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: Generating DSP tmp174_reg_12506_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp174_reg_12506_reg is absorbed into DSP tmp174_reg_12506_reg.
DSP Report: operator tmp174_fu_6509_p2 is absorbed into DSP tmp174_reg_12506_reg.
DSP Report: Generating DSP r_V_4_0_11_10_reg_12046_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register r_V_4_0_11_10_reg_12046_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: Generating DSP tmp178_reg_12511_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_11_reg_10041_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_11_11_reg_10041_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register tmp178_reg_12511_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: operator vta_mac_muladd_8scud_U247/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: operator vta_mac_muladd_8scud_U247/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: Generating DSP r_V_4_0_11_13_reg_11536_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register r_V_4_0_11_13_reg_11536_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: Generating DSP tmp180_reg_12076_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_14_reg_10056_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_14_reg_10056_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register tmp180_reg_12076_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: operator vta_mac_muladd_8scud_U200/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: operator vta_mac_muladd_8scud_U200/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: Generating DSP tmp179_reg_12516_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_12_reg_10046_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_11_12_reg_10046_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register tmp179_reg_12516_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U248/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U248/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: Generating DSP tmp177_fu_6963_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp177_fu_6963_p2 is absorbed into DSP tmp177_fu_6963_p2.
DSP Report: Generating DSP tmp183_reg_10971_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_181_reg_10066_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register p_Result_4_0_11_reg_10061_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register tmp183_reg_10971_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U125/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U125/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: Generating DSP r_V_4_0_12_1_reg_11541_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U73/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_1_reg_11541_reg.
DSP Report: register vta_mul_8s_8s_16_3_U73/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_1_reg_11541_reg.
DSP Report: register r_V_4_0_12_1_reg_11541_reg is absorbed into DSP r_V_4_0_12_1_reg_11541_reg.
DSP Report: register vta_mul_8s_8s_16_3_U73/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_1_reg_11541_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U73/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_1_reg_11541_reg.
DSP Report: Generating DSP tmp184_reg_12086_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_2_reg_10076_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_2_reg_10076_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register tmp184_reg_12086_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: operator vta_mac_muladd_8scud_U201/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: operator vta_mac_muladd_8scud_U201/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: Generating DSP r_V_4_0_12_5_reg_11551_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register r_V_4_0_12_5_reg_11551_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: Generating DSP tmp187_reg_12096_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_6_reg_10096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_6_reg_10096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register tmp187_reg_12096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: operator vta_mac_muladd_8scud_U203/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: operator vta_mac_muladd_8scud_U203/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: Generating DSP r_V_4_0_12_3_reg_11546_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U74/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_3_reg_11546_reg.
DSP Report: register vta_mul_8s_8s_16_3_U74/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_3_reg_11546_reg.
DSP Report: register r_V_4_0_12_3_reg_11546_reg is absorbed into DSP r_V_4_0_12_3_reg_11546_reg.
DSP Report: register vta_mul_8s_8s_16_3_U74/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_3_reg_11546_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U74/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_3_reg_11546_reg.
DSP Report: Generating DSP tmp186_reg_12091_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_4_reg_10086_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_4_reg_10086_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register tmp186_reg_12091_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: operator vta_mac_muladd_8scud_U202/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: operator vta_mac_muladd_8scud_U202/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: Generating DSP tmp185_reg_12526_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp185_reg_12526_reg is absorbed into DSP tmp185_reg_12526_reg.
DSP Report: operator tmp185_fu_6538_p2 is absorbed into DSP tmp185_reg_12526_reg.
DSP Report: Generating DSP r_V_4_0_12_9_reg_11561_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register r_V_4_0_12_9_reg_11561_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: Generating DSP tmp191_reg_12106_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_s_reg_10116_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_s_reg_10116_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register tmp191_reg_12106_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: operator vta_mac_muladd_8scud_U205/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: operator vta_mac_muladd_8scud_U205/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: Generating DSP r_V_4_0_12_7_reg_11556_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U76/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_7_reg_11556_reg.
DSP Report: register vta_mul_8s_8s_16_3_U76/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_7_reg_11556_reg.
DSP Report: register r_V_4_0_12_7_reg_11556_reg is absorbed into DSP r_V_4_0_12_7_reg_11556_reg.
DSP Report: register vta_mul_8s_8s_16_3_U76/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_7_reg_11556_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U76/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_7_reg_11556_reg.
DSP Report: Generating DSP tmp190_reg_12101_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_8_reg_10106_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_8_reg_10106_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register tmp190_reg_12101_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: operator vta_mac_muladd_8scud_U204/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: operator vta_mac_muladd_8scud_U204/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: Generating DSP tmp189_reg_12531_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp189_reg_12531_reg is absorbed into DSP tmp189_reg_12531_reg.
DSP Report: operator tmp189_fu_6550_p2 is absorbed into DSP tmp189_reg_12531_reg.
DSP Report: Generating DSP r_V_4_0_12_10_reg_12081_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register r_V_4_0_12_10_reg_12081_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: Generating DSP tmp193_reg_12536_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_11_reg_10126_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_12_11_reg_10126_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register tmp193_reg_12536_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: operator vta_mac_muladd_8scud_U249/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: operator vta_mac_muladd_8scud_U249/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: Generating DSP r_V_4_0_12_13_reg_11566_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register r_V_4_0_12_13_reg_11566_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: Generating DSP tmp195_reg_12111_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_14_reg_10141_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_14_reg_10141_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register tmp195_reg_12111_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: operator vta_mac_muladd_8scud_U206/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: operator vta_mac_muladd_8scud_U206/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: Generating DSP tmp194_reg_12541_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_12_reg_10131_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_12_12_reg_10131_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register tmp194_reg_12541_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U250/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U250/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: Generating DSP tmp192_fu_6988_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp192_fu_6988_p2 is absorbed into DSP tmp192_fu_6988_p2.
DSP Report: Generating DSP tmp198_reg_11006_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_196_reg_10151_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register p_Result_4_0_12_reg_10146_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register tmp198_reg_11006_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U126/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U126/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: Generating DSP r_V_4_0_13_1_reg_11571_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U79/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_1_reg_11571_reg.
DSP Report: register vta_mul_8s_8s_16_3_U79/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_1_reg_11571_reg.
DSP Report: register r_V_4_0_13_1_reg_11571_reg is absorbed into DSP r_V_4_0_13_1_reg_11571_reg.
DSP Report: register vta_mul_8s_8s_16_3_U79/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_1_reg_11571_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U79/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_1_reg_11571_reg.
DSP Report: Generating DSP tmp199_reg_12121_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_2_reg_10161_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_2_reg_10161_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register tmp199_reg_12121_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: operator vta_mac_muladd_8scud_U207/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: operator vta_mac_muladd_8scud_U207/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: Generating DSP r_V_4_0_13_5_reg_11581_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register r_V_4_0_13_5_reg_11581_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: Generating DSP tmp202_reg_12131_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_6_reg_10181_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_6_reg_10181_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register tmp202_reg_12131_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: operator vta_mac_muladd_8scud_U209/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: operator vta_mac_muladd_8scud_U209/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: Generating DSP r_V_4_0_13_3_reg_11576_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U80/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_3_reg_11576_reg.
DSP Report: register vta_mul_8s_8s_16_3_U80/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_3_reg_11576_reg.
DSP Report: register r_V_4_0_13_3_reg_11576_reg is absorbed into DSP r_V_4_0_13_3_reg_11576_reg.
DSP Report: register vta_mul_8s_8s_16_3_U80/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_3_reg_11576_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U80/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_3_reg_11576_reg.
DSP Report: Generating DSP tmp201_reg_12126_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_4_reg_10171_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_4_reg_10171_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register tmp201_reg_12126_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: operator vta_mac_muladd_8scud_U208/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: operator vta_mac_muladd_8scud_U208/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: Generating DSP tmp200_reg_12551_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp200_reg_12551_reg is absorbed into DSP tmp200_reg_12551_reg.
DSP Report: operator tmp200_fu_6579_p2 is absorbed into DSP tmp200_reg_12551_reg.
DSP Report: Generating DSP r_V_4_0_13_9_reg_11591_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register r_V_4_0_13_9_reg_11591_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: Generating DSP tmp206_reg_12141_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_s_reg_10201_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_s_reg_10201_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register tmp206_reg_12141_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: operator vta_mac_muladd_8scud_U211/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: operator vta_mac_muladd_8scud_U211/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: Generating DSP r_V_4_0_13_7_reg_11586_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U82/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_7_reg_11586_reg.
DSP Report: register vta_mul_8s_8s_16_3_U82/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_7_reg_11586_reg.
DSP Report: register r_V_4_0_13_7_reg_11586_reg is absorbed into DSP r_V_4_0_13_7_reg_11586_reg.
DSP Report: register vta_mul_8s_8s_16_3_U82/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_7_reg_11586_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U82/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_7_reg_11586_reg.
DSP Report: Generating DSP tmp205_reg_12136_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_8_reg_10191_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_8_reg_10191_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register tmp205_reg_12136_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: operator vta_mac_muladd_8scud_U210/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: operator vta_mac_muladd_8scud_U210/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: Generating DSP tmp204_reg_12556_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp204_reg_12556_reg is absorbed into DSP tmp204_reg_12556_reg.
DSP Report: operator tmp204_fu_6591_p2 is absorbed into DSP tmp204_reg_12556_reg.
DSP Report: Generating DSP r_V_4_0_13_10_reg_12116_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register r_V_4_0_13_10_reg_12116_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: Generating DSP tmp208_reg_12561_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_11_reg_10211_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_13_11_reg_10211_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register tmp208_reg_12561_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: operator vta_mac_muladd_8scud_U251/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: operator vta_mac_muladd_8scud_U251/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: Generating DSP r_V_4_0_13_13_reg_11596_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register r_V_4_0_13_13_reg_11596_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: Generating DSP tmp210_reg_12146_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_14_reg_10226_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_14_reg_10226_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register tmp210_reg_12146_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: operator vta_mac_muladd_8scud_U212/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: operator vta_mac_muladd_8scud_U212/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: Generating DSP tmp209_reg_12566_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_12_reg_10216_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_13_12_reg_10216_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register tmp209_reg_12566_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U252/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U252/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: Generating DSP tmp207_fu_7013_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp207_fu_7013_p2 is absorbed into DSP tmp207_fu_7013_p2.
DSP Report: Generating DSP tmp213_reg_11041_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_211_reg_10236_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register p_Result_4_0_13_reg_10231_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register tmp213_reg_11041_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U127/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U127/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: Generating DSP r_V_4_0_14_1_reg_11601_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U85/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_1_reg_11601_reg.
DSP Report: register vta_mul_8s_8s_16_3_U85/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_1_reg_11601_reg.
DSP Report: register r_V_4_0_14_1_reg_11601_reg is absorbed into DSP r_V_4_0_14_1_reg_11601_reg.
DSP Report: register vta_mul_8s_8s_16_3_U85/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_1_reg_11601_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U85/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_1_reg_11601_reg.
DSP Report: Generating DSP tmp214_reg_12156_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_2_reg_10246_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_2_reg_10246_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register tmp214_reg_12156_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: operator vta_mac_muladd_8scud_U213/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: operator vta_mac_muladd_8scud_U213/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: Generating DSP r_V_4_0_14_5_reg_11611_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register r_V_4_0_14_5_reg_11611_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: Generating DSP tmp217_reg_12166_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_6_reg_10266_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_6_reg_10266_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register tmp217_reg_12166_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: operator vta_mac_muladd_8scud_U215/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: operator vta_mac_muladd_8scud_U215/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: Generating DSP r_V_4_0_14_3_reg_11606_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U86/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_3_reg_11606_reg.
DSP Report: register vta_mul_8s_8s_16_3_U86/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_3_reg_11606_reg.
DSP Report: register r_V_4_0_14_3_reg_11606_reg is absorbed into DSP r_V_4_0_14_3_reg_11606_reg.
DSP Report: register vta_mul_8s_8s_16_3_U86/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_3_reg_11606_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U86/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_3_reg_11606_reg.
DSP Report: Generating DSP tmp216_reg_12161_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_4_reg_10256_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_4_reg_10256_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register tmp216_reg_12161_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: operator vta_mac_muladd_8scud_U214/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: operator vta_mac_muladd_8scud_U214/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: Generating DSP tmp215_reg_12576_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp215_reg_12576_reg is absorbed into DSP tmp215_reg_12576_reg.
DSP Report: operator tmp215_fu_6620_p2 is absorbed into DSP tmp215_reg_12576_reg.
DSP Report: Generating DSP r_V_4_0_14_9_reg_11621_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register r_V_4_0_14_9_reg_11621_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: Generating DSP tmp221_reg_12176_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_s_reg_10286_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_s_reg_10286_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register tmp221_reg_12176_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: operator vta_mac_muladd_8scud_U217/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: operator vta_mac_muladd_8scud_U217/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: Generating DSP r_V_4_0_14_7_reg_11616_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U88/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_7_reg_11616_reg.
DSP Report: register vta_mul_8s_8s_16_3_U88/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_7_reg_11616_reg.
DSP Report: register r_V_4_0_14_7_reg_11616_reg is absorbed into DSP r_V_4_0_14_7_reg_11616_reg.
DSP Report: register vta_mul_8s_8s_16_3_U88/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_7_reg_11616_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U88/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_7_reg_11616_reg.
DSP Report: Generating DSP tmp220_reg_12171_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_8_reg_10276_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_8_reg_10276_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register tmp220_reg_12171_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: operator vta_mac_muladd_8scud_U216/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: operator vta_mac_muladd_8scud_U216/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: Generating DSP tmp219_reg_12581_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp219_reg_12581_reg is absorbed into DSP tmp219_reg_12581_reg.
DSP Report: operator tmp219_fu_6632_p2 is absorbed into DSP tmp219_reg_12581_reg.
DSP Report: Generating DSP r_V_4_0_14_10_reg_12151_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register r_V_4_0_14_10_reg_12151_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: Generating DSP tmp223_reg_12586_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_11_reg_10296_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_14_11_reg_10296_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register tmp223_reg_12586_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: operator vta_mac_muladd_8scud_U253/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: operator vta_mac_muladd_8scud_U253/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: Generating DSP r_V_4_0_14_13_reg_11626_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register r_V_4_0_14_13_reg_11626_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: Generating DSP tmp225_reg_12181_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_14_reg_10311_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_14_reg_10311_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register tmp225_reg_12181_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: operator vta_mac_muladd_8scud_U218/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: operator vta_mac_muladd_8scud_U218/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: Generating DSP tmp224_reg_12591_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_12_reg_10301_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_14_12_reg_10301_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register tmp224_reg_12591_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U254/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U254/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: Generating DSP tmp222_fu_7038_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp222_fu_7038_p2 is absorbed into DSP tmp222_fu_7038_p2.
DSP Report: Generating DSP tmp228_reg_11076_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register tmp_226_reg_10321_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register p_Result_4_0_14_reg_10316_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register tmp228_reg_11076_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U128/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U128/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: Generating DSP r_V_4_0_15_1_reg_11631_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U91/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_1_reg_11631_reg.
DSP Report: register vta_mul_8s_8s_16_3_U91/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_1_reg_11631_reg.
DSP Report: register r_V_4_0_15_1_reg_11631_reg is absorbed into DSP r_V_4_0_15_1_reg_11631_reg.
DSP Report: register vta_mul_8s_8s_16_3_U91/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_1_reg_11631_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U91/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_1_reg_11631_reg.
DSP Report: Generating DSP tmp229_reg_12191_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_2_reg_10331_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_2_reg_10331_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register tmp229_reg_12191_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: operator vta_mac_muladd_8scud_U219/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: operator vta_mac_muladd_8scud_U219/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: Generating DSP r_V_4_0_15_5_reg_11641_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register r_V_4_0_15_5_reg_11641_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: Generating DSP tmp232_reg_12201_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_6_reg_10351_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_6_reg_10351_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register tmp232_reg_12201_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: operator vta_mac_muladd_8scud_U221/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: operator vta_mac_muladd_8scud_U221/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: Generating DSP r_V_4_0_15_3_reg_11636_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U92/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_3_reg_11636_reg.
DSP Report: register vta_mul_8s_8s_16_3_U92/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_3_reg_11636_reg.
DSP Report: register r_V_4_0_15_3_reg_11636_reg is absorbed into DSP r_V_4_0_15_3_reg_11636_reg.
DSP Report: register vta_mul_8s_8s_16_3_U92/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_3_reg_11636_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U92/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_3_reg_11636_reg.
DSP Report: Generating DSP tmp231_reg_12196_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_4_reg_10341_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_4_reg_10341_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register tmp231_reg_12196_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: operator vta_mac_muladd_8scud_U220/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: operator vta_mac_muladd_8scud_U220/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: Generating DSP tmp230_reg_12601_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp230_reg_12601_reg is absorbed into DSP tmp230_reg_12601_reg.
DSP Report: operator tmp230_fu_6661_p2 is absorbed into DSP tmp230_reg_12601_reg.
DSP Report: Generating DSP r_V_4_0_15_9_reg_11651_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register r_V_4_0_15_9_reg_11651_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: Generating DSP tmp236_reg_12211_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_s_reg_10371_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_s_reg_10371_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register tmp236_reg_12211_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: operator vta_mac_muladd_8scud_U223/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: operator vta_mac_muladd_8scud_U223/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: Generating DSP r_V_4_0_15_7_reg_11646_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U94/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_7_reg_11646_reg.
DSP Report: register vta_mul_8s_8s_16_3_U94/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_7_reg_11646_reg.
DSP Report: register r_V_4_0_15_7_reg_11646_reg is absorbed into DSP r_V_4_0_15_7_reg_11646_reg.
DSP Report: register vta_mul_8s_8s_16_3_U94/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_7_reg_11646_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U94/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_7_reg_11646_reg.
DSP Report: Generating DSP tmp235_reg_12206_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_8_reg_10361_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_8_reg_10361_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register tmp235_reg_12206_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: operator vta_mac_muladd_8scud_U222/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: operator vta_mac_muladd_8scud_U222/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: Generating DSP tmp234_reg_12606_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register tmp234_reg_12606_reg is absorbed into DSP tmp234_reg_12606_reg.
DSP Report: operator tmp234_fu_6673_p2 is absorbed into DSP tmp234_reg_12606_reg.
DSP Report: Generating DSP r_V_4_0_15_10_reg_12186_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U112/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_10_reg_12186_reg.
DSP Report: register vta_mul_8s_8s_16_3_U112/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_10_reg_12186_reg.
DSP Report: register r_V_4_0_15_10_reg_12186_reg is absorbed into DSP r_V_4_0_15_10_reg_12186_reg.
DSP Report: register vta_mul_8s_8s_16_3_U112/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_10_reg_12186_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U112/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_10_reg_12186_reg.
DSP Report: Generating DSP tmp238_reg_12611_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_11_reg_10381_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_15_11_reg_10381_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register tmp238_reg_12611_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: operator vta_mac_muladd_8scud_U255/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: operator vta_mac_muladd_8scud_U255/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: Generating DSP r_V_4_0_15_13_reg_11656_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register r_V_4_0_15_13_reg_11656_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: Generating DSP tmp240_reg_12216_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_14_reg_10396_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_14_reg_10396_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register tmp240_reg_12216_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: operator vta_mac_muladd_8scud_U224/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: operator vta_mac_muladd_8scud_U224/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: Generating DSP tmp239_reg_12616_reg, operation Mode is: (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_12_reg_10386_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_15_12_reg_10386_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register tmp239_reg_12616_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U256/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U256/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: Generating DSP tmp237_fu_7063_p2, operation Mode is: PCIN+A:B.
DSP Report: operator tmp237_fu_7063_p2 is absorbed into DSP tmp237_fu_7063_p2.
DSP Report: Generating DSP tmp3_reg_10551_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register tmp_30_reg_8971_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: register tmp_26_reg_8961_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: register tmp3_reg_10551_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U113/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U113/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: Generating DSP r_V_4_0_0_1_reg_11181_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U1/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_1_reg_11181_reg.
DSP Report: register vta_mul_8s_8s_16_3_U1/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_1_reg_11181_reg.
DSP Report: register r_V_4_0_0_1_reg_11181_reg is absorbed into DSP r_V_4_0_0_1_reg_11181_reg.
DSP Report: register vta_mul_8s_8s_16_3_U1/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_1_reg_11181_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U1/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_1_reg_11181_reg.
DSP Report: Generating DSP tmp4_reg_11666_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_2_reg_8991_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_2_reg_8991_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: register tmp4_reg_11666_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: operator vta_mac_muladd_8scud_U129/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: operator vta_mac_muladd_8scud_U129/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: Generating DSP tmp18_reg_10586_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register tmp_32_reg_9131_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: register p_Result_4_0_1_reg_9126_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: register tmp18_reg_10586_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U114/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U114/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: Generating DSP r_V_4_0_1_1_reg_11211_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U7/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_1_reg_11211_reg.
DSP Report: register vta_mul_8s_8s_16_3_U7/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_1_reg_11211_reg.
DSP Report: register r_V_4_0_1_1_reg_11211_reg is absorbed into DSP r_V_4_0_1_1_reg_11211_reg.
DSP Report: register vta_mul_8s_8s_16_3_U7/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_1_reg_11211_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U7/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_1_reg_11211_reg.
DSP Report: Generating DSP tmp19_reg_11701_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_2_reg_9141_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_2_reg_9141_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: register tmp19_reg_11701_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: operator vta_mac_muladd_8scud_U135/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: operator vta_mac_muladd_8scud_U135/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: Generating DSP r_V_4_0_2_1_reg_11241_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U13/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_1_reg_11241_reg.
DSP Report: register vta_mul_8s_8s_16_3_U13/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_1_reg_11241_reg.
DSP Report: register r_V_4_0_2_1_reg_11241_reg is absorbed into DSP r_V_4_0_2_1_reg_11241_reg.
DSP Report: register vta_mul_8s_8s_16_3_U13/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_1_reg_11241_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U13/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_1_reg_11241_reg.
DSP Report: Generating DSP tmp34_reg_11736_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_2_reg_9226_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_2_reg_9226_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: register tmp34_reg_11736_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: operator vta_mac_muladd_8scud_U141/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: operator vta_mac_muladd_8scud_U141/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: Generating DSP r_V_4_0_3_1_reg_11271_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U19/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_1_reg_11271_reg.
DSP Report: register vta_mul_8s_8s_16_3_U19/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_1_reg_11271_reg.
DSP Report: register r_V_4_0_3_1_reg_11271_reg is absorbed into DSP r_V_4_0_3_1_reg_11271_reg.
DSP Report: register vta_mul_8s_8s_16_3_U19/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_1_reg_11271_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U19/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_1_reg_11271_reg.
DSP Report: Generating DSP tmp49_reg_11771_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_2_reg_9311_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_2_reg_9311_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: register tmp49_reg_11771_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: operator vta_mac_muladd_8scud_U147/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: operator vta_mac_muladd_8scud_U147/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: Generating DSP tmp63_reg_10691_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register tmp_61_reg_9386_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: register p_Result_4_0_4_reg_9381_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: register tmp63_reg_10691_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U117/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U117/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: Generating DSP r_V_4_0_4_1_reg_11301_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U25/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_1_reg_11301_reg.
DSP Report: register vta_mul_8s_8s_16_3_U25/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_1_reg_11301_reg.
DSP Report: register r_V_4_0_4_1_reg_11301_reg is absorbed into DSP r_V_4_0_4_1_reg_11301_reg.
DSP Report: register vta_mul_8s_8s_16_3_U25/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_1_reg_11301_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U25/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_1_reg_11301_reg.
DSP Report: Generating DSP tmp64_reg_11806_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_2_reg_9396_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_2_reg_9396_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: register tmp64_reg_11806_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: operator vta_mac_muladd_8scud_U153/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: operator vta_mac_muladd_8scud_U153/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: Generating DSP tmp78_reg_10726_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register tmp_76_reg_9471_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: register p_Result_4_0_5_reg_9466_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: register tmp78_reg_10726_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U118/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U118/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: Generating DSP r_V_4_0_5_1_reg_11331_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U31/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_1_reg_11331_reg.
DSP Report: register vta_mul_8s_8s_16_3_U31/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_1_reg_11331_reg.
DSP Report: register r_V_4_0_5_1_reg_11331_reg is absorbed into DSP r_V_4_0_5_1_reg_11331_reg.
DSP Report: register vta_mul_8s_8s_16_3_U31/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_1_reg_11331_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U31/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_1_reg_11331_reg.
DSP Report: Generating DSP tmp79_reg_11841_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_2_reg_9481_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_2_reg_9481_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: register tmp79_reg_11841_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: operator vta_mac_muladd_8scud_U159/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: operator vta_mac_muladd_8scud_U159/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: Generating DSP r_V_4_0_6_1_reg_11361_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U37/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_1_reg_11361_reg.
DSP Report: register vta_mul_8s_8s_16_3_U37/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_1_reg_11361_reg.
DSP Report: register r_V_4_0_6_1_reg_11361_reg is absorbed into DSP r_V_4_0_6_1_reg_11361_reg.
DSP Report: register vta_mul_8s_8s_16_3_U37/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_1_reg_11361_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U37/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_1_reg_11361_reg.
DSP Report: Generating DSP tmp94_reg_11876_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_2_reg_9566_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_2_reg_9566_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: register tmp94_reg_11876_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: operator vta_mac_muladd_8scud_U165/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: operator vta_mac_muladd_8scud_U165/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: Generating DSP r_V_4_0_7_1_reg_11391_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U43/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_1_reg_11391_reg.
DSP Report: register vta_mul_8s_8s_16_3_U43/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_1_reg_11391_reg.
DSP Report: register r_V_4_0_7_1_reg_11391_reg is absorbed into DSP r_V_4_0_7_1_reg_11391_reg.
DSP Report: register vta_mul_8s_8s_16_3_U43/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_1_reg_11391_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U43/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_1_reg_11391_reg.
DSP Report: Generating DSP tmp109_reg_11911_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_2_reg_9651_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_2_reg_9651_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: register tmp109_reg_11911_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: operator vta_mac_muladd_8scud_U171/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: operator vta_mac_muladd_8scud_U171/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: Generating DSP tmp123_reg_10831_reg, operation Mode is: (C'+A2*B)'.
DSP Report: register tmp_121_reg_9726_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: register p_Result_4_0_8_reg_9721_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: register tmp123_reg_10831_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U121/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U121/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: Generating DSP r_V_4_0_8_1_reg_11421_reg, operation Mode is: (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U49/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_1_reg_11421_reg.
DSP Report: register vta_mul_8s_8s_16_3_U49/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_1_reg_11421_reg.
DSP Report: register r_V_4_0_8_1_reg_11421_reg is absorbed into DSP r_V_4_0_8_1_reg_11421_reg.
DSP Report: register vta_mul_8s_8s_16_3_U49/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_1_reg_11421_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U49/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_1_reg_11421_reg.
DSP Report: Generating DSP tmp124_reg_11946_reg, operation Mode is: (PCIN+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_2_reg_9736_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_2_reg_9736_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: register tmp124_reg_11946_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: operator vta_mac_muladd_8scud_U177/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: operator vta_mac_muladd_8scud_U177/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp124_reg_11946_reg.
INFO: [Synth 8-3971] The signal acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg was recognized as a true dual port RAM template.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_2_cast_reg_8534_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_7_cast_reg_8549_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_7_cast_reg_8549_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_7_cast_reg_8549_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_7_cast_reg_8549_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_5_cast_reg_8544_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_5_cast_reg_8544_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_5_cast_reg_8544_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_5_cast_reg_8544_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_9_cast_reg_8554_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\tmp_9_cast_reg_8554_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1/\tmp_11_reg_8836_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_ins_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_uop_port_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_uop_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_uop_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2/vta_uop_port_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_ins_port_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_ins_port_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_uop_port_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_uop_port_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/i_2/vta_narrow_port_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[3]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[4]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_read/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'inst/i_2/vta_wide_port_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[46]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p2_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[46]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/data_p1_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_wreq/q_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_resp_to_user/q_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (fifo_resp_to_user/q_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (align_len_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (align_len_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (could_multi_bursts.awaddr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (bresp_tmp_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (bresp_tmp_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[46]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p2_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[46]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/data_p1_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[31]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[30]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[29]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[28]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[27]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (fifo_rreq/q_reg[26]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (buff_rdata/q_tmp_reg[513]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (buff_rdata/q_tmp_reg[512]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (buff_rdata/dout_buf_reg[513]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (buff_rdata/dout_buf_reg[512]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rdata/data_p2_reg[513]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rdata/data_p2_reg[512]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rdata/data_p1_reg[513]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rdata/data_p1_reg[512]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (align_len_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (align_len_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (end_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (start_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[5]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[4]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[3]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[2]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[1]) is unused and will be removed from module vta_wide_port_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (sect_addr_buf_reg[0]) is unused and will be removed from module vta_wide_port_m_axi_read.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:13 . Memory (MB): peak = 1683.461 ; gain = 579.621 ; free physical = 591 ; free virtual = 7835
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 304, Available = 220. Use report_utilization command for details.
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_8966_reg[7:0]' into 'tmp_29_reg_8966_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8458]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_8966_reg[7:0]' into 'tmp_29_reg_8966_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8458]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8984]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8680]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8833]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8832]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' into 'ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8985]
INFO: [Synth 8-4471] merging register 'tmp_29_reg_8966_reg[7:0]' into 'tmp_29_reg_8966_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8458]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8683]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8836]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8682]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8835]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8685]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8838]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8684]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8837]
INFO: [Synth 8-4471] merging register 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' into 'ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg[7:0]' [/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ipshared/6901/hdl/verilog/vta.v:8831]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP tmp6_reg_11671_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_4_reg_9011_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_4_reg_9011_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register r_V_4_0_0_3_reg_11186_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: register tmp6_reg_11671_reg is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: operator vta_mac_muladd_8scud_U130/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: operator vta_mac_muladd_8scud_U130/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp6_reg_11671_reg.
DSP Report: Generating DSP r_V_4_0_0_5_reg_11191_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register r_V_4_0_0_5_reg_11191_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: register vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U3/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_5_reg_11191_reg.
DSP Report: Generating DSP tmp7_reg_11676_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_6_reg_9031_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_6_reg_9031_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: register tmp7_reg_11676_reg is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: operator vta_mac_muladd_8scud_U131/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: operator vta_mac_muladd_8scud_U131/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp7_reg_11676_reg.
DSP Report: Generating DSP tmp5_fu_6046_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp5_fu_6046_p2 is absorbed into DSP tmp5_fu_6046_p2.
DSP Report: Generating DSP tmp10_reg_11681_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_8_reg_9051_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_8_reg_9051_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register r_V_4_0_0_7_reg_11196_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: register tmp10_reg_11681_reg is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: operator vta_mac_muladd_8scud_U132/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: operator vta_mac_muladd_8scud_U132/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp10_reg_11681_reg.
DSP Report: Generating DSP r_V_4_0_0_9_reg_11201_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register r_V_4_0_0_9_reg_11201_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: register vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U5/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_9_reg_11201_reg.
DSP Report: Generating DSP tmp11_reg_11686_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_s_reg_9071_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_s_reg_9071_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: register tmp11_reg_11686_reg is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: operator vta_mac_muladd_8scud_U133/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: operator vta_mac_muladd_8scud_U133/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp11_reg_11686_reg.
DSP Report: Generating DSP tmp9_reg_12231_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp9_reg_12231_reg is absorbed into DSP tmp9_reg_12231_reg.
DSP Report: operator tmp9_fu_6058_p2 is absorbed into DSP tmp9_reg_12231_reg.
DSP Report: Generating DSP r_V_4_0_0_10_reg_11661_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register r_V_4_0_0_10_reg_11661_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: register vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U97/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_10_reg_11661_reg.
DSP Report: Generating DSP tmp13_reg_12236_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_11_reg_9091_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_0_11_reg_9091_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: register tmp13_reg_12236_reg is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: operator vta_mac_muladd_8scud_U225/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: operator vta_mac_muladd_8scud_U225/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp13_reg_12236_reg.
DSP Report: Generating DSP r_V_4_0_0_13_reg_11206_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register r_V_4_0_0_13_reg_11206_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: register vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U6/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_0_13_reg_11206_reg.
DSP Report: Generating DSP tmp15_reg_11691_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_14_reg_9121_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_14_reg_9121_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: register tmp15_reg_11691_reg is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: operator vta_mac_muladd_8scud_U134/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: operator vta_mac_muladd_8scud_U134/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp15_reg_11691_reg.
DSP Report: Generating DSP tmp14_reg_12241_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_12_reg_9101_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_0_12_reg_9101_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: register tmp14_reg_12241_reg is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U226/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U226/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp14_reg_12241_reg.
DSP Report: Generating DSP tmp12_fu_6688_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp12_fu_6688_p2 is absorbed into DSP tmp12_fu_6688_p2.
DSP Report: Generating DSP tmp22_reg_11711_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_6_reg_9161_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_6_reg_9161_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register r_V_4_0_1_5_reg_11221_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: register tmp22_reg_11711_reg is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: operator vta_mac_muladd_8scud_U137/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: operator vta_mac_muladd_8scud_U137/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp22_reg_11711_reg.
DSP Report: Generating DSP tmp21_reg_11706_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_4_reg_9151_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_4_reg_9151_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register r_V_4_0_1_3_reg_11216_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: register tmp21_reg_11706_reg is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: operator vta_mac_muladd_8scud_U136/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: operator vta_mac_muladd_8scud_U136/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp21_reg_11706_reg.
DSP Report: Generating DSP tmp25_reg_11716_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_8_reg_9171_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_8_reg_9171_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register r_V_4_0_1_7_reg_11226_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: register tmp25_reg_11716_reg is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: operator vta_mac_muladd_8scud_U138/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: operator vta_mac_muladd_8scud_U138/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp25_reg_11716_reg.
DSP Report: Generating DSP r_V_4_0_1_9_reg_11231_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register r_V_4_0_1_9_reg_11231_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: register vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U11/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_9_reg_11231_reg.
DSP Report: Generating DSP tmp26_reg_11721_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_s_reg_9181_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_s_reg_9181_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: register tmp26_reg_11721_reg is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: operator vta_mac_muladd_8scud_U139/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: operator vta_mac_muladd_8scud_U139/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp26_reg_11721_reg.
DSP Report: Generating DSP tmp24_reg_12256_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp24_reg_12256_reg is absorbed into DSP tmp24_reg_12256_reg.
DSP Report: operator tmp24_fu_6099_p2 is absorbed into DSP tmp24_reg_12256_reg.
DSP Report: Generating DSP tmp28_reg_12261_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_11_reg_9191_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_1_11_reg_9191_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register r_V_4_0_1_10_reg_11696_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: register tmp28_reg_12261_reg is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: operator vta_mac_muladd_8scud_U227/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: operator vta_mac_muladd_8scud_U227/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp28_reg_12261_reg.
DSP Report: Generating DSP r_V_4_0_1_13_reg_11236_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register r_V_4_0_1_13_reg_11236_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: register vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U12/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_1_13_reg_11236_reg.
DSP Report: Generating DSP tmp30_reg_11726_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_14_reg_9206_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_14_reg_9206_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: register tmp30_reg_11726_reg is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: operator vta_mac_muladd_8scud_U140/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: operator vta_mac_muladd_8scud_U140/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp30_reg_11726_reg.
DSP Report: Generating DSP tmp29_reg_12266_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_12_reg_9196_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_1_12_reg_9196_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: register tmp29_reg_12266_reg is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U228/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U228/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp29_reg_12266_reg.
DSP Report: Generating DSP tmp33_reg_10621_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register tmp_35_reg_9216_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register p_Result_4_0_2_reg_9211_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: register tmp33_reg_10621_reg is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U115/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U115/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp33_reg_10621_reg.
DSP Report: Generating DSP tmp37_reg_11746_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_6_reg_9246_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_6_reg_9246_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register r_V_4_0_2_5_reg_11251_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: register tmp37_reg_11746_reg is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: operator vta_mac_muladd_8scud_U143/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: operator vta_mac_muladd_8scud_U143/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp37_reg_11746_reg.
DSP Report: Generating DSP tmp36_reg_11741_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_4_reg_9236_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_4_reg_9236_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register r_V_4_0_2_3_reg_11246_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: register tmp36_reg_11741_reg is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: operator vta_mac_muladd_8scud_U142/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: operator vta_mac_muladd_8scud_U142/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp36_reg_11741_reg.
DSP Report: Generating DSP tmp40_reg_11751_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_8_reg_9256_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_8_reg_9256_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register r_V_4_0_2_7_reg_11256_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: register tmp40_reg_11751_reg is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: operator vta_mac_muladd_8scud_U144/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: operator vta_mac_muladd_8scud_U144/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp40_reg_11751_reg.
DSP Report: Generating DSP r_V_4_0_2_9_reg_11261_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register r_V_4_0_2_9_reg_11261_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: register vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U17/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_9_reg_11261_reg.
DSP Report: Generating DSP tmp41_reg_11756_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_s_reg_9266_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_s_reg_9266_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: register tmp41_reg_11756_reg is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: operator vta_mac_muladd_8scud_U145/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: operator vta_mac_muladd_8scud_U145/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp41_reg_11756_reg.
DSP Report: Generating DSP tmp39_reg_12281_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp39_reg_12281_reg is absorbed into DSP tmp39_reg_12281_reg.
DSP Report: operator tmp39_fu_6140_p2 is absorbed into DSP tmp39_reg_12281_reg.
DSP Report: Generating DSP tmp43_reg_12286_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_11_reg_9276_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_2_11_reg_9276_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register r_V_4_0_2_10_reg_11731_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: register tmp43_reg_12286_reg is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: operator vta_mac_muladd_8scud_U229/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: operator vta_mac_muladd_8scud_U229/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp43_reg_12286_reg.
DSP Report: Generating DSP r_V_4_0_2_13_reg_11266_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register r_V_4_0_2_13_reg_11266_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: register vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U18/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_2_13_reg_11266_reg.
DSP Report: Generating DSP tmp45_reg_11761_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_14_reg_9291_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_14_reg_9291_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: register tmp45_reg_11761_reg is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: operator vta_mac_muladd_8scud_U146/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: operator vta_mac_muladd_8scud_U146/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp45_reg_11761_reg.
DSP Report: Generating DSP tmp44_reg_12291_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_12_reg_9281_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_2_12_reg_9281_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: register tmp44_reg_12291_reg is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U230/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U230/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp44_reg_12291_reg.
DSP Report: Generating DSP tmp48_reg_10656_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register tmp_46_reg_9301_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register p_Result_4_0_3_reg_9296_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: register tmp48_reg_10656_reg is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U116/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U116/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp48_reg_10656_reg.
DSP Report: Generating DSP tmp52_reg_11781_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_6_reg_9331_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_6_reg_9331_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register r_V_4_0_3_5_reg_11281_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: register tmp52_reg_11781_reg is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: operator vta_mac_muladd_8scud_U149/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: operator vta_mac_muladd_8scud_U149/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp52_reg_11781_reg.
DSP Report: Generating DSP tmp51_reg_11776_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_4_reg_9321_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_4_reg_9321_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register r_V_4_0_3_3_reg_11276_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: register tmp51_reg_11776_reg is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: operator vta_mac_muladd_8scud_U148/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: operator vta_mac_muladd_8scud_U148/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp51_reg_11776_reg.
DSP Report: Generating DSP tmp55_reg_11786_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_8_reg_9341_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_8_reg_9341_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register r_V_4_0_3_7_reg_11286_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: register tmp55_reg_11786_reg is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: operator vta_mac_muladd_8scud_U150/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: operator vta_mac_muladd_8scud_U150/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp55_reg_11786_reg.
DSP Report: Generating DSP r_V_4_0_3_9_reg_11291_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register r_V_4_0_3_9_reg_11291_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: register vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U23/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_9_reg_11291_reg.
DSP Report: Generating DSP tmp56_reg_11791_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_s_reg_9351_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_s_reg_9351_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: register tmp56_reg_11791_reg is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: operator vta_mac_muladd_8scud_U151/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: operator vta_mac_muladd_8scud_U151/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp56_reg_11791_reg.
DSP Report: Generating DSP tmp54_reg_12306_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp54_reg_12306_reg is absorbed into DSP tmp54_reg_12306_reg.
DSP Report: operator tmp54_fu_6181_p2 is absorbed into DSP tmp54_reg_12306_reg.
DSP Report: Generating DSP tmp58_reg_12311_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_11_reg_9361_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_3_11_reg_9361_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register r_V_4_0_3_10_reg_11766_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: register tmp58_reg_12311_reg is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: operator vta_mac_muladd_8scud_U231/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: operator vta_mac_muladd_8scud_U231/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp58_reg_12311_reg.
DSP Report: Generating DSP r_V_4_0_3_13_reg_11296_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register r_V_4_0_3_13_reg_11296_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: register vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U24/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_3_13_reg_11296_reg.
DSP Report: Generating DSP tmp60_reg_11796_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_14_reg_9376_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_14_reg_9376_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: register tmp60_reg_11796_reg is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: operator vta_mac_muladd_8scud_U152/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: operator vta_mac_muladd_8scud_U152/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp60_reg_11796_reg.
DSP Report: Generating DSP tmp59_reg_12316_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_12_reg_9366_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_3_12_reg_9366_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: register tmp59_reg_12316_reg is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U232/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U232/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp59_reg_12316_reg.
DSP Report: Generating DSP tmp67_reg_11816_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_6_reg_9416_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_6_reg_9416_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register r_V_4_0_4_5_reg_11311_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: register tmp67_reg_11816_reg is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: operator vta_mac_muladd_8scud_U155/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: operator vta_mac_muladd_8scud_U155/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp67_reg_11816_reg.
DSP Report: Generating DSP tmp66_reg_11811_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_4_reg_9406_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_4_reg_9406_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register r_V_4_0_4_3_reg_11306_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: register tmp66_reg_11811_reg is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: operator vta_mac_muladd_8scud_U154/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: operator vta_mac_muladd_8scud_U154/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp66_reg_11811_reg.
DSP Report: Generating DSP tmp70_reg_11821_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_8_reg_9426_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_8_reg_9426_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register r_V_4_0_4_7_reg_11316_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: register tmp70_reg_11821_reg is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: operator vta_mac_muladd_8scud_U156/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: operator vta_mac_muladd_8scud_U156/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp70_reg_11821_reg.
DSP Report: Generating DSP r_V_4_0_4_9_reg_11321_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register r_V_4_0_4_9_reg_11321_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: register vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U29/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_9_reg_11321_reg.
DSP Report: Generating DSP tmp71_reg_11826_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_s_reg_9436_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_s_reg_9436_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: register tmp71_reg_11826_reg is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: operator vta_mac_muladd_8scud_U157/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: operator vta_mac_muladd_8scud_U157/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp71_reg_11826_reg.
DSP Report: Generating DSP tmp69_reg_12331_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp69_reg_12331_reg is absorbed into DSP tmp69_reg_12331_reg.
DSP Report: operator tmp69_fu_6222_p2 is absorbed into DSP tmp69_reg_12331_reg.
DSP Report: Generating DSP tmp73_reg_12336_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_11_reg_9446_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_4_11_reg_9446_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register r_V_4_0_4_10_reg_11801_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: register tmp73_reg_12336_reg is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: operator vta_mac_muladd_8scud_U233/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: operator vta_mac_muladd_8scud_U233/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp73_reg_12336_reg.
DSP Report: Generating DSP r_V_4_0_4_13_reg_11326_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register r_V_4_0_4_13_reg_11326_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: register vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U30/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_4_13_reg_11326_reg.
DSP Report: Generating DSP tmp75_reg_11831_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_14_reg_9461_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_14_reg_9461_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: register tmp75_reg_11831_reg is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: operator vta_mac_muladd_8scud_U158/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: operator vta_mac_muladd_8scud_U158/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp75_reg_11831_reg.
DSP Report: Generating DSP tmp74_reg_12341_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_12_reg_9451_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_4_12_reg_9451_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: register tmp74_reg_12341_reg is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U234/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U234/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp74_reg_12341_reg.
DSP Report: Generating DSP tmp82_reg_11851_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_6_reg_9501_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_6_reg_9501_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register r_V_4_0_5_5_reg_11341_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: register tmp82_reg_11851_reg is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: operator vta_mac_muladd_8scud_U161/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: operator vta_mac_muladd_8scud_U161/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp82_reg_11851_reg.
DSP Report: Generating DSP tmp81_reg_11846_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_4_reg_9491_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_4_reg_9491_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register r_V_4_0_5_3_reg_11336_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: register tmp81_reg_11846_reg is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: operator vta_mac_muladd_8scud_U160/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: operator vta_mac_muladd_8scud_U160/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp81_reg_11846_reg.
DSP Report: Generating DSP tmp85_reg_11856_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_8_reg_9511_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_8_reg_9511_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register r_V_4_0_5_7_reg_11346_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: register tmp85_reg_11856_reg is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: operator vta_mac_muladd_8scud_U162/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: operator vta_mac_muladd_8scud_U162/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp85_reg_11856_reg.
DSP Report: Generating DSP r_V_4_0_5_9_reg_11351_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register r_V_4_0_5_9_reg_11351_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: register vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U35/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_9_reg_11351_reg.
DSP Report: Generating DSP tmp86_reg_11861_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_s_reg_9521_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_s_reg_9521_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: register tmp86_reg_11861_reg is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: operator vta_mac_muladd_8scud_U163/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: operator vta_mac_muladd_8scud_U163/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp86_reg_11861_reg.
DSP Report: Generating DSP tmp84_reg_12356_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp84_reg_12356_reg is absorbed into DSP tmp84_reg_12356_reg.
DSP Report: operator tmp84_fu_6263_p2 is absorbed into DSP tmp84_reg_12356_reg.
DSP Report: Generating DSP tmp88_reg_12361_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_11_reg_9531_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_5_11_reg_9531_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register r_V_4_0_5_10_reg_11836_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: register tmp88_reg_12361_reg is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: operator vta_mac_muladd_8scud_U235/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: operator vta_mac_muladd_8scud_U235/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp88_reg_12361_reg.
DSP Report: Generating DSP r_V_4_0_5_13_reg_11356_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register r_V_4_0_5_13_reg_11356_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: register vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U36/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_5_13_reg_11356_reg.
DSP Report: Generating DSP tmp90_reg_11866_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_14_reg_9546_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_14_reg_9546_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: register tmp90_reg_11866_reg is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: operator vta_mac_muladd_8scud_U164/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: operator vta_mac_muladd_8scud_U164/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp90_reg_11866_reg.
DSP Report: Generating DSP tmp89_reg_12366_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_12_reg_9536_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_5_12_reg_9536_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: register tmp89_reg_12366_reg is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U236/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U236/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp89_reg_12366_reg.
DSP Report: Generating DSP tmp93_reg_10761_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_91_reg_9556_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register p_Result_4_0_6_reg_9551_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: register tmp93_reg_10761_reg is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U119/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U119/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp93_reg_10761_reg.
DSP Report: Generating DSP tmp97_reg_11886_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_6_reg_9586_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_6_reg_9586_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register r_V_4_0_6_5_reg_11371_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: register tmp97_reg_11886_reg is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: operator vta_mac_muladd_8scud_U167/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: operator vta_mac_muladd_8scud_U167/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp97_reg_11886_reg.
DSP Report: Generating DSP tmp96_reg_11881_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_4_reg_9576_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_4_reg_9576_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register r_V_4_0_6_3_reg_11366_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: register tmp96_reg_11881_reg is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: operator vta_mac_muladd_8scud_U166/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: operator vta_mac_muladd_8scud_U166/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp96_reg_11881_reg.
DSP Report: Generating DSP tmp100_reg_11891_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_8_reg_9596_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_8_reg_9596_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register r_V_4_0_6_7_reg_11376_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: register tmp100_reg_11891_reg is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: operator vta_mac_muladd_8scud_U168/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: operator vta_mac_muladd_8scud_U168/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp100_reg_11891_reg.
DSP Report: Generating DSP r_V_4_0_6_9_reg_11381_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register r_V_4_0_6_9_reg_11381_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: register vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U41/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_9_reg_11381_reg.
DSP Report: Generating DSP tmp101_reg_11896_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_s_reg_9606_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_s_reg_9606_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: register tmp101_reg_11896_reg is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: operator vta_mac_muladd_8scud_U169/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: operator vta_mac_muladd_8scud_U169/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp101_reg_11896_reg.
DSP Report: Generating DSP tmp99_reg_12381_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp99_reg_12381_reg is absorbed into DSP tmp99_reg_12381_reg.
DSP Report: operator tmp99_fu_6304_p2 is absorbed into DSP tmp99_reg_12381_reg.
DSP Report: Generating DSP tmp103_reg_12386_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_11_reg_9616_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_6_11_reg_9616_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register r_V_4_0_6_10_reg_11871_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: register tmp103_reg_12386_reg is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: operator vta_mac_muladd_8scud_U237/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: operator vta_mac_muladd_8scud_U237/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp103_reg_12386_reg.
DSP Report: Generating DSP r_V_4_0_6_13_reg_11386_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register r_V_4_0_6_13_reg_11386_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: register vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U42/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_6_13_reg_11386_reg.
DSP Report: Generating DSP tmp105_reg_11901_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_14_reg_9631_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_14_reg_9631_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: register tmp105_reg_11901_reg is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: operator vta_mac_muladd_8scud_U170/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: operator vta_mac_muladd_8scud_U170/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp105_reg_11901_reg.
DSP Report: Generating DSP tmp104_reg_12391_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_12_reg_9621_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_6_12_reg_9621_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: register tmp104_reg_12391_reg is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U238/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U238/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp104_reg_12391_reg.
DSP Report: Generating DSP tmp108_reg_10796_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_106_reg_9641_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register p_Result_4_0_7_reg_9636_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: register tmp108_reg_10796_reg is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U120/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U120/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp108_reg_10796_reg.
DSP Report: Generating DSP tmp112_reg_11921_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_6_reg_9671_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_6_reg_9671_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register r_V_4_0_7_5_reg_11401_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: register tmp112_reg_11921_reg is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: operator vta_mac_muladd_8scud_U173/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: operator vta_mac_muladd_8scud_U173/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp112_reg_11921_reg.
DSP Report: Generating DSP tmp111_reg_11916_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_4_reg_9661_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_4_reg_9661_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register r_V_4_0_7_3_reg_11396_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: register tmp111_reg_11916_reg is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: operator vta_mac_muladd_8scud_U172/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: operator vta_mac_muladd_8scud_U172/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp111_reg_11916_reg.
DSP Report: Generating DSP tmp115_reg_11926_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_8_reg_9681_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_8_reg_9681_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register r_V_4_0_7_7_reg_11406_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: register tmp115_reg_11926_reg is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: operator vta_mac_muladd_8scud_U174/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: operator vta_mac_muladd_8scud_U174/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp115_reg_11926_reg.
DSP Report: Generating DSP r_V_4_0_7_9_reg_11411_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register r_V_4_0_7_9_reg_11411_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: register vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U47/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_9_reg_11411_reg.
DSP Report: Generating DSP tmp116_reg_11931_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_s_reg_9691_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_s_reg_9691_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: register tmp116_reg_11931_reg is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: operator vta_mac_muladd_8scud_U175/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: operator vta_mac_muladd_8scud_U175/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp116_reg_11931_reg.
DSP Report: Generating DSP tmp114_reg_12406_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp114_reg_12406_reg is absorbed into DSP tmp114_reg_12406_reg.
DSP Report: operator tmp114_fu_6345_p2 is absorbed into DSP tmp114_reg_12406_reg.
DSP Report: Generating DSP tmp118_reg_12411_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_11_reg_9701_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_7_11_reg_9701_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register r_V_4_0_7_10_reg_11906_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: register tmp118_reg_12411_reg is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: operator vta_mac_muladd_8scud_U239/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: operator vta_mac_muladd_8scud_U239/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp118_reg_12411_reg.
DSP Report: Generating DSP r_V_4_0_7_13_reg_11416_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register r_V_4_0_7_13_reg_11416_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: register vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U48/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_7_13_reg_11416_reg.
DSP Report: Generating DSP tmp120_reg_11936_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_14_reg_9716_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_14_reg_9716_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: register tmp120_reg_11936_reg is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: operator vta_mac_muladd_8scud_U176/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: operator vta_mac_muladd_8scud_U176/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp120_reg_11936_reg.
DSP Report: Generating DSP tmp119_reg_12416_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_12_reg_9706_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_7_12_reg_9706_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: register tmp119_reg_12416_reg is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U240/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U240/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp119_reg_12416_reg.
DSP Report: Generating DSP tmp127_reg_11956_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_6_reg_9756_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_6_reg_9756_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register r_V_4_0_8_5_reg_11431_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: register tmp127_reg_11956_reg is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: operator vta_mac_muladd_8scud_U179/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: operator vta_mac_muladd_8scud_U179/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp127_reg_11956_reg.
DSP Report: Generating DSP tmp126_reg_11951_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_4_reg_9746_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_4_reg_9746_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register r_V_4_0_8_3_reg_11426_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: register tmp126_reg_11951_reg is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: operator vta_mac_muladd_8scud_U178/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: operator vta_mac_muladd_8scud_U178/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp126_reg_11951_reg.
DSP Report: Generating DSP tmp130_reg_11961_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_8_reg_9766_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_8_reg_9766_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register r_V_4_0_8_7_reg_11436_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: register tmp130_reg_11961_reg is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: operator vta_mac_muladd_8scud_U180/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: operator vta_mac_muladd_8scud_U180/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp130_reg_11961_reg.
DSP Report: Generating DSP r_V_4_0_8_9_reg_11441_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register r_V_4_0_8_9_reg_11441_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: register vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U53/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_9_reg_11441_reg.
DSP Report: Generating DSP tmp131_reg_11966_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_s_reg_9776_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_s_reg_9776_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: register tmp131_reg_11966_reg is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: operator vta_mac_muladd_8scud_U181/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: operator vta_mac_muladd_8scud_U181/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp131_reg_11966_reg.
DSP Report: Generating DSP tmp129_reg_12431_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp129_reg_12431_reg is absorbed into DSP tmp129_reg_12431_reg.
DSP Report: operator tmp129_fu_6386_p2 is absorbed into DSP tmp129_reg_12431_reg.
DSP Report: Generating DSP tmp133_reg_12436_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_11_reg_9786_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_8_11_reg_9786_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register r_V_4_0_8_10_reg_11941_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: register tmp133_reg_12436_reg is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: operator vta_mac_muladd_8scud_U241/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: operator vta_mac_muladd_8scud_U241/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp133_reg_12436_reg.
DSP Report: Generating DSP r_V_4_0_8_13_reg_11446_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register r_V_4_0_8_13_reg_11446_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: register vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U54/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_8_13_reg_11446_reg.
DSP Report: Generating DSP tmp135_reg_11971_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_14_reg_9801_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_14_reg_9801_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: register tmp135_reg_11971_reg is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: operator vta_mac_muladd_8scud_U182/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: operator vta_mac_muladd_8scud_U182/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp135_reg_11971_reg.
DSP Report: Generating DSP tmp134_reg_12441_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_12_reg_9791_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_8_12_reg_9791_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: register tmp134_reg_12441_reg is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U242/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U242/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp134_reg_12441_reg.
DSP Report: Generating DSP tmp138_reg_10866_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_136_reg_9811_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register p_Result_4_0_9_reg_9806_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: register tmp138_reg_10866_reg is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U122/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U122/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp138_reg_10866_reg.
DSP Report: Generating DSP tmp139_reg_11981_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_2_reg_9821_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_2_reg_9821_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register r_V_4_0_9_1_reg_11451_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: register tmp139_reg_11981_reg is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: operator vta_mac_muladd_8scud_U183/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: operator vta_mac_muladd_8scud_U183/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp139_reg_11981_reg.
DSP Report: Generating DSP tmp141_reg_11986_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_4_reg_9831_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_4_reg_9831_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register r_V_4_0_9_3_reg_11456_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: register tmp141_reg_11986_reg is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: operator vta_mac_muladd_8scud_U184/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: operator vta_mac_muladd_8scud_U184/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp141_reg_11986_reg.
DSP Report: Generating DSP r_V_4_0_9_5_reg_11461_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register r_V_4_0_9_5_reg_11461_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: register vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U57/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_5_reg_11461_reg.
DSP Report: Generating DSP tmp142_reg_11991_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_6_reg_9841_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_6_reg_9841_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: register tmp142_reg_11991_reg is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: operator vta_mac_muladd_8scud_U185/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: operator vta_mac_muladd_8scud_U185/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp142_reg_11991_reg.
DSP Report: Generating DSP tmp140_reg_12451_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp140_reg_12451_reg is absorbed into DSP tmp140_reg_12451_reg.
DSP Report: operator tmp140_fu_6415_p2 is absorbed into DSP tmp140_reg_12451_reg.
DSP Report: Generating DSP tmp145_reg_11996_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_8_reg_9851_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_8_reg_9851_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register r_V_4_0_9_7_reg_11466_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: register tmp145_reg_11996_reg is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: operator vta_mac_muladd_8scud_U186/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: operator vta_mac_muladd_8scud_U186/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp145_reg_11996_reg.
DSP Report: Generating DSP r_V_4_0_9_9_reg_11471_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register r_V_4_0_9_9_reg_11471_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: register vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U59/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_9_reg_11471_reg.
DSP Report: Generating DSP tmp146_reg_12001_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_s_reg_9861_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_s_reg_9861_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: register tmp146_reg_12001_reg is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: operator vta_mac_muladd_8scud_U187/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: operator vta_mac_muladd_8scud_U187/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp146_reg_12001_reg.
DSP Report: Generating DSP tmp144_reg_12456_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp144_reg_12456_reg is absorbed into DSP tmp144_reg_12456_reg.
DSP Report: operator tmp144_fu_6427_p2 is absorbed into DSP tmp144_reg_12456_reg.
DSP Report: Generating DSP tmp148_reg_12461_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_11_reg_9871_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_9_11_reg_9871_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register r_V_4_0_9_10_reg_11976_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: register tmp148_reg_12461_reg is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: operator vta_mac_muladd_8scud_U243/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: operator vta_mac_muladd_8scud_U243/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp148_reg_12461_reg.
DSP Report: Generating DSP r_V_4_0_9_13_reg_11476_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register r_V_4_0_9_13_reg_11476_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: register vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U60/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_9_13_reg_11476_reg.
DSP Report: Generating DSP tmp150_reg_12006_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_9_14_reg_9886_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_14_reg_9886_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: register tmp150_reg_12006_reg is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: operator vta_mac_muladd_8scud_U188/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: operator vta_mac_muladd_8scud_U188/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp150_reg_12006_reg.
DSP Report: Generating DSP tmp149_reg_12466_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_9_12_reg_9876_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_9_12_reg_9876_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: register tmp149_reg_12466_reg is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U244/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U244/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp149_reg_12466_reg.
DSP Report: Generating DSP tmp153_reg_10901_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_151_reg_9896_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register p_Result_4_0_s_reg_9891_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: register tmp153_reg_10901_reg is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U123/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U123/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp153_reg_10901_reg.
DSP Report: Generating DSP tmp154_reg_12016_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_2_reg_9906_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_2_reg_9906_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register r_V_4_0_10_1_reg_11481_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: register tmp154_reg_12016_reg is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: operator vta_mac_muladd_8scud_U189/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: operator vta_mac_muladd_8scud_U189/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp154_reg_12016_reg.
DSP Report: Generating DSP tmp156_reg_12021_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_4_reg_9916_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_4_reg_9916_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register r_V_4_0_10_3_reg_11486_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: register tmp156_reg_12021_reg is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: operator vta_mac_muladd_8scud_U190/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: operator vta_mac_muladd_8scud_U190/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp156_reg_12021_reg.
DSP Report: Generating DSP r_V_4_0_10_5_reg_11491_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register r_V_4_0_10_5_reg_11491_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: register vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U63/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_5_reg_11491_reg.
DSP Report: Generating DSP tmp157_reg_12026_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_6_reg_9926_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_6_reg_9926_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: register tmp157_reg_12026_reg is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: operator vta_mac_muladd_8scud_U191/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: operator vta_mac_muladd_8scud_U191/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp157_reg_12026_reg.
DSP Report: Generating DSP tmp155_reg_12476_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp155_reg_12476_reg is absorbed into DSP tmp155_reg_12476_reg.
DSP Report: operator tmp155_fu_6456_p2 is absorbed into DSP tmp155_reg_12476_reg.
DSP Report: Generating DSP tmp160_reg_12031_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_8_reg_9936_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_8_reg_9936_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register r_V_4_0_10_7_reg_11496_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: register tmp160_reg_12031_reg is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: operator vta_mac_muladd_8scud_U192/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: operator vta_mac_muladd_8scud_U192/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp160_reg_12031_reg.
DSP Report: Generating DSP r_V_4_0_10_9_reg_11501_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register r_V_4_0_10_9_reg_11501_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: register vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U65/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_9_reg_11501_reg.
DSP Report: Generating DSP tmp161_reg_12036_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_s_reg_9946_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_s_reg_9946_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: register tmp161_reg_12036_reg is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: operator vta_mac_muladd_8scud_U193/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: operator vta_mac_muladd_8scud_U193/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp161_reg_12036_reg.
DSP Report: Generating DSP tmp159_reg_12481_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp159_reg_12481_reg is absorbed into DSP tmp159_reg_12481_reg.
DSP Report: operator tmp159_fu_6468_p2 is absorbed into DSP tmp159_reg_12481_reg.
DSP Report: Generating DSP r_V_4_0_10_10_reg_12011_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register r_V_4_0_10_10_reg_12011_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: register vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U107/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_10_reg_12011_reg.
DSP Report: Generating DSP tmp163_reg_12486_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_11_reg_9956_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_10_11_reg_9956_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: register tmp163_reg_12486_reg is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: operator vta_mac_muladd_8scud_U245/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: operator vta_mac_muladd_8scud_U245/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp163_reg_12486_reg.
DSP Report: Generating DSP r_V_4_0_10_13_reg_11506_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register r_V_4_0_10_13_reg_11506_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: register vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U66/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_10_13_reg_11506_reg.
DSP Report: Generating DSP tmp165_reg_12041_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_10_14_reg_9971_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_14_reg_9971_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: register tmp165_reg_12041_reg is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: operator vta_mac_muladd_8scud_U194/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: operator vta_mac_muladd_8scud_U194/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp165_reg_12041_reg.
DSP Report: Generating DSP tmp164_reg_12491_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_10_12_reg_9961_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_10_12_reg_9961_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: register tmp164_reg_12491_reg is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U246/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U246/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp164_reg_12491_reg.
DSP Report: Generating DSP tmp162_fu_6938_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp162_fu_6938_p2 is absorbed into DSP tmp162_fu_6938_p2.
DSP Report: Generating DSP tmp168_reg_10936_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_166_reg_9981_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register p_Result_4_0_10_reg_9976_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: register tmp168_reg_10936_reg is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U124/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U124/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp168_reg_10936_reg.
DSP Report: Generating DSP tmp169_reg_12051_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_2_reg_9991_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_2_reg_9991_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register r_V_4_0_11_1_reg_11511_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: register tmp169_reg_12051_reg is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: operator vta_mac_muladd_8scud_U195/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: operator vta_mac_muladd_8scud_U195/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp169_reg_12051_reg.
DSP Report: Generating DSP tmp171_reg_12056_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_4_reg_10001_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_4_reg_10001_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register r_V_4_0_11_3_reg_11516_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: register tmp171_reg_12056_reg is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: operator vta_mac_muladd_8scud_U196/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: operator vta_mac_muladd_8scud_U196/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp171_reg_12056_reg.
DSP Report: Generating DSP r_V_4_0_11_5_reg_11521_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register r_V_4_0_11_5_reg_11521_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: register vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U69/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_5_reg_11521_reg.
DSP Report: Generating DSP tmp172_reg_12061_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_6_reg_10011_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_6_reg_10011_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: register tmp172_reg_12061_reg is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: operator vta_mac_muladd_8scud_U197/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: operator vta_mac_muladd_8scud_U197/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp172_reg_12061_reg.
DSP Report: Generating DSP tmp170_reg_12501_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp170_reg_12501_reg is absorbed into DSP tmp170_reg_12501_reg.
DSP Report: operator tmp170_fu_6497_p2 is absorbed into DSP tmp170_reg_12501_reg.
DSP Report: Generating DSP tmp175_reg_12066_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_8_reg_10021_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_8_reg_10021_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register r_V_4_0_11_7_reg_11526_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: register tmp175_reg_12066_reg is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: operator vta_mac_muladd_8scud_U198/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: operator vta_mac_muladd_8scud_U198/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp175_reg_12066_reg.
DSP Report: Generating DSP r_V_4_0_11_9_reg_11531_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register r_V_4_0_11_9_reg_11531_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: register vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U71/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_9_reg_11531_reg.
DSP Report: Generating DSP tmp176_reg_12071_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_s_reg_10031_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_s_reg_10031_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: register tmp176_reg_12071_reg is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: operator vta_mac_muladd_8scud_U199/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: operator vta_mac_muladd_8scud_U199/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp176_reg_12071_reg.
DSP Report: Generating DSP tmp174_reg_12506_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp174_reg_12506_reg is absorbed into DSP tmp174_reg_12506_reg.
DSP Report: operator tmp174_fu_6509_p2 is absorbed into DSP tmp174_reg_12506_reg.
DSP Report: Generating DSP r_V_4_0_11_10_reg_12046_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register r_V_4_0_11_10_reg_12046_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: register vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U108/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_10_reg_12046_reg.
DSP Report: Generating DSP tmp178_reg_12511_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_11_reg_10041_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_11_11_reg_10041_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: register tmp178_reg_12511_reg is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: operator vta_mac_muladd_8scud_U247/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: operator vta_mac_muladd_8scud_U247/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp178_reg_12511_reg.
DSP Report: Generating DSP r_V_4_0_11_13_reg_11536_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register r_V_4_0_11_13_reg_11536_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: register vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U72/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_11_13_reg_11536_reg.
DSP Report: Generating DSP tmp180_reg_12076_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_11_14_reg_10056_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_14_reg_10056_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: register tmp180_reg_12076_reg is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: operator vta_mac_muladd_8scud_U200/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: operator vta_mac_muladd_8scud_U200/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp180_reg_12076_reg.
DSP Report: Generating DSP tmp179_reg_12516_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_11_12_reg_10046_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_11_12_reg_10046_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: register tmp179_reg_12516_reg is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U248/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U248/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp179_reg_12516_reg.
DSP Report: Generating DSP tmp177_fu_6963_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp177_fu_6963_p2 is absorbed into DSP tmp177_fu_6963_p2.
DSP Report: Generating DSP tmp183_reg_10971_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_181_reg_10066_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register p_Result_4_0_11_reg_10061_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: register tmp183_reg_10971_reg is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U125/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U125/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp183_reg_10971_reg.
DSP Report: Generating DSP tmp184_reg_12086_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_2_reg_10076_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_2_reg_10076_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register r_V_4_0_12_1_reg_11541_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: register tmp184_reg_12086_reg is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: operator vta_mac_muladd_8scud_U201/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: operator vta_mac_muladd_8scud_U201/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp184_reg_12086_reg.
DSP Report: Generating DSP tmp186_reg_12091_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_4_reg_10086_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_4_reg_10086_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register r_V_4_0_12_3_reg_11546_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: register tmp186_reg_12091_reg is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: operator vta_mac_muladd_8scud_U202/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: operator vta_mac_muladd_8scud_U202/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp186_reg_12091_reg.
DSP Report: Generating DSP r_V_4_0_12_5_reg_11551_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register r_V_4_0_12_5_reg_11551_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: register vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U75/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_5_reg_11551_reg.
DSP Report: Generating DSP tmp187_reg_12096_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_6_reg_10096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_6_reg_10096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: register tmp187_reg_12096_reg is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: operator vta_mac_muladd_8scud_U203/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: operator vta_mac_muladd_8scud_U203/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp187_reg_12096_reg.
DSP Report: Generating DSP tmp185_reg_12526_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp185_reg_12526_reg is absorbed into DSP tmp185_reg_12526_reg.
DSP Report: operator tmp185_fu_6538_p2 is absorbed into DSP tmp185_reg_12526_reg.
DSP Report: Generating DSP tmp190_reg_12101_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_8_reg_10106_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_8_reg_10106_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register r_V_4_0_12_7_reg_11556_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: register tmp190_reg_12101_reg is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: operator vta_mac_muladd_8scud_U204/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: operator vta_mac_muladd_8scud_U204/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp190_reg_12101_reg.
DSP Report: Generating DSP r_V_4_0_12_9_reg_11561_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register r_V_4_0_12_9_reg_11561_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: register vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U77/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_9_reg_11561_reg.
DSP Report: Generating DSP tmp191_reg_12106_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_s_reg_10116_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_s_reg_10116_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: register tmp191_reg_12106_reg is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: operator vta_mac_muladd_8scud_U205/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: operator vta_mac_muladd_8scud_U205/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp191_reg_12106_reg.
DSP Report: Generating DSP tmp189_reg_12531_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp189_reg_12531_reg is absorbed into DSP tmp189_reg_12531_reg.
DSP Report: operator tmp189_fu_6550_p2 is absorbed into DSP tmp189_reg_12531_reg.
DSP Report: Generating DSP r_V_4_0_12_10_reg_12081_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register r_V_4_0_12_10_reg_12081_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: register vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U109/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_10_reg_12081_reg.
DSP Report: Generating DSP tmp193_reg_12536_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_11_reg_10126_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_12_11_reg_10126_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: register tmp193_reg_12536_reg is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: operator vta_mac_muladd_8scud_U249/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: operator vta_mac_muladd_8scud_U249/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp193_reg_12536_reg.
DSP Report: Generating DSP r_V_4_0_12_13_reg_11566_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register r_V_4_0_12_13_reg_11566_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: register vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U78/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_12_13_reg_11566_reg.
DSP Report: Generating DSP tmp195_reg_12111_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_12_14_reg_10141_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_14_reg_10141_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: register tmp195_reg_12111_reg is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: operator vta_mac_muladd_8scud_U206/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: operator vta_mac_muladd_8scud_U206/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp195_reg_12111_reg.
DSP Report: Generating DSP tmp194_reg_12541_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_12_12_reg_10131_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_12_12_reg_10131_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: register tmp194_reg_12541_reg is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U250/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U250/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp194_reg_12541_reg.
DSP Report: Generating DSP tmp192_fu_6988_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp192_fu_6988_p2 is absorbed into DSP tmp192_fu_6988_p2.
DSP Report: Generating DSP tmp198_reg_11006_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_196_reg_10151_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register p_Result_4_0_12_reg_10146_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: register tmp198_reg_11006_reg is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U126/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U126/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp198_reg_11006_reg.
DSP Report: Generating DSP tmp199_reg_12121_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_2_reg_10161_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_2_reg_10161_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register r_V_4_0_13_1_reg_11571_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: register tmp199_reg_12121_reg is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: operator vta_mac_muladd_8scud_U207/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: operator vta_mac_muladd_8scud_U207/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp199_reg_12121_reg.
DSP Report: Generating DSP tmp201_reg_12126_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_4_reg_10171_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_4_reg_10171_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register r_V_4_0_13_3_reg_11576_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: register tmp201_reg_12126_reg is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: operator vta_mac_muladd_8scud_U208/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: operator vta_mac_muladd_8scud_U208/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp201_reg_12126_reg.
DSP Report: Generating DSP r_V_4_0_13_5_reg_11581_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register r_V_4_0_13_5_reg_11581_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: register vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U81/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_5_reg_11581_reg.
DSP Report: Generating DSP tmp202_reg_12131_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_6_reg_10181_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_6_reg_10181_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: register tmp202_reg_12131_reg is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: operator vta_mac_muladd_8scud_U209/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: operator vta_mac_muladd_8scud_U209/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp202_reg_12131_reg.
DSP Report: Generating DSP tmp200_reg_12551_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp200_reg_12551_reg is absorbed into DSP tmp200_reg_12551_reg.
DSP Report: operator tmp200_fu_6579_p2 is absorbed into DSP tmp200_reg_12551_reg.
DSP Report: Generating DSP tmp205_reg_12136_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_8_reg_10191_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_8_reg_10191_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register r_V_4_0_13_7_reg_11586_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: register tmp205_reg_12136_reg is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: operator vta_mac_muladd_8scud_U210/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: operator vta_mac_muladd_8scud_U210/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp205_reg_12136_reg.
DSP Report: Generating DSP r_V_4_0_13_9_reg_11591_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register r_V_4_0_13_9_reg_11591_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: register vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U83/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_9_reg_11591_reg.
DSP Report: Generating DSP tmp206_reg_12141_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_s_reg_10201_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_s_reg_10201_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: register tmp206_reg_12141_reg is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: operator vta_mac_muladd_8scud_U211/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: operator vta_mac_muladd_8scud_U211/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp206_reg_12141_reg.
DSP Report: Generating DSP tmp204_reg_12556_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp204_reg_12556_reg is absorbed into DSP tmp204_reg_12556_reg.
DSP Report: operator tmp204_fu_6591_p2 is absorbed into DSP tmp204_reg_12556_reg.
DSP Report: Generating DSP r_V_4_0_13_10_reg_12116_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register r_V_4_0_13_10_reg_12116_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: register vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U110/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_10_reg_12116_reg.
DSP Report: Generating DSP tmp208_reg_12561_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_11_reg_10211_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_13_11_reg_10211_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: register tmp208_reg_12561_reg is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: operator vta_mac_muladd_8scud_U251/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: operator vta_mac_muladd_8scud_U251/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp208_reg_12561_reg.
DSP Report: Generating DSP r_V_4_0_13_13_reg_11596_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register r_V_4_0_13_13_reg_11596_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: register vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U84/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_13_13_reg_11596_reg.
DSP Report: Generating DSP tmp210_reg_12146_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_13_14_reg_10226_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_14_reg_10226_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: register tmp210_reg_12146_reg is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: operator vta_mac_muladd_8scud_U212/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: operator vta_mac_muladd_8scud_U212/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp210_reg_12146_reg.
DSP Report: Generating DSP tmp209_reg_12566_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_13_12_reg_10216_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_13_12_reg_10216_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: register tmp209_reg_12566_reg is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U252/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U252/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp209_reg_12566_reg.
DSP Report: Generating DSP tmp207_fu_7013_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp207_fu_7013_p2 is absorbed into DSP tmp207_fu_7013_p2.
DSP Report: Generating DSP tmp213_reg_11041_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_211_reg_10236_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register p_Result_4_0_13_reg_10231_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: register tmp213_reg_11041_reg is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U127/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U127/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp213_reg_11041_reg.
DSP Report: Generating DSP tmp214_reg_12156_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_2_reg_10246_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_2_reg_10246_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register r_V_4_0_14_1_reg_11601_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: register tmp214_reg_12156_reg is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: operator vta_mac_muladd_8scud_U213/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: operator vta_mac_muladd_8scud_U213/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp214_reg_12156_reg.
DSP Report: Generating DSP tmp216_reg_12161_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_4_reg_10256_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_4_reg_10256_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register r_V_4_0_14_3_reg_11606_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: register tmp216_reg_12161_reg is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: operator vta_mac_muladd_8scud_U214/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: operator vta_mac_muladd_8scud_U214/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp216_reg_12161_reg.
DSP Report: Generating DSP r_V_4_0_14_5_reg_11611_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register r_V_4_0_14_5_reg_11611_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: register vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U87/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_5_reg_11611_reg.
DSP Report: Generating DSP tmp217_reg_12166_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_6_reg_10266_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_6_reg_10266_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: register tmp217_reg_12166_reg is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: operator vta_mac_muladd_8scud_U215/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: operator vta_mac_muladd_8scud_U215/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp217_reg_12166_reg.
DSP Report: Generating DSP tmp215_reg_12576_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp215_reg_12576_reg is absorbed into DSP tmp215_reg_12576_reg.
DSP Report: operator tmp215_fu_6620_p2 is absorbed into DSP tmp215_reg_12576_reg.
DSP Report: Generating DSP tmp220_reg_12171_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_8_reg_10276_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_8_reg_10276_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register r_V_4_0_14_7_reg_11616_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: register tmp220_reg_12171_reg is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: operator vta_mac_muladd_8scud_U216/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: operator vta_mac_muladd_8scud_U216/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp220_reg_12171_reg.
DSP Report: Generating DSP r_V_4_0_14_9_reg_11621_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register r_V_4_0_14_9_reg_11621_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: register vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U89/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_9_reg_11621_reg.
DSP Report: Generating DSP tmp221_reg_12176_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_s_reg_10286_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_s_reg_10286_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: register tmp221_reg_12176_reg is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: operator vta_mac_muladd_8scud_U217/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: operator vta_mac_muladd_8scud_U217/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp221_reg_12176_reg.
DSP Report: Generating DSP tmp219_reg_12581_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp219_reg_12581_reg is absorbed into DSP tmp219_reg_12581_reg.
DSP Report: operator tmp219_fu_6632_p2 is absorbed into DSP tmp219_reg_12581_reg.
DSP Report: Generating DSP r_V_4_0_14_10_reg_12151_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register r_V_4_0_14_10_reg_12151_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: register vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U111/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_10_reg_12151_reg.
DSP Report: Generating DSP tmp223_reg_12586_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_11_reg_10296_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_14_11_reg_10296_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: register tmp223_reg_12586_reg is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: operator vta_mac_muladd_8scud_U253/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: operator vta_mac_muladd_8scud_U253/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp223_reg_12586_reg.
DSP Report: Generating DSP r_V_4_0_14_13_reg_11626_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register r_V_4_0_14_13_reg_11626_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: register vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U90/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_14_13_reg_11626_reg.
DSP Report: Generating DSP tmp225_reg_12181_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_14_14_reg_10311_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_14_reg_10311_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: register tmp225_reg_12181_reg is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: operator vta_mac_muladd_8scud_U218/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: operator vta_mac_muladd_8scud_U218/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp225_reg_12181_reg.
DSP Report: Generating DSP tmp224_reg_12591_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_14_12_reg_10301_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_14_12_reg_10301_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: register tmp224_reg_12591_reg is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U254/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U254/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp224_reg_12591_reg.
DSP Report: Generating DSP tmp222_fu_7038_p2, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator tmp222_fu_7038_p2 is absorbed into DSP tmp222_fu_7038_p2.
DSP Report: Generating DSP tmp228_reg_11076_reg, operation Mode is (post resource management): (C'+A2*B2)'.
DSP Report: register tmp_226_reg_10321_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register p_Result_4_0_14_reg_10316_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register tmp_29_reg_8966_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: register tmp228_reg_11076_reg is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U128/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U128/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp228_reg_11076_reg.
DSP Report: Generating DSP tmp229_reg_12191_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_2_reg_10331_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_2_reg_10331_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register r_V_4_0_15_1_reg_11631_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_2_reg_8986_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: register tmp229_reg_12191_reg is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: operator vta_mac_muladd_8scud_U219/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: operator vta_mac_muladd_8scud_U219/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp229_reg_12191_reg.
DSP Report: Generating DSP tmp231_reg_12196_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_4_reg_10341_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_4_reg_10341_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register r_V_4_0_15_3_reg_11636_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_4_reg_9006_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: register tmp231_reg_12196_reg is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: operator vta_mac_muladd_8scud_U220/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: operator vta_mac_muladd_8scud_U220/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp231_reg_12196_reg.
DSP Report: Generating DSP r_V_4_0_15_5_reg_11641_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register r_V_4_0_15_5_reg_11641_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: register vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U93/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_5_reg_11641_reg.
DSP Report: Generating DSP tmp232_reg_12201_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_6_reg_10351_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_6_reg_10351_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_6_reg_9026_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: register tmp232_reg_12201_reg is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: operator vta_mac_muladd_8scud_U221/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: operator vta_mac_muladd_8scud_U221/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp232_reg_12201_reg.
DSP Report: Generating DSP tmp230_reg_12601_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp230_reg_12601_reg is absorbed into DSP tmp230_reg_12601_reg.
DSP Report: operator tmp230_fu_6661_p2 is absorbed into DSP tmp230_reg_12601_reg.
DSP Report: Generating DSP tmp235_reg_12206_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_8_reg_10361_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_8_reg_10361_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register r_V_4_0_15_7_reg_11646_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_8_reg_9046_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: register tmp235_reg_12206_reg is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: operator vta_mac_muladd_8scud_U222/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: operator vta_mac_muladd_8scud_U222/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp235_reg_12206_reg.
DSP Report: Generating DSP r_V_4_0_15_9_reg_11651_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register r_V_4_0_15_9_reg_11651_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: register vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U95/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_9_reg_11651_reg.
DSP Report: Generating DSP tmp236_reg_12211_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_s_reg_10371_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_s_reg_10371_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_s_reg_9066_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: register tmp236_reg_12211_reg is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: operator vta_mac_muladd_8scud_U223/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: operator vta_mac_muladd_8scud_U223/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp236_reg_12211_reg.
DSP Report: Generating DSP tmp234_reg_12606_reg, operation Mode is (post resource management): (PCIN+A:B)'.
DSP Report: register tmp234_reg_12606_reg is absorbed into DSP tmp234_reg_12606_reg.
DSP Report: operator tmp234_fu_6673_p2 is absorbed into DSP tmp234_reg_12606_reg.
DSP Report: Generating DSP tmp238_reg_12611_reg, operation Mode is (post resource management): (C'+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_11_reg_10381_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_15_11_reg_10381_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register r_V_4_0_15_10_reg_12186_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_11_reg_9086_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: register tmp238_reg_12611_reg is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: operator vta_mac_muladd_8scud_U255/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: operator vta_mac_muladd_8scud_U255/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp238_reg_12611_reg.
DSP Report: Generating DSP r_V_4_0_15_13_reg_11656_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/b_reg0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/a_reg0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register r_V_4_0_15_13_reg_11656_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: register vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/buff0_reg is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: operator vta_mul_8s_8s_16_3_U96/vta_mul_8s_8s_16_3_Mul3S_0_U/tmp_product is absorbed into DSP r_V_4_0_15_13_reg_11656_reg.
DSP Report: Generating DSP tmp240_reg_12216_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter5_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_15_14_reg_10396_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_14_reg_10396_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_14_reg_9116_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: register tmp240_reg_12216_reg is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: operator vta_mac_muladd_8scud_U224/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: operator vta_mac_muladd_8scud_U224/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp240_reg_12216_reg.
DSP Report: Generating DSP tmp239_reg_12616_reg, operation Mode is (post resource management): (PCIN+A''*B'')'.
DSP Report: register ap_reg_pp5_iter6_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_15_12_reg_10386_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_6_0_15_12_reg_10386_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register ap_reg_pp5_iter7_p_Result_5_0_0_12_reg_9096_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: register tmp239_reg_12616_reg is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U256/vta_mac_muladd_8sdEe_DSP48_2_U/p is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: operator vta_mac_muladd_8sdEe_U256/vta_mac_muladd_8sdEe_DSP48_2_U/m is absorbed into DSP tmp239_reg_12616_reg.
DSP Report: Generating DSP tmp3_reg_10551_reg, operation Mode is (post resource management): (C'+A2*B)'.
DSP Report: register tmp_30_reg_8971_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: register tmp_26_reg_8961_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: register tmp3_reg_10551_reg is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U113/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U113/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp3_reg_10551_reg.
DSP Report: Generating DSP tmp4_reg_11666_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_0_2_reg_8991_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_0_2_reg_8991_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: register r_V_4_0_0_1_reg_11181_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: register tmp4_reg_11666_reg is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: operator vta_mac_muladd_8scud_U129/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: operator vta_mac_muladd_8scud_U129/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp4_reg_11666_reg.
DSP Report: Generating DSP tmp18_reg_10586_reg, operation Mode is (post resource management): (C'+A2*B)'.
DSP Report: register tmp_32_reg_9131_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: register p_Result_4_0_1_reg_9126_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: register tmp18_reg_10586_reg is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U114/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U114/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp18_reg_10586_reg.
DSP Report: Generating DSP tmp19_reg_11701_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_1_2_reg_9141_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_1_2_reg_9141_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: register r_V_4_0_1_1_reg_11211_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: register tmp19_reg_11701_reg is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: operator vta_mac_muladd_8scud_U135/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: operator vta_mac_muladd_8scud_U135/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp19_reg_11701_reg.
DSP Report: Generating DSP tmp34_reg_11736_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_2_2_reg_9226_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_2_2_reg_9226_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: register r_V_4_0_2_1_reg_11241_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: register tmp34_reg_11736_reg is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: operator vta_mac_muladd_8scud_U141/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: operator vta_mac_muladd_8scud_U141/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp34_reg_11736_reg.
DSP Report: Generating DSP tmp49_reg_11771_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_3_2_reg_9311_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_3_2_reg_9311_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: register r_V_4_0_3_1_reg_11271_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: register tmp49_reg_11771_reg is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: operator vta_mac_muladd_8scud_U147/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: operator vta_mac_muladd_8scud_U147/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp49_reg_11771_reg.
DSP Report: Generating DSP tmp63_reg_10691_reg, operation Mode is (post resource management): (C'+A2*B)'.
DSP Report: register tmp_61_reg_9386_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: register p_Result_4_0_4_reg_9381_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: register tmp63_reg_10691_reg is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U117/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U117/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp63_reg_10691_reg.
DSP Report: Generating DSP tmp64_reg_11806_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_4_2_reg_9396_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_4_2_reg_9396_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: register r_V_4_0_4_1_reg_11301_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: register tmp64_reg_11806_reg is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: operator vta_mac_muladd_8scud_U153/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: operator vta_mac_muladd_8scud_U153/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp64_reg_11806_reg.
DSP Report: Generating DSP tmp78_reg_10726_reg, operation Mode is (post resource management): (C'+A2*B)'.
DSP Report: register tmp_76_reg_9471_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: register p_Result_4_0_5_reg_9466_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: register tmp78_reg_10726_reg is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U118/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U118/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp78_reg_10726_reg.
DSP Report: Generating DSP tmp79_reg_11841_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_5_2_reg_9481_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_5_2_reg_9481_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: register r_V_4_0_5_1_reg_11331_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: register tmp79_reg_11841_reg is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: operator vta_mac_muladd_8scud_U159/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: operator vta_mac_muladd_8scud_U159/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp79_reg_11841_reg.
DSP Report: Generating DSP tmp94_reg_11876_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_6_2_reg_9566_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_6_2_reg_9566_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: register r_V_4_0_6_1_reg_11361_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: register tmp94_reg_11876_reg is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: operator vta_mac_muladd_8scud_U165/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: operator vta_mac_muladd_8scud_U165/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp94_reg_11876_reg.
DSP Report: Generating DSP tmp109_reg_11911_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_7_2_reg_9651_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_7_2_reg_9651_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: register r_V_4_0_7_1_reg_11391_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: register tmp109_reg_11911_reg is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: operator vta_mac_muladd_8scud_U171/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: operator vta_mac_muladd_8scud_U171/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp109_reg_11911_reg.
DSP Report: Generating DSP tmp123_reg_10831_reg, operation Mode is (post resource management): (C'+A2*B)'.
DSP Report: register tmp_121_reg_9726_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: register p_Result_4_0_8_reg_9721_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: register tmp123_reg_10831_reg is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U121/vta_mac_muladd_8sbkb_DSP48_0_U/p is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: operator vta_mac_muladd_8sbkb_U121/vta_mac_muladd_8sbkb_DSP48_0_U/m is absorbed into DSP tmp123_reg_10831_reg.
DSP Report: Generating DSP tmp124_reg_11946_reg, operation Mode is (post resource management): (C'+A''*B)'.
DSP Report: register ap_reg_pp5_iter5_p_Result_6_0_8_2_reg_9736_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: register ap_reg_pp5_iter6_p_Result_6_0_8_2_reg_9736_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: register r_V_4_0_8_1_reg_11421_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: register tmp124_reg_11946_reg is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: operator vta_mac_muladd_8scud_U177/vta_mac_muladd_8scud_DSP48_1_U/p is absorbed into DSP tmp124_reg_11946_reg.
DSP Report: operator vta_mac_muladd_8scud_U177/vta_mac_muladd_8scud_DSP48_1_U/m is absorbed into DSP tmp124_reg_11946_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|vta_inp_mem_0_V_ram:                          | ram_reg    | 2 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 7      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wgt_mem_0_V_ram:                          | ram_reg    | 1 K x 128(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_acc_mem_0_V_ram:                          | ram_reg    | 2 K x 512(WRITE_FIRST) | W | R | 2 K x 512(READ_FIRST)  | W |   | Port A and B     | 1      | 28     | 
|vta_uop_mem_ram:                              | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|vta_wide_port_m_axi_buffer:                   | mem_reg    | 256 x 576(READ_FIRST)  | W |   | 256 x 576(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 
|vta_wide_port_m_axi_buffer__parameterized0:   | mem_reg    | 256 x 515(READ_FIRST)  | W |   | 256 x 515(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|vta_narrow_port_m_axi_buffer__parameterized0: | mem_reg    | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|vta_uop_port_m_axi_buffer__parameterized0:    | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|vta_ins_port_m_axi_buffer__parameterized0:    | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B2)'     | 8      | 8      | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A:B)'     | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | (PCIN+A''*B'')' | 8      | 8      | -      | -      | 17     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|vta                        | PCIN+A:B        | 30     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vta                        | (C'+A2*B)'      | 8      | 8      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta                        | (C'+A2*B)'      | 8      | 8      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta                        | (C'+A2*B)'      | 8      | 8      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta                        | (C'+A2*B)'      | 8      | 8      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|vta                        | (C'+A2*B)'      | 8      | 8      | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|vta_mul_8s_8s_16_3_Mul3S_0 | (A2*B2)'        | 8      | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|vta                        | (PCIN+A''*B)'   | 8      | 8      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vta__GB0      |           1|     35048|
|2     |vta__GB1      |           1|      9553|
|3     |vta__GB2      |           1|     15479|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:57 ; elapsed = 00:04:37 . Memory (MB): peak = 1778.461 ; gain = 674.621 ; free physical = 291 ; free virtual = 7885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:21 ; elapsed = 00:05:10 . Memory (MB): peak = 1841.320 ; gain = 737.480 ; free physical = 105 ; free virtual = 7504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |vta__GB2      |           1|     15479|
|2     |vta_GT0       |           1|      6048|
|3     |vta_GT1       |           1|      1296|
|4     |vta_GT2       |           1|      1320|
|5     |vta_GT3       |           1|     28593|
|6     |vta_GT4       |           1|      4320|
|7     |vta_GT5       |           1|      2160|
|8     |vta_GT6       |           1|       432|
|9     |vta_GT7       |           1|       432|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_wide_port_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_narrow_port_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_uop_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/vta_ins_port_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_1_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_15_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_13_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_11_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_9_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_7_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_5_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_3_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_0_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_2_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_4_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_6_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_8_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_10_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_12_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/wgt_mem_14_V_U/vta_wgt_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/inp_mem_0_V_U/vta_inp_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/acc_mem_0_V_U/vta_acc_mem_0_V_ram_U/ram_reg_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:50 ; elapsed = 00:06:52 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 103 ; free virtual = 6597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:54 ; elapsed = 00:07:05 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 134 ; free virtual = 6535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:54 ; elapsed = 00:07:05 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 132 ; free virtual = 6535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:02 ; elapsed = 00:07:14 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 133 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:02 ; elapsed = 00:07:15 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 132 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:04 ; elapsed = 00:07:18 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 121 ; free virtual = 6556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:04 ; elapsed = 00:07:18 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 121 ; free virtual = 6556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vta         | ap_reg_pp5_iter10_acc_mem_0_V_addr_2_reg_8870_reg[10] | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp18_reg_10586_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp138_reg_10866_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp153_reg_10901_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp168_reg_10936_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp183_reg_10971_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp198_reg_11006_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp213_reg_11041_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp228_reg_11076_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp123_reg_10831_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp93_reg_10761_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp63_reg_10691_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp33_reg_10621_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp3_reg_10551_reg[31]               | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp48_reg_10656_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp78_reg_10726_reg[31]              | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|vta         | ap_reg_pp5_iter7_tmp108_reg_10796_reg[31]             | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1610|
|2     |DSP48E1_1  |   165|
|3     |DSP48E1_2  |     6|
|4     |DSP48E1_3  |    24|
|5     |DSP48E1_4  |    16|
|6     |DSP48E1_7  |     9|
|7     |LUT1       |   424|
|8     |LUT2       |  3901|
|9     |LUT3       |  3194|
|10    |LUT4       |  3238|
|11    |LUT5       |   598|
|12    |LUT6       |  2209|
|13    |RAMB18E1   |     1|
|14    |RAMB18E1_1 |     1|
|15    |RAMB18E1_2 |     2|
|16    |RAMB36E1   |     7|
|17    |RAMB36E1_1 |    64|
|18    |RAMB36E1_2 |    28|
|19    |RAMB36E1_3 |     4|
|20    |RAMB36E1_4 |    18|
|21    |SRL16E     |   760|
|22    |FDRE       | 16711|
|23    |FDSE       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------------------+------+
|      |Instance                           |Module                                          |Cells |
+------+-----------------------------------+------------------------------------------------+------+
|1     |top                                |                                                | 33007|
|2     |  inst                             |vta                                             | 33007|
|3     |    acc_mem_0_V_U                  |vta_acc_mem_0_V                                 |   548|
|4     |      vta_acc_mem_0_V_ram_U        |vta_acc_mem_0_V_ram                             |   548|
|5     |    inp_mem_0_V_U                  |vta_inp_mem_0_V                                 |     9|
|6     |      vta_inp_mem_0_V_ram_U        |vta_inp_mem_0_V_ram                             |     9|
|7     |    uop_mem_U                      |vta_uop_mem                                     |    68|
|8     |      vta_uop_mem_ram_U            |vta_uop_mem_ram                                 |    68|
|9     |    vta_CONTROL_BUS_s_axi_U        |vta_CONTROL_BUS_s_axi                           |   670|
|10    |    vta_ins_port_m_axi_U           |vta_ins_port_m_axi                              |  1367|
|11    |      bus_read                     |vta_ins_port_m_axi_read                         |  1367|
|12    |        buff_rdata                 |vta_ins_port_m_axi_buffer__parameterized0       |   257|
|13    |        fifo_rctl                  |vta_ins_port_m_axi_fifo__parameterized1         |    48|
|14    |        fifo_rreq                  |vta_ins_port_m_axi_fifo__parameterized0         |   213|
|15    |        rs_rdata                   |vta_ins_port_m_axi_reg_slice__parameterized0    |   202|
|16    |        rs_rreq                    |vta_ins_port_m_axi_reg_slice                    |   193|
|17    |    vta_mul_8s_8s_16_3_U1          |vta_mul_8s_8s_16_3                              |   141|
|18    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_254                  |   141|
|19    |    vta_mul_8s_8s_16_3_U10         |vta_mul_8s_8s_16_3_0                            |   141|
|20    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_253                  |   141|
|21    |    vta_mul_8s_8s_16_3_U100        |vta_mul_8s_8s_16_3_1                            |   141|
|22    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_252                  |   141|
|23    |    vta_mul_8s_8s_16_3_U101        |vta_mul_8s_8s_16_3_2                            |   141|
|24    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_251                  |   141|
|25    |    vta_mul_8s_8s_16_3_U102        |vta_mul_8s_8s_16_3_3                            |   141|
|26    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_250                  |   141|
|27    |    vta_mul_8s_8s_16_3_U103        |vta_mul_8s_8s_16_3_4                            |   141|
|28    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_249                  |   141|
|29    |    vta_mul_8s_8s_16_3_U104        |vta_mul_8s_8s_16_3_5                            |   141|
|30    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_248                  |   141|
|31    |    vta_mul_8s_8s_16_3_U105        |vta_mul_8s_8s_16_3_6                            |   141|
|32    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_247                  |   141|
|33    |    vta_mul_8s_8s_16_3_U106        |vta_mul_8s_8s_16_3_7                            |   141|
|34    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_246                  |   141|
|35    |    vta_mul_8s_8s_16_3_U107        |vta_mul_8s_8s_16_3_8                            |     0|
|36    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_245                  |     0|
|37    |    vta_mul_8s_8s_16_3_U108        |vta_mul_8s_8s_16_3_9                            |     0|
|38    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_244                  |     0|
|39    |    vta_mul_8s_8s_16_3_U109        |vta_mul_8s_8s_16_3_10                           |     0|
|40    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_243                  |     0|
|41    |    vta_mul_8s_8s_16_3_U11         |vta_mul_8s_8s_16_3_11                           |     0|
|42    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_242                  |     0|
|43    |    vta_mul_8s_8s_16_3_U110        |vta_mul_8s_8s_16_3_12                           |     0|
|44    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_241                  |     0|
|45    |    vta_mul_8s_8s_16_3_U111        |vta_mul_8s_8s_16_3_13                           |     0|
|46    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_240                  |     0|
|47    |    vta_mul_8s_8s_16_3_U112        |vta_mul_8s_8s_16_3_14                           |   141|
|48    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_239                  |   141|
|49    |    vta_mul_8s_8s_16_3_U12         |vta_mul_8s_8s_16_3_15                           |     0|
|50    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_238                  |     0|
|51    |    vta_mul_8s_8s_16_3_U13         |vta_mul_8s_8s_16_3_16                           |   141|
|52    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_237                  |   141|
|53    |    vta_mul_8s_8s_16_3_U14         |vta_mul_8s_8s_16_3_17                           |   141|
|54    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_236                  |   141|
|55    |    vta_mul_8s_8s_16_3_U15         |vta_mul_8s_8s_16_3_18                           |   141|
|56    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_235                  |   141|
|57    |    vta_mul_8s_8s_16_3_U16         |vta_mul_8s_8s_16_3_19                           |   141|
|58    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_234                  |   141|
|59    |    vta_mul_8s_8s_16_3_U17         |vta_mul_8s_8s_16_3_20                           |     0|
|60    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_233                  |     0|
|61    |    vta_mul_8s_8s_16_3_U18         |vta_mul_8s_8s_16_3_21                           |     0|
|62    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_232                  |     0|
|63    |    vta_mul_8s_8s_16_3_U19         |vta_mul_8s_8s_16_3_22                           |   141|
|64    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_231                  |   141|
|65    |    vta_mul_8s_8s_16_3_U2          |vta_mul_8s_8s_16_3_23                           |   141|
|66    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_230                  |   141|
|67    |    vta_mul_8s_8s_16_3_U20         |vta_mul_8s_8s_16_3_24                           |   141|
|68    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_229                  |   141|
|69    |    vta_mul_8s_8s_16_3_U21         |vta_mul_8s_8s_16_3_25                           |   141|
|70    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_228                  |   141|
|71    |    vta_mul_8s_8s_16_3_U22         |vta_mul_8s_8s_16_3_26                           |   141|
|72    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_227                  |   141|
|73    |    vta_mul_8s_8s_16_3_U23         |vta_mul_8s_8s_16_3_27                           |     0|
|74    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_226                  |     0|
|75    |    vta_mul_8s_8s_16_3_U24         |vta_mul_8s_8s_16_3_28                           |     0|
|76    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_225                  |     0|
|77    |    vta_mul_8s_8s_16_3_U25         |vta_mul_8s_8s_16_3_29                           |   141|
|78    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_224                  |   141|
|79    |    vta_mul_8s_8s_16_3_U26         |vta_mul_8s_8s_16_3_30                           |   141|
|80    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_223                  |   141|
|81    |    vta_mul_8s_8s_16_3_U27         |vta_mul_8s_8s_16_3_31                           |   141|
|82    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_222                  |   141|
|83    |    vta_mul_8s_8s_16_3_U28         |vta_mul_8s_8s_16_3_32                           |   141|
|84    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_221                  |   141|
|85    |    vta_mul_8s_8s_16_3_U29         |vta_mul_8s_8s_16_3_33                           |     0|
|86    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_220                  |     0|
|87    |    vta_mul_8s_8s_16_3_U3          |vta_mul_8s_8s_16_3_34                           |     0|
|88    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_219                  |     0|
|89    |    vta_mul_8s_8s_16_3_U30         |vta_mul_8s_8s_16_3_35                           |     0|
|90    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_218                  |     0|
|91    |    vta_mul_8s_8s_16_3_U31         |vta_mul_8s_8s_16_3_36                           |   141|
|92    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_217                  |   141|
|93    |    vta_mul_8s_8s_16_3_U32         |vta_mul_8s_8s_16_3_37                           |   141|
|94    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_216                  |   141|
|95    |    vta_mul_8s_8s_16_3_U33         |vta_mul_8s_8s_16_3_38                           |   141|
|96    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_215                  |   141|
|97    |    vta_mul_8s_8s_16_3_U34         |vta_mul_8s_8s_16_3_39                           |   141|
|98    |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_214                  |   141|
|99    |    vta_mul_8s_8s_16_3_U35         |vta_mul_8s_8s_16_3_40                           |     0|
|100   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_213                  |     0|
|101   |    vta_mul_8s_8s_16_3_U36         |vta_mul_8s_8s_16_3_41                           |     0|
|102   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_212                  |     0|
|103   |    vta_mul_8s_8s_16_3_U37         |vta_mul_8s_8s_16_3_42                           |   141|
|104   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_211                  |   141|
|105   |    vta_mul_8s_8s_16_3_U38         |vta_mul_8s_8s_16_3_43                           |   141|
|106   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_210                  |   141|
|107   |    vta_mul_8s_8s_16_3_U39         |vta_mul_8s_8s_16_3_44                           |   141|
|108   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_209                  |   141|
|109   |    vta_mul_8s_8s_16_3_U4          |vta_mul_8s_8s_16_3_45                           |   141|
|110   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_208                  |   141|
|111   |    vta_mul_8s_8s_16_3_U40         |vta_mul_8s_8s_16_3_46                           |   141|
|112   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_207                  |   141|
|113   |    vta_mul_8s_8s_16_3_U41         |vta_mul_8s_8s_16_3_47                           |     0|
|114   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_206                  |     0|
|115   |    vta_mul_8s_8s_16_3_U42         |vta_mul_8s_8s_16_3_48                           |     0|
|116   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_205                  |     0|
|117   |    vta_mul_8s_8s_16_3_U43         |vta_mul_8s_8s_16_3_49                           |   141|
|118   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_204                  |   141|
|119   |    vta_mul_8s_8s_16_3_U44         |vta_mul_8s_8s_16_3_50                           |   141|
|120   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_203                  |   141|
|121   |    vta_mul_8s_8s_16_3_U45         |vta_mul_8s_8s_16_3_51                           |   141|
|122   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_202                  |   141|
|123   |    vta_mul_8s_8s_16_3_U46         |vta_mul_8s_8s_16_3_52                           |   141|
|124   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_201                  |   141|
|125   |    vta_mul_8s_8s_16_3_U47         |vta_mul_8s_8s_16_3_53                           |     0|
|126   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_200                  |     0|
|127   |    vta_mul_8s_8s_16_3_U48         |vta_mul_8s_8s_16_3_54                           |     0|
|128   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_199                  |     0|
|129   |    vta_mul_8s_8s_16_3_U49         |vta_mul_8s_8s_16_3_55                           |   141|
|130   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_198                  |   141|
|131   |    vta_mul_8s_8s_16_3_U5          |vta_mul_8s_8s_16_3_56                           |     0|
|132   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_197                  |     0|
|133   |    vta_mul_8s_8s_16_3_U50         |vta_mul_8s_8s_16_3_57                           |   141|
|134   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_196                  |   141|
|135   |    vta_mul_8s_8s_16_3_U51         |vta_mul_8s_8s_16_3_58                           |   141|
|136   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_195                  |   141|
|137   |    vta_mul_8s_8s_16_3_U52         |vta_mul_8s_8s_16_3_59                           |   141|
|138   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_194                  |   141|
|139   |    vta_mul_8s_8s_16_3_U53         |vta_mul_8s_8s_16_3_60                           |     0|
|140   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_193                  |     0|
|141   |    vta_mul_8s_8s_16_3_U54         |vta_mul_8s_8s_16_3_61                           |     0|
|142   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_192                  |     0|
|143   |    vta_mul_8s_8s_16_3_U55         |vta_mul_8s_8s_16_3_62                           |   141|
|144   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_191                  |   141|
|145   |    vta_mul_8s_8s_16_3_U56         |vta_mul_8s_8s_16_3_63                           |   141|
|146   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_190                  |   141|
|147   |    vta_mul_8s_8s_16_3_U57         |vta_mul_8s_8s_16_3_64                           |     0|
|148   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_189                  |     0|
|149   |    vta_mul_8s_8s_16_3_U58         |vta_mul_8s_8s_16_3_65                           |   141|
|150   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_188                  |   141|
|151   |    vta_mul_8s_8s_16_3_U59         |vta_mul_8s_8s_16_3_66                           |     0|
|152   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_187                  |     0|
|153   |    vta_mul_8s_8s_16_3_U6          |vta_mul_8s_8s_16_3_67                           |     0|
|154   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_186                  |     0|
|155   |    vta_mul_8s_8s_16_3_U60         |vta_mul_8s_8s_16_3_68                           |     0|
|156   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_185                  |     0|
|157   |    vta_mul_8s_8s_16_3_U61         |vta_mul_8s_8s_16_3_69                           |   141|
|158   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_184                  |   141|
|159   |    vta_mul_8s_8s_16_3_U62         |vta_mul_8s_8s_16_3_70                           |   141|
|160   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_183                  |   141|
|161   |    vta_mul_8s_8s_16_3_U63         |vta_mul_8s_8s_16_3_71                           |     0|
|162   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_182                  |     0|
|163   |    vta_mul_8s_8s_16_3_U64         |vta_mul_8s_8s_16_3_72                           |   141|
|164   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_181                  |   141|
|165   |    vta_mul_8s_8s_16_3_U65         |vta_mul_8s_8s_16_3_73                           |     0|
|166   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_180                  |     0|
|167   |    vta_mul_8s_8s_16_3_U66         |vta_mul_8s_8s_16_3_74                           |     0|
|168   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_179                  |     0|
|169   |    vta_mul_8s_8s_16_3_U67         |vta_mul_8s_8s_16_3_75                           |   141|
|170   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_178                  |   141|
|171   |    vta_mul_8s_8s_16_3_U68         |vta_mul_8s_8s_16_3_76                           |   141|
|172   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_177                  |   141|
|173   |    vta_mul_8s_8s_16_3_U69         |vta_mul_8s_8s_16_3_77                           |     0|
|174   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_176                  |     0|
|175   |    vta_mul_8s_8s_16_3_U7          |vta_mul_8s_8s_16_3_78                           |   141|
|176   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_175                  |   141|
|177   |    vta_mul_8s_8s_16_3_U70         |vta_mul_8s_8s_16_3_79                           |   141|
|178   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_174                  |   141|
|179   |    vta_mul_8s_8s_16_3_U71         |vta_mul_8s_8s_16_3_80                           |     0|
|180   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_173                  |     0|
|181   |    vta_mul_8s_8s_16_3_U72         |vta_mul_8s_8s_16_3_81                           |     0|
|182   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_172                  |     0|
|183   |    vta_mul_8s_8s_16_3_U73         |vta_mul_8s_8s_16_3_82                           |   141|
|184   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_171                  |   141|
|185   |    vta_mul_8s_8s_16_3_U74         |vta_mul_8s_8s_16_3_83                           |   141|
|186   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_170                  |   141|
|187   |    vta_mul_8s_8s_16_3_U75         |vta_mul_8s_8s_16_3_84                           |     0|
|188   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_169                  |     0|
|189   |    vta_mul_8s_8s_16_3_U76         |vta_mul_8s_8s_16_3_85                           |   141|
|190   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_168                  |   141|
|191   |    vta_mul_8s_8s_16_3_U77         |vta_mul_8s_8s_16_3_86                           |     0|
|192   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_167                  |     0|
|193   |    vta_mul_8s_8s_16_3_U78         |vta_mul_8s_8s_16_3_87                           |     0|
|194   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_166                  |     0|
|195   |    vta_mul_8s_8s_16_3_U79         |vta_mul_8s_8s_16_3_88                           |   141|
|196   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_165                  |   141|
|197   |    vta_mul_8s_8s_16_3_U8          |vta_mul_8s_8s_16_3_89                           |   141|
|198   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_164                  |   141|
|199   |    vta_mul_8s_8s_16_3_U80         |vta_mul_8s_8s_16_3_90                           |   141|
|200   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_163                  |   141|
|201   |    vta_mul_8s_8s_16_3_U81         |vta_mul_8s_8s_16_3_91                           |     0|
|202   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_162                  |     0|
|203   |    vta_mul_8s_8s_16_3_U82         |vta_mul_8s_8s_16_3_92                           |   141|
|204   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_161                  |   141|
|205   |    vta_mul_8s_8s_16_3_U83         |vta_mul_8s_8s_16_3_93                           |     0|
|206   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_160                  |     0|
|207   |    vta_mul_8s_8s_16_3_U84         |vta_mul_8s_8s_16_3_94                           |     0|
|208   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_159                  |     0|
|209   |    vta_mul_8s_8s_16_3_U85         |vta_mul_8s_8s_16_3_95                           |   141|
|210   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_158                  |   141|
|211   |    vta_mul_8s_8s_16_3_U86         |vta_mul_8s_8s_16_3_96                           |   141|
|212   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_157                  |   141|
|213   |    vta_mul_8s_8s_16_3_U87         |vta_mul_8s_8s_16_3_97                           |     0|
|214   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_156                  |     0|
|215   |    vta_mul_8s_8s_16_3_U88         |vta_mul_8s_8s_16_3_98                           |   141|
|216   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_155                  |   141|
|217   |    vta_mul_8s_8s_16_3_U89         |vta_mul_8s_8s_16_3_99                           |     0|
|218   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_154                  |     0|
|219   |    vta_mul_8s_8s_16_3_U9          |vta_mul_8s_8s_16_3_100                          |   141|
|220   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_153                  |   141|
|221   |    vta_mul_8s_8s_16_3_U90         |vta_mul_8s_8s_16_3_101                          |     0|
|222   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_152                  |     0|
|223   |    vta_mul_8s_8s_16_3_U91         |vta_mul_8s_8s_16_3_102                          |   141|
|224   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_151                  |   141|
|225   |    vta_mul_8s_8s_16_3_U92         |vta_mul_8s_8s_16_3_103                          |   141|
|226   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_150                  |   141|
|227   |    vta_mul_8s_8s_16_3_U93         |vta_mul_8s_8s_16_3_104                          |     0|
|228   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_149                  |     0|
|229   |    vta_mul_8s_8s_16_3_U94         |vta_mul_8s_8s_16_3_105                          |   141|
|230   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_148                  |   141|
|231   |    vta_mul_8s_8s_16_3_U95         |vta_mul_8s_8s_16_3_106                          |     0|
|232   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_147                  |     0|
|233   |    vta_mul_8s_8s_16_3_U96         |vta_mul_8s_8s_16_3_107                          |     0|
|234   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_146                  |     0|
|235   |    vta_mul_8s_8s_16_3_U97         |vta_mul_8s_8s_16_3_108                          |     0|
|236   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_145                  |     0|
|237   |    vta_mul_8s_8s_16_3_U98         |vta_mul_8s_8s_16_3_109                          |   141|
|238   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0_144                  |   141|
|239   |    vta_mul_8s_8s_16_3_U99         |vta_mul_8s_8s_16_3_110                          |   141|
|240   |      vta_mul_8s_8s_16_3_Mul3S_0_U |vta_mul_8s_8s_16_3_Mul3S_0                      |   141|
|241   |    vta_narrow_port_m_axi_U        |vta_narrow_port_m_axi                           |  1780|
|242   |      bus_read                     |vta_narrow_port_m_axi_read                      |  1780|
|243   |        buff_rdata                 |vta_narrow_port_m_axi_buffer__parameterized0    |   459|
|244   |        fifo_rctl                  |vta_narrow_port_m_axi_fifo__parameterized1      |    40|
|245   |        fifo_rreq                  |vta_narrow_port_m_axi_fifo__parameterized0      |   170|
|246   |        rs_rdata                   |vta_narrow_port_m_axi_reg_slice__parameterized0 |   431|
|247   |        rs_rreq                    |vta_narrow_port_m_axi_reg_slice                 |   192|
|248   |    vta_uop_port_m_axi_U           |vta_uop_port_m_axi                              |  1058|
|249   |      bus_read                     |vta_uop_port_m_axi_read                         |  1058|
|250   |        buff_rdata                 |vta_uop_port_m_axi_buffer__parameterized0       |   170|
|251   |        fifo_rctl                  |vta_uop_port_m_axi_fifo__parameterized1         |    48|
|252   |        fifo_rreq                  |vta_uop_port_m_axi_fifo__parameterized0         |   161|
|253   |        rs_rdata                   |vta_uop_port_m_axi_reg_slice__parameterized0    |   118|
|254   |        rs_rreq                    |vta_uop_port_m_axi_reg_slice                    |   143|
|255   |    vta_wide_port_m_axi_U          |vta_wide_port_m_axi                             |  7443|
|256   |      bus_read                     |vta_wide_port_m_axi_read                        |  4346|
|257   |        buff_rdata                 |vta_wide_port_m_axi_buffer__parameterized0      |  1619|
|258   |        fifo_rctl                  |vta_wide_port_m_axi_fifo__parameterized1_141    |    39|
|259   |        fifo_rreq                  |vta_wide_port_m_axi_fifo__parameterized0_142    |   157|
|260   |        rs_rdata                   |vta_wide_port_m_axi_reg_slice__parameterized0   |  1571|
|261   |        rs_rreq                    |vta_wide_port_m_axi_reg_slice_143               |   131|
|262   |      bus_write                    |vta_wide_port_m_axi_write                       |  3074|
|263   |        buff_wdata                 |vta_wide_port_m_axi_buffer                      |  1762|
|264   |        \bus_equal_gen.fifo_burst  |vta_wide_port_m_axi_fifo                        |    33|
|265   |        fifo_resp                  |vta_wide_port_m_axi_fifo__parameterized1        |    76|
|266   |        fifo_resp_to_user          |vta_wide_port_m_axi_fifo__parameterized2        |    19|
|267   |        fifo_wreq                  |vta_wide_port_m_axi_fifo__parameterized0        |   130|
|268   |        rs_wreq                    |vta_wide_port_m_axi_reg_slice                   |   132|
|269   |      wreq_throttl                 |vta_wide_port_m_axi_throttl                     |    23|
|270   |    wgt_mem_0_V_U                  |vta_wgt_mem_0_V                                 |     4|
|271   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_140                         |     4|
|272   |    wgt_mem_10_V_U                 |vta_wgt_mem_0_V_111                             |     4|
|273   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_139                         |     4|
|274   |    wgt_mem_11_V_U                 |vta_wgt_mem_0_V_112                             |     4|
|275   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_138                         |     4|
|276   |    wgt_mem_12_V_U                 |vta_wgt_mem_0_V_113                             |     4|
|277   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_137                         |     4|
|278   |    wgt_mem_13_V_U                 |vta_wgt_mem_0_V_114                             |     4|
|279   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_136                         |     4|
|280   |    wgt_mem_14_V_U                 |vta_wgt_mem_0_V_115                             |     4|
|281   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_135                         |     4|
|282   |    wgt_mem_15_V_U                 |vta_wgt_mem_0_V_116                             |     4|
|283   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_134                         |     4|
|284   |    wgt_mem_1_V_U                  |vta_wgt_mem_0_V_117                             |     4|
|285   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_133                         |     4|
|286   |    wgt_mem_2_V_U                  |vta_wgt_mem_0_V_118                             |     4|
|287   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_132                         |     4|
|288   |    wgt_mem_3_V_U                  |vta_wgt_mem_0_V_119                             |     4|
|289   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_131                         |     4|
|290   |    wgt_mem_4_V_U                  |vta_wgt_mem_0_V_120                             |     4|
|291   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_130                         |     4|
|292   |    wgt_mem_5_V_U                  |vta_wgt_mem_0_V_121                             |     4|
|293   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_129                         |     4|
|294   |    wgt_mem_6_V_U                  |vta_wgt_mem_0_V_122                             |     4|
|295   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_128                         |     4|
|296   |    wgt_mem_7_V_U                  |vta_wgt_mem_0_V_123                             |     4|
|297   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_127                         |     4|
|298   |    wgt_mem_8_V_U                  |vta_wgt_mem_0_V_124                             |     4|
|299   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram_126                         |     4|
|300   |    wgt_mem_9_V_U                  |vta_wgt_mem_0_V_125                             |     4|
|301   |      vta_wgt_mem_0_V_ram_U        |vta_wgt_mem_0_V_ram                             |     4|
+------+-----------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:04 ; elapsed = 00:07:18 . Memory (MB): peak = 1946.625 ; gain = 842.785 ; free physical = 120 ; free virtual = 6556
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5003 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:39 ; elapsed = 00:06:57 . Memory (MB): peak = 1946.625 ; gain = 447.793 ; free physical = 168 ; free virtual = 6621
Synthesis Optimization Complete : Time (s): cpu = 00:05:04 ; elapsed = 00:07:21 . Memory (MB): peak = 1946.633 ; gain = 842.785 ; free physical = 147 ; free virtual = 6622
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1955 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

611 Infos, 356 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:25 ; elapsed = 00:10:20 . Memory (MB): peak = 1946.633 ; gain = 855.379 ; free physical = 158 ; free virtual = 6299
INFO: [Common 17-1381] The checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/vta_vta_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1970.637 ; gain = 24.004 ; free physical = 138 ; free virtual = 6279
write_verilog: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:19 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 118 ; free virtual = 6268
write_verilog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 113 ; free virtual = 6231
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 113 ; free virtual = 6176
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/mohamad/Documents/CSE599/lab1/build/vivado/vta.srcs/sources_1/bd/vta/ip/vta_vta_0_0/vta_vta_0_0.xci
config_ip_cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:29 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 116 ; free virtual = 6178
INFO: [Coretcl 2-1174] Renamed 300 cell refs.
rename_ref: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 132 ; free virtual = 6194
INFO: [Common 17-1381] The checkpoint '/home/mohamad/Documents/CSE599/lab1/build/vivado/vta.runs/vta_vta_0_0_synth_1/vta_vta_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 148 ; free virtual = 6122
report_utilization: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:21 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 122 ; free virtual = 6106
report_utilization: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:21 . Memory (MB): peak = 1970.637 ; gain = 0.000 ; free physical = 120 ; free virtual = 6106
INFO: [Common 17-206] Exiting Vivado at Mon Apr 23 12:16:20 2018...
