<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="icon" href="images/home/lxq-icon.jpg">
<link rel="stylesheet" href="main.css" type="text/css" />
<link rel="stylesheet" href="font-awesome/css/font-awesome.min.css">
<!--- <title>Publication</title> --->
<title>Xingquan Li</title>
<!-- MathJax -->
<script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML' async>
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
	  TeX: { equationNumbers: { autoNumber: "AMS" } }
});
</script>
<!-- End MathJax -->
</head>
<body>
<div id="main-container">
<div id="header-container">
<div id="header">
<div id="header-icon-text-container">
<div id="header-icon-container" >
<a href="index.html"><img src="images/home/lxq-icon.jpg" alt="" style="width: 100%; height: 100%; position: center; padding:0px; margin: 0px;"></a>
</div>
<div id="header-text-container">
<a href="index.html">Xingquan Li</a>
</div>
</div>
<div id="main">
<button class="openbtn" onclick="openNav()">☰</button>
</div>
</div>
</div>
<div id="layout">
<div id="layout-menu-container">
<div id="layout-menu">
<div class="menu-item"><a href="javascript:void(0)" class="closebtn" onclick="closeNav()">×</a></div>
<div class="menu-item"><a href="index.html"|3>Home</a></div>
<div class="menu-category">MENU</div>
<div class="menu-item"><a href="project.html"|3>Project</a></div>
<div class="menu-item"><a href="publication.html" class="current"|3>Publication</a></div>
<div class="menu-item"><a href="course.html"|3>Course</a></div>
<div class="menu-item"><a href="activity.html"|3>Activity</a></div>
<div class="menu-item"><a href="presentation.html"|3>Presentation</a></div>
<div class="menu-item"><a href="software.html"|3>Software</a></div>
<div class="menu-category">LINKS</div>
<div class="menu-item"><a href="http://ieda.oscc.cc/en"|3>iEDA&nbsp;Website</a></div>
<div class="menu-item"><a href="https://github.com/OSCC-Project/iEDA"|3>iEDA&nbsp;Github</a></div>
<div class="menu-item"><a href="http://ysyx.oscc.cc/en"|3>YSYX</a></div>
<div class="menu-item"><a href="http://eda.laais.cn/"|3>EDA&nbsp;Conference</a></div>
<div class="menu-item"><a href="contest.html"|3>EDA&nbsp;Contest</a></div>
<div class="menu-item"><a href="tips.html"|3>Tips</a></div>
</div> <!-- <div id="layout-menu"> -->
</div> <!-- <div id="layout-menu-container"> -->
<div id="layout-content-container">
<div id="layout-content">
<div id="toptitle">
<h1>Publication</h1>
</div>
<p><a href="https://scholar.google.com/citations?user=JNoylQgAAAAJ&amp;hl=en">[Xingquan Li's Google Scholar]</a></p>
<h2>Recent Publications </h2>
<ul>
<li><p>Zhisheng Zeng; Jikang Liu; Zhipeng Huang; Ye Cai; Biwei Xie; Yungang Bao; Xingquan LiNet Resource Allocation: A Desirable Initial Routing Step, in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. <b>(CCF-A)</b></p>
</li>
</ul>
<ul>
<li><p>Weiguo Li; Zhipeng Huang; Bei Yu; Wenxing Zhu; Xingquan LiToward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree，in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. <b>(CCF-A)</b></p>
</li>
</ul>
<ul>
<li><p>Lei Chen, Yiqi Chen, Zhufei Chu, Wenji Fang, Tsung-Yi Ho, Yu Huang, Sadaf Khan, Min Li, Xingquan Li, Yun Liang, Yibo Lin, Jinwei Liu, Yi Liu, Guojie Luo, Zhengyuan Shi, Guangyu Sun, Dimitrios Tsaras, Runsheng Wang, Ziyi Wang, Xinming Wei, Zhiyao Xie, Qiang Xu, Chenhao Xue, Evangeline F. Y. Young, Bei Yu, Mingxuan Yuan, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Hui-Ling Zhen, Ziyang Zheng, Binwu Zhu, Keren Zhu, Sunan Zou: The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models. CoRR abs/2403.07257 (2024)</p>
</li>
</ul>
<ul>
<li><p>Hongxi Wu, Zzhipeng Huang, Xingquan Li, Wwenxing Zhu，&ldquo;<a href="AiTO:">Simultaneous gate sizing and buffer insertion for timing optimization with GNNs and RL.</a>(https:<i></i>www.sciencedirect.com<i>science</i>article<i>abs</i>pii/S0167926024000750)&rdquo; Integration, the VLSI Journal, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, and Xingquan LiParallel AIG Refactoring via Conflict Breaking, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>He Liu, Simin Tao, Zhipeng Huang, Biwei Xie, Xingquan Li and Ge Li, Instance-level Timing Learning and Prediction at Placement using Res-UNet Network, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Yuyao Liang, Zhipeng Luo, Biwei Xie, Xingquan LiPCT-Cap: Point Cloud Transformer for Accurate 3D Capacitance Extraction, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Zonglin Yang, Liwei Ni, Biwei Xie, Xingquan LiEnhancing ASIC Technology Mapping via Parallel Supergate Computing, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Zhipeng Huang, Zengrong Huang, Simin Tao, Shijian Chen, Zhisheng Zeng, Liwei Ni, Chunan Zhuang, Weiguo Li, Xueyan Zhao, He Liu, Biwei Xie, and Xingquan LiAiEDA: An Open-source AI-native EDA Library, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Simin Tao, Shijian Chen, Zhisheng Zeng, Zhipeng Huang, Hongxi Wu, Weiguo Li, Zengrong Huang, Liwei Ni, Xueyan Zhao, He Liu, Shuaiying Long, Ruizhi Liu, Xiaoze Lin, Bo Yang, Fuxing Huang, Zonglin Yang, Yihang Qiu, Zheqing Shao, Jikang Liu, Yuyao Liang, Biwei Xie, Yungang Bao and Bei Yu<a href="iPD:">An Open-source intelligent Physical Design Tool Chain (invited)</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473932), in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Zengrong Huang, Simin Tao, Zhipeng Huang, Chunan Zhuang, Hao Wang, Yifan Li, Yihang Qiu, Guojie Luo, Huawei Li, Haihua Shen, Mingyu Chen, Dongbo Bu, Wenxing Zhu, Ye Cai, Xiaoming Xiong, Ying Jiang, Yi Heng, Peng Zhang, Bei Yu, Biwei XieYungang Bao<a href="iEDA:">An Open-source infrastructure of EDA (invited)</a>((https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473983)), in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Ping Zhang, Pengju Yao, Xingquan Li, Bei Yu, and Wenxing Zhu“<a href="V-GR:">3D Global Routing with Via Minimization and Multi-Strategy Rip-up and Rerouting</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473939)” in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<h2>Journal Papers</h2>
<ul>
<li><p>Xingquan Li, Ziran Zhu and Wenxing Zhu, &ldquo;Discrete relaxation method for triple patterning lithography layout decomposition&rdquo;, IEEE Transactions on Computers, vol. 66, no. 2, pp. 285–298 (2017). (CCF A，SCI) [<a href="http://arxiv.org/abs/1306.2454">PDF</a>]</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li and Wenxing Zhu, &ldquo;Two-Stage Layout Decomposition for Hybrid E-Beam and Triple Patterning Lithography&rdquo;, ACM Transactions on Design Automation of Electronic Systems, vol. 23, no. 1 (2017). (CCF B，SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Jianli Chen and Wenxing Zhu, &ldquo;Discrete Relaxation Method for Contact Layer Decomposition of DSA with Triple Patterning&rdquo;, Integration, the VLSI Journal, vol. 61, no. 1, pp. 77-87 (2018). (CCF C，SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Bei Yu, Jiaojiao Ou, Jianli Chen, David Z. Pan and Wenxing Zhu, &ldquo;Graph Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP&rdquo;, IEEE Transactions on Very Large Scale Integration Systems, vol. 26, no. 11, pp. 2504-2517, (2018). (CCF B，SCI)</p>
</li>
</ul>
<ul>
<li><p>Tingshen Lan, Xingquan Li, Jianli Chen, and Wenxing Zhu, &ldquo;Digital microfluidic biochip routing method considering contamination and washing capacity&rdquo;, BASIC &amp; CLINICAL PHARMACOLOGY &amp; TOXICOLOGY, vol. 124, pp. 61-61, 2018. (SCI)</p>
</li>
</ul>
<ul>
<li><p>Lanlan Kang, Ruey-Shun Chen, Yeh-Cheng Chen, Chung-Chei Wang, Xingguan Li, and Tsu-Yang Wu, &ldquo;Using Cache Optimization Method to Reduce Network Traffic in Communication Systems Based on Cloud Computing&rdquo;, IEEE ACCESS, DOI. 10.1109/ACCESS.2019, 2019. (SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Bei Yu, Jianli Chen, and Wenxing Zhu, &ldquo;DSA Guiding Template Assignment with Multiple Redundant Via and Dummy Via Insertion&rdquo;， Integration, the VLSI Journal, 2019. (CCF C，SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Cong Cao, and Tao Zhang, &ldquo;Block Diagonal Dominance Based Dynamic Programming for Detecting Community&rdquo;, The Journal of Supercomputing, 2019. (SCI)</p>
</li>
</ul>
<ul>
<li><p>Zhipeng Huang, Xiqiong Bai, Tingshen Lan, Xingquan Li, Geng Lin, &ldquo;Unified Contamination-Aware Routing Method Considering Realistic Washing Capacity Constraint in Digital Microfluidic Biochips&rdquo;, IEEE Access vol. 8, pp. 192867–192879, 2020. (SCI) <a href="pdf">pdf</a></p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Bei Yu, Jianli Chen and Wenxing Zhu, &ldquo;DSA guiding template assignment with multiple redundant via and dummy via insertion&rdquo;, Integration, the VLSI Journal, vol. 70, pp. 32–42, 2020. (CCF C，SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Jiangkao Li, Hongxi Wu and Yeh-Cheng Chen, &ldquo;Discrete relaxation method for hybrid e-beam and triple patterning lithography layout decomposition&rdquo;, Journal of Ambient Intelligence and Humanized Computing, pp.1–11, 2021. (CCF C，SCI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Hongxi Wu, &ldquo;Toward graph classification on structure property using adaptive motif based on graph convolutional network&rdquo;, The Journal of Supercomputing, pp.1–11, 2021. (CCF C，SCI)</p>
</li>
</ul>
<ul>
<li><p>Hongxi Wu, Zzhipeng Huang, Xingquan Li, Wwenxing Zhu，&ldquo;<a href="AiTO:">Simultaneous gate sizing and buffer insertion for timing optimization with GNNs and RL.</a>(https:<i></i>www.sciencedirect.com<i>science</i>article<i>abs</i>pii/S0167926024000750)&rdquo; Integration, the VLSI Journal, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Menglin Kong, Ruichen Li, Jia Wang, Xingquan Li, Shengzhong Jin, Wanying Xie, Muzhou Hou, Cong Cao: CFTNet: a robust credit card fraud detection model enhanced by counterfactual data augmentation. Neural Comput. Appl. 36(15): 8607-8623 (2024)</p>
</li>
</ul>
<ul>
<li><p>Weiying Zheng, Menglin Kong, Ruichen Li, Li Xiong, Xingquan Li, Muzhou Hou, Cong Cao: A novel automatic detection and classification algorithm for elderly cognitive impairment using CSVM. Biomed. Signal Process. Control. 93: 106195 (2024)</p>
</li>
</ul>
<ul>
<li><p>Lei Chen, Yiqi Chen, Zhufei Chu, Wenji Fang, Tsung-Yi Ho, Yu Huang, Sadaf Khan, Min Li, Xingquan Li, Yun Liang, Yibo Lin, Jinwei Liu, Yi Liu, Guojie Luo, Zhengyuan Shi, Guangyu Sun, Dimitrios Tsaras, Runsheng Wang, Ziyi Wang, Xinming Wei, Zhiyao Xie, Qiang Xu, Chenhao Xue, Evangeline F. Y. Young, Bei Yu, Mingxuan Yuan, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Hui-Ling Zhen, Ziyang Zheng, Binwu Zhu, Keren Zhu, Sunan Zou: The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models. CoRR abs/2403.07257 (2024)</p>
</li>
</ul>
<h2>Conference Papers</h2>
<ul>
<li><p>Ye Huang, Xinquan Li, Wenxing Zhu and Jianli Chen, &ldquo;Cut Redistribution and DSA Template Assignment for Unidirectional Design,&rdquo; In Proceedings of ASICON (ASICON), 2017. (EI)</p>
</li>
</ul>
<ul>
<li><p>Jianli Chen, Peng Yang, Ye Huang, Xingquan Li, Wenxing Zhu and Yao-Wen Chang, &ldquo;Mixed-Cell-Height Placement with Minimum-Implant-Area Constraints,&rdquo; In Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2018. (CCF B)</p>
</li>
</ul>
<ul>
<li><p>Ziran Zhu, Xingquan Li, Yuhang Chen, Zhipeng Huang, Jianli Chen and Wenxing Zhu, &ldquo;Technology and Region Constraints-Aware Multi-Deck Standard Cell Legalization,&rdquo; In Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2018. (CCF B)</p>
</li>
</ul>
<ul>
<li><p>Hao Geng, Haoyu Yang, Bei Yu, Xingquan Li and Xuan Zeng, &ldquo;Sparse VLSI Layout Feature Extraction: A Dictionary Learning Approach (Invited),&rdquo; In Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2018. (EI)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Bei Yu, Jianli Chen and Wenxing Zhu, &ldquo;A Local Optimal Method on DSA Guiding Template Assignment with RedundantDummy Via Insertion,&rdquo; In Proceedings of IEEEACM Asia and South Pacific Design Automation Conference (ASPDAC), 2019. (CCF C)</p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Jianli Chen, Yuhang Chen, Ziran Zhu, Wenxing Zhu and Yao-Wen Chang, &ldquo;Analytical Mixed-Cell-Height Legalization Considering Average and Maximum Movement Minimization,&rdquo; In Proceedings of ACM International Symposium on Physical Design (ISPD), 2019. (CCF C)</p>
</li>
</ul>
<ul>
<li><p>Jianli Chen, Tingshen Lan, Xingquan Li, Ye Huang, Zhipeng Huang and Wenxing Zhu, &ldquo;Timing-Aware Fill Insertions with Uniformity Constraints,&rdquo; In Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2019. (CCF B)</p>
</li>
</ul>
<ul>
<li><p>Cong Cao, Xingquan Li, Jianli Chen, and Wenxing Zhu, &ldquo;Mask And Template Assignment on DSA-MP With Triple BCP Materials Lithography&rdquo;, China Semiconductor Technology International Conference (CSTIC), 2019. (EI)</p>
</li>
</ul>
<ul>
<li><p>Tingshen Lan, Xingquan Li, Jianli Chen, Jun Yu, Lei He, Shenhua Dong, Wenxing Zhu, Yao-Wen Chang, &ldquo;Timing-Aware Fill Insertions with Design-Rule and Density Constraints&rdquo;, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2019. (CCF B)</p>
</li>
</ul>
<ul>
<li><p>Zhiyuan Yan, Biwei Xie, Xingquan Li, Yugang BaoExploiting Architecture Advances ForSparse Solvers In Circuit Simulation, In Proceedings of the IEEE/ACM Design, Automation and Testin Europe Conference (DATE), 2022. <b>(CCF-B)</b></p>
</li>
</ul>
<ul>
<li><p>Shengkun Wu, Biwei Xie, Xingquan Li, An Adaptive Partition Strategy of Galerkin Boundary Element Method for Capacitance Extraction，In Proceedings of the 28th Asia and SouthPacific Design Automation Conference (ASP-DAC), 2023. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Simin Tao, Zengrong Huang, Shijian Chen, Zhisheng Zeng, Liwei Ni, ZhipengHuang, Chunan Zhuang, Hongxi Wu, Weiguo Li, Xueyan Zhao, He Liu, ShuaiyingLong, Wei He, Bojun Liu, Sifeng Gan, Zihao Yu, Tong Liu, Yuchi Miao, ZhiyuanYan, Hao Wang, Jie Zhao, Yifan Li, Ruizhi Liu, Xiaoze Lin, Bo Yang, Zhen Xue,Zonglin Yang, Zhenggang Wu, Jiangkao Li, Yuezuo Liu, Ming Peng, Yihang Qiu,Wenrui Wu, Zheqing Shao, Kai Mo, Jikang Liu, Yuyao Liang, Mingzhe Zhang, ZhuangMa, Xiang Cong, Daxiang Huang, Guojie Luo, Huawei Li, Haihua Shen, MingyuChen, Dongbo Bu, Wenxing Zhu, Ye Cai, Xiaoming Xiong, Ying Jiang, Yi Heng, PengZhang, Biwei Xie, Yungang Bao. “iEDA:An Open-Source Intelligent Physical Implementation Toolkit andLibrary”, In Proceedings of IEEE International Symposium of EDA (ISEDA), 2023. <b>(Best Paper Award)</b></p>
</li>
</ul>
<ul>
<li><p>He Liu, Shengkun Wu,Simin Tao, Biwei Xie, Xingquan Li, and Ge Li. “Accurate Timing Path Delay Learning using Feature Enhancer withEffective Capacitance”, In Proceedings of IEEEInternational Symposium of EDA (ISEDA), 2023.</p>
</li>
</ul>
<ul>
<li><p>Liwei Ni, Zonglin Yang,Jiaxi Zhang, Changhong Feng, Jianhua Liu, Guojie Luo, Huawei Li, Biwei Xie and Xingquan Li. “MEC: An Open-source Fine-grained Mapping Equivalence Checking Tool for FPGA”, In Proceedings of IEEE International Symposium of EDA (ISEDA), 2023.</p>
</li>
</ul>
<ul>
<li><p>Jie Zhao, Biwei Xie and Xingquan Li. “Weight Uncertainty in Transformer Network for the Traveling Salesman Problem”, In Proceedings of IEEE International Symposium of EDA (ISEDA), 2023.</p>
</li>
</ul>
<ul>
<li><p>Xueyan Zhao, Shijian Chen, Yihang Qiu, Jiangkao Li, Zhipeng HuangBiweiXie, Xingquan Liand Yungang Bao, <a href="iPL-3D:">A Novel BilevelProgramming Model for Die-to-Die Placement</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document<i>10323811),In Proceedings of IEEE</i>ACM International Conference on Computer Aided Design (ICCAD), 2023. <b>(CCF-B)</b></p>
</li>
</ul>
<ul>
<li><p>Fuxing Huang, Duanxiang Liu, Xingquan Li, Bei Yu and Wenxing Zhu<a href="Handling">Orientation and Aspect Ratio of Modules inElectrostatics-based Large Scale Fixed-Outline Floorplanning</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document<i>10323841), InProceedings of IEEE</i>ACM International Conference on Computer Aided Design (ICCAD), 2023.<b>(CCF-B)</b></p>
</li>
</ul>
<ul>
<li><p>Liwei Ni, Zonglin Yang, Jiaxi Zhang, Junfeng Liu, Huawei Li, Biwei Xie and Xingquan Li,  “<a href="Adaptive">Reconvergence-driven AIG Rewriting via Strategy Learning</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10361005)”, In Proceedings of IEEE International Conference on Computer Design (ICCD), 2023. <b>(CCF-B)</b></p>
</li>
</ul>
<ul>
<li><p>Junfeng Liu, Liwei Ni, Xingquan Li, Min Zhou, Lei Chen, Xing Li, Qinghua Zhao and Shuai Ma“<a href="AiMap:">Learning to Improve TechnologyMapping for ASICs via Delay Prediction</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10360954)”, In Proceedings of IEEEInternational Conference on Computer Design (ICCD), 2023. <b>(CCF-B)</b></p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Simin Tao, Shijian Chen, Zhisheng Zeng, Zhipeng Huang, Hongxi Wu, Weiguo Li, Zengrong Huang, Liwei Ni, Xueyan Zhao, He Liu, Shuaiying Long, Ruizhi Liu, Xiaoze Lin, Bo Yang, Fuxing Huang, Zonglin Yang, Yihang Qiu, Zheqing Shao, Jikang Liu, Yuyao Liang, Biwei Xie, Yungang Bao and Bei Yu<a href="iPD:">An Open-source intelligent Physical Design Tool Chain (invited)</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473932), in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Xingquan Li, Zengrong Huang, Simin Tao, Zhipeng Huang, Chunan Zhuang, Hao Wang, Yifan Li, Yihang Qiu, Guojie Luo, Huawei Li, Haihua Shen, Mingyu Chen, Dongbo Bu, Wenxing Zhu, Ye Cai, Xiaoming Xiong, Ying Jiang, Yi Heng, Peng Zhang, Bei Yu, Biwei XieYungang Bao<a href="iEDA:">An Open-source infrastructure of EDA (invited)</a>((https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473983)), in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Ping Zhang, Pengju Yao, Xingquan Li, Bei Yu, and Wenxing Zhu“<a href="V-GR:">3D Global Routing with Via Minimization and Multi-Strategy Rip-up and Rerouting</a>(https:<i></i>ieeexplore.ieee.org<i>abstract</i>document/10473939)” in Proceedings of the 28th Asia and South Pacific Design Automation Conference (ASP-DAC), 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Yuyao Liang, Zhipeng Luo, Biwei Xie, Xingquan LiPCT-Cap: Point Cloud Transformer for Accurate 3D Capacitance Extraction, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Zonglin Yang, Liwei Ni, Biwei Xie, Xingquan LiEnhancing ASIC Technology Mapping via Parallel Supergate Computing, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Zhipeng Huang, Zengrong Huang, Simin Tao, Shijian Chen, Zhisheng Zeng, Liwei Ni, Chunan Zhuang, Weiguo Li, Xueyan Zhao, He Liu, Biwei Xie, and Xingquan LiAiEDA: An Open-source AI-native EDA Library, in proceedings of IEEE International Symposium of EDA (ISEDA), 2024.</p>
</li>
</ul>
<ul>
<li><p>Menglin Kong, Li Fan, Shengze Xu, Xingquan Li, Muzhou Hou, Cong Cao: Collaborative Filtering in Latent Space: A Bayesian Approach for Cold-Start Music Recommendation. PAKDD (5) 2024: 105-117</p>
</li>
</ul>
<ul>
<li><p>Ye Cai, Zonglin Yang, Liwei Ni, Junfeng Liu, Biwei Xie, and Xingquan LiParallel AIG Refactoring via Conflict Breaking, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>He Liu, Simin Tao, Zhipeng Huang, Biwei Xie, Xingquan Li and Ge Li, Instance-level Timing Learning and Prediction at Placement using Res-UNet Network, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, 2024. <b>(CCF-C)</b></p>
</li>
</ul>
<ul>
<li><p>Zhisheng Zeng; Jikang Liu; Zhipeng Huang; Ye Cai; Biwei Xie; Yungang Bao; Xingquan LiNet Resource Allocation: A Desirable Initial Routing Step, in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. <b>(CCF-A)</b></p>
</li>
</ul>
<ul>
<li><p>Weiguo Li; Zhipeng Huang; Bei Yu; Wenxing Zhu; Xingquan LiToward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree，in Proceedings of Design Automation Conference (DAC), San Francisco CA USA, 2024. <b>(CCF-A)</b></p>
</li>
</ul>
<h2>Posters</h2>
<h2>Dissertation</h2>
<ul>
<li><p>PHD Xingquan Li, &ldquo;Layout Decomposition Design for Manufacturability&rdquo;, Ph.D. Dissertation at Fuzhou University, June 2018. (paper) (Excellent Doctor Degree Dissertation Award in Fujian)</p>
</li>
</ul>
</div> <!-- <div id="layout-content"> -->
<div id="footer-container">
<div id="footer">
<div id="footer-text">
Last edited  on 2024-08-29 21:20:13 HKT. </br>
Powered by <a href="https://github.com/szl2/jemdoc-new-design" target="blank">Xingquan Li</a>.
</div> <!-- <div id="footer-text"> -->
</div> <!-- <div id="footer"> -->
</div> <!-- <div id="footer-container"> -->
</div> <!-- <div id="layout-content-container"> -->
</div> <!--- <div id="layout"> --->
</div> <!--- <div id="main-container"> --->
<script>
function openNav() {
    if (window.innerWidth <= 1200) {
        document.getElementById("layout-menu").style.width = "280px";
        document.getElementById("layout-content-container").style.marginLeft = "280.8px";
        document.getElementById("layout-content-container").style.position = "fixed";
    }
}
function closeNav() {
    if (window.innerWidth <= 1200) {
        document.getElementById("layout-menu").style.width = "0";
        document.getElementById("layout-content-container").style.position = "static";
        document.getElementById("layout-content-container").style.marginLeft = "0px";
        setInterval(
            function(){ location.reload() },
            500
        );
    }
}
</script>
</body>
</html>
