@E: CS219 :"C:\Users\hsi74\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v":4:37:4:37|Expecting one of the keywords module, primitive or macromodule
@E: CS112 :"C:\Users\hsi74\GitHub\CURRENT_WAV_CTRL_FPGA\db\top\ci_stim_fpga.v":11:29:11:29|Expecting port name

