// Seed: 1477920869
module module_0;
  parameter id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  initial id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_8 = 32'd7
) (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    id_6,
    input supply1 id_4
);
  assign id_3 = id_0;
  id_7 :
  assert property (@(posedge id_1) 1'h0) id_6 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  defparam id_8 = "";
  assign id_3 = id_2;
endmodule
