
          Lattice Mapping Report File for Design Module 'Key_Input'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     buttonInput_impl1.ngd -o buttonInput_impl1_map.ncd -pr
     buttonInput_impl1.prf -mp buttonInput_impl1.mrp -lpf
     C:/Users/10352/vhdl-labs/lab1_button_input/impl1/buttonInput_impl1.lpf -lpf
     C:/Users/10352/vhdl-labs/lab1_button_input/buttonInput.lpf -c 0 -gui
     -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/04/20  15:19:57

Design Summary
--------------

   Number of registers:     81 out of  4635 (2%)
      PFU registers:           81 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       112 out of  2160 (5%)
      SLICEs as Logic/ROM:    112 out of  2160 (5%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          9 out of  2160 (0%)
   Number of LUT4s:        222 out of  4320 (5%)
      Number used as logic LUTs:        204
      Number used as distributed RAM:     0
      Number used as ripple logic:       18
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 105 (30%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net detector/apa: 27 loads, 25 rising, 2 falling (Driver: detector/apa_75 )
     

                                    Page 1




Design:  Key_Input                                     Date:  11/04/20  15:19:57

Design Summary (cont)
---------------------
     Net clk_c: 12 loads, 12 rising, 0 falling (Driver: PIO clk )
     Net decoder/seg1_6__N_154: 7 loads, 7 rising, 0 falling (Driver:
     decoder/i1_4_lut )
   Number of Clock Enables:  11
     Net detector/key_out_15__N_72: 2 loads, 2 LSLICEs
     Net detector/apa_enable_1: 1 loads, 1 LSLICEs
     Net detector/BTN_cache_3__N_83: 2 loads, 2 LSLICEs
     Net detector/apa_enable_19: 8 loads, 8 LSLICEs
     Net detector/clk_c_enable_1: 1 loads, 1 LSLICEs
     Net detector/apa_enable_15: 2 loads, 2 LSLICEs
     Net detector/apa_enable_20: 1 loads, 1 LSLICEs
     Net detector/key_out_15__N_67: 2 loads, 2 LSLICEs
     Net detector/key_out_15__N_62: 2 loads, 2 LSLICEs
     Net detector/key_out_15__N_57: 2 loads, 2 LSLICEs
     Net detector/apa_N_10: 1 loads, 1 LSLICEs
   Number of LSRs:  5
     Net detector/n1598: 8 loads, 8 LSLICEs
     Net detector/n567: 2 loads, 2 LSLICEs
     Net detector/n89: 3 loads, 3 LSLICEs
     Net detector/n3868: 1 loads, 1 LSLICEs
     Net detector/apa_N_10: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net key_id_5: 15 loads
     Net detector/num_cnt_0: 14 loads
     Net key_id_6: 14 loads
     Net detector/num_cnt_1: 13 loads
     Net key_id_7: 13 loads
     Net detector/num_cnt_2: 12 loads
     Net detector/BTN_cache_3__N_83: 11 loads
     Net detector/key_out_5: 11 loads
     Net key_id_17: 11 loads
     Net key_id_3: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| row[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[3]              | OUTPUT    | LVCMOS25  |            |

                                    Page 2




Design:  Key_Input                                     Date:  11/04/20  15:19:57

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| row[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| row[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg1[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| seg2[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| col[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| independent_keys[3] | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| independent_keys[2] | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| independent_keys[1] | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| independent_keys[0] | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i5 undriven or does not drive anything - clipped.

                                    Page 3




Design:  Key_Input                                     Date:  11/04/20  15:19:57

Removed logic (cont)
--------------------
Block GSR_INST undriven or does not drive anything - clipped.
Signal detector/apa_N_6 was merged into signal detector/apa
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal detector/clk_cnt_154_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal detector/clk_cnt_154_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal detector/clk_cnt_154_add_4_17/CO undriven or does not drive anything -
     clipped.
Block detector/i3854 was optimized away.
Block i1 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        



































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
