[08:51:43.917] <TB3>     INFO: *** Welcome to pxar ***
[08:51:43.917] <TB3>     INFO: *** Today: 2016/05/24
[08:51:43.925] <TB3>     INFO: *** Version: b2a7-dirty
[08:51:43.925] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:51:43.925] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:51:43.925] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//defaultMaskFile.dat
[08:51:43.925] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters_C15.dat
[08:51:43.003] <TB3>     INFO:         clk: 4
[08:51:43.003] <TB3>     INFO:         ctr: 4
[08:51:43.003] <TB3>     INFO:         sda: 19
[08:51:43.003] <TB3>     INFO:         tin: 9
[08:51:43.003] <TB3>     INFO:         level: 15
[08:51:43.003] <TB3>     INFO:         triggerdelay: 0
[08:51:43.003] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[08:51:43.003] <TB3>     INFO: Log level: DEBUG
[08:51:44.015] <TB3>     INFO: Found DTB DTB_WRE7QJ
[08:51:44.034] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[08:51:44.037] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[08:51:44.039] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[08:51:45.599] <TB3>     INFO: DUT info: 
[08:51:45.599] <TB3>     INFO: The DUT currently contains the following objects:
[08:51:45.599] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[08:51:45.600] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[08:51:45.600] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[08:51:45.600] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[08:51:45.600] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.600] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.601] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[08:51:45.602] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[08:51:45.603] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[08:51:45.604] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29515776
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1be7f20
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1b5e770
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9b51d94010
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9b57fff510
[08:51:45.606] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29581312 fPxarMemory = 0x7f9b51d94010
[08:51:45.608] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[08:51:45.609] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[08:51:45.609] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 20.7 C
[08:51:45.609] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[08:51:46.009] <TB3>     INFO: enter 'restricted' command line mode
[08:51:46.009] <TB3>     INFO: enter test to run
[08:51:46.010] <TB3>     INFO:   test: FPIXTest no parameter change
[08:51:46.010] <TB3>     INFO:   running: fpixtest
[08:51:46.010] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[08:51:46.013] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[08:51:46.013] <TB3>     INFO: ######################################################################
[08:51:46.013] <TB3>     INFO: PixTestFPIXTest::doTest()
[08:51:46.013] <TB3>     INFO: ######################################################################
[08:51:46.016] <TB3>     INFO: ######################################################################
[08:51:46.016] <TB3>     INFO: PixTestPretest::doTest()
[08:51:46.016] <TB3>     INFO: ######################################################################
[08:51:46.019] <TB3>     INFO:    ----------------------------------------------------------------------
[08:51:46.019] <TB3>     INFO:    PixTestPretest::programROC() 
[08:51:46.019] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:04.037] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[08:52:04.037] <TB3>     INFO: IA differences per ROC:  20.1 18.5 18.5 16.9 20.1 18.5 19.3 16.1 18.5 16.9 20.1 18.5 18.5 18.5 18.5 16.9
[08:52:04.109] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:04.110] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[08:52:04.110] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:04.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[08:52:04.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 25.5188 mA
[08:52:04.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  70 Ia 23.9188 mA
[08:52:04.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[08:52:04.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[08:52:04.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[08:52:04.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 24.7188 mA
[08:52:04.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.1188 mA
[08:52:05.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  82 Ia 24.7188 mA
[08:52:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.9188 mA
[08:52:05.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.5188 mA
[08:52:05.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  93 Ia 24.7188 mA
[08:52:05.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  90 Ia 23.9188 mA
[08:52:05.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 25.5188 mA
[08:52:05.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  70 Ia 23.9188 mA
[08:52:05.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[08:52:05.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[08:52:05.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.9188 mA
[08:52:06.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.5188 mA
[08:52:06.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  93 Ia 24.7188 mA
[08:52:06.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  90 Ia 23.1188 mA
[08:52:06.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  95 Ia 24.7188 mA
[08:52:06.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  92 Ia 23.9188 mA
[08:52:06.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.9188 mA
[08:52:06.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[08:52:06.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[08:52:06.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[08:52:06.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[08:52:07.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[08:52:07.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[08:52:07.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[08:52:07.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 23.9188 mA
[08:52:07.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[08:52:07.556] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[08:52:07.657] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[08:52:07.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[08:52:07.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[08:52:07.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[08:52:08.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[08:52:08.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  88 Ia 23.9188 mA
[08:52:08.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  70
[08:52:08.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[08:52:08.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[08:52:08.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  90
[08:52:08.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  70
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  92
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[08:52:08.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  88
[08:52:10.020] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[08:52:10.020] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  20.1  19.3  20.1
[08:52:10.053] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:10.053] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[08:52:10.053] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:10.189] <TB3>     INFO: Expecting 231680 events.
[08:52:18.415] <TB3>     INFO: 231680 events read in total (7509ms).
[08:52:18.568] <TB3>     INFO: Test took 8512ms.
[08:52:18.770] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 59
[08:52:18.774] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 62
[08:52:18.778] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 60
[08:52:18.781] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 58
[08:52:18.784] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 62
[08:52:18.789] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[08:52:18.793] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 62
[08:52:18.796] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 65
[08:52:18.800] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 58
[08:52:18.808] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 61
[08:52:18.811] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 74 and Delta(CalDel) = 63
[08:52:18.815] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 63
[08:52:18.820] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 63
[08:52:18.824] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 64
[08:52:18.828] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 60
[08:52:18.831] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 61
[08:52:18.877] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[08:52:18.910] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:18.910] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[08:52:18.910] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:19.046] <TB3>     INFO: Expecting 231680 events.
[08:52:27.308] <TB3>     INFO: 231680 events read in total (7548ms).
[08:52:27.313] <TB3>     INFO: Test took 8399ms.
[08:52:27.336] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[08:52:27.648] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[08:52:27.653] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29.5
[08:52:27.656] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[08:52:27.660] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[08:52:27.664] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[08:52:27.667] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[08:52:27.671] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 33
[08:52:27.674] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[08:52:27.678] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[08:52:27.682] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 32.5
[08:52:27.686] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[08:52:27.689] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 32.5
[08:52:27.693] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[08:52:27.697] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30
[08:52:27.701] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[08:52:27.737] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[08:52:27.737] <TB3>     INFO: CalDel:      142   140   129   126   143   131   138   153   130   135   166   147   138   144   124   140
[08:52:27.737] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[08:52:27.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C0.dat
[08:52:27.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C1.dat
[08:52:27.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C2.dat
[08:52:27.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C3.dat
[08:52:27.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C4.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C5.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C6.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C7.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C8.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C9.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C10.dat
[08:52:27.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C11.dat
[08:52:27.743] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C12.dat
[08:52:27.743] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C13.dat
[08:52:27.743] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C14.dat
[08:52:27.743] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters_C15.dat
[08:52:27.743] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[08:52:27.743] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[08:52:27.743] <TB3>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[08:52:27.743] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[08:52:27.832] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[08:52:27.832] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[08:52:27.832] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[08:52:27.832] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[08:52:27.835] <TB3>     INFO: ######################################################################
[08:52:27.835] <TB3>     INFO: PixTestTiming::doTest()
[08:52:27.835] <TB3>     INFO: ######################################################################
[08:52:27.836] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:27.836] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[08:52:27.836] <TB3>     INFO:    ----------------------------------------------------------------------
[08:52:27.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:52:34.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:52:36.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:52:39.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:52:41.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:52:43.616] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:52:45.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:52:48.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:52:50.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:52:57.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:53:00.244] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:53:02.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:53:04.792] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:53:07.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:53:09.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:53:11.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:53:13.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:53:15.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:53:16.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:53:18.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:53:19.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:53:21.486] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:53:23.007] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:53:24.528] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:53:26.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:53:28.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:53:30.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:53:31.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:53:33.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:53:34.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:53:36.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:53:37.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:53:39.343] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:53:42.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:53:43.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:53:45.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:53:46.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:53:48.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:53:49.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:53:51.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:53:52.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:54:05.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:54:08.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:54:10.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:54:12.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:54:15.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:54:17.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:54:19.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:54:21.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:54:25.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:54:27.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:54:29.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:54:32.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:54:34.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:54:36.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:54:38.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:54:41.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:54:45.495] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:54:47.768] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:54:50.041] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:54:52.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:54:54.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:54:56.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:54:59.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:55:01.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[08:55:07.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[08:55:09.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[08:55:11.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[08:55:14.172] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[08:55:16.446] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[08:55:18.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[08:55:20.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[08:55:23.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[08:55:30.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[08:55:33.074] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[08:55:35.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[08:55:37.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[08:55:39.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[08:55:42.167] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[08:55:44.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[08:55:46.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[08:55:54.063] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[08:55:59.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[08:56:05.198] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[08:56:10.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[08:56:16.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[08:56:21.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[08:56:27.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[08:56:33.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[08:56:42.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[08:56:44.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[08:56:45.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[08:56:47.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[08:56:48.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[08:56:50.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[08:56:51.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[08:56:53.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[08:57:05.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[08:57:07.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[08:57:08.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[08:57:10.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[08:57:11.825] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[08:57:13.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[08:57:14.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[08:57:16.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[08:57:27.581] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[08:57:29.854] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[08:57:32.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[08:57:34.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[08:57:36.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[08:57:38.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[08:57:41.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[08:57:43.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[08:57:51.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[08:57:54.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[08:57:56.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[08:57:58.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[08:58:00.878] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[08:58:03.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[08:58:05.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[08:58:07.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[08:58:16.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[08:58:19.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[08:58:21.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[08:58:23.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[08:58:25.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[08:58:28.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[08:58:30.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[08:58:33.115] <TB3>     INFO: TBM Phase Settings: 240
[08:58:33.115] <TB3>     INFO: 400MHz Phase: 4
[08:58:33.116] <TB3>     INFO: 160MHz Phase: 7
[08:58:33.116] <TB3>     INFO: Functional Phase Area: 5
[08:58:33.118] <TB3>     INFO: Test took 365283 ms.
[08:58:33.118] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[08:58:33.119] <TB3>     INFO:    ----------------------------------------------------------------------
[08:58:33.119] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[08:58:33.119] <TB3>     INFO:    ----------------------------------------------------------------------
[08:58:33.119] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[08:58:34.260] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[08:58:37.660] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[08:58:39.557] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[08:58:41.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[08:58:43.348] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[08:58:45.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[08:58:47.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[08:58:49.036] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[08:58:52.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[08:58:55.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[08:58:59.425] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[08:59:04.328] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[08:59:09.231] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[08:59:13.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[08:59:18.663] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[08:59:23.191] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[08:59:24.710] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[08:59:26.231] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[08:59:28.503] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[08:59:30.776] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[08:59:33.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[08:59:35.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[08:59:37.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[08:59:39.870] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[08:59:41.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[08:59:42.909] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[08:59:45.183] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[08:59:47.457] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[08:59:49.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[08:59:52.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[08:59:54.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[08:59:56.550] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[08:59:58.071] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[08:59:59.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:00:01.866] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:00:04.140] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:00:06.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:00:08.688] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:00:10.962] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:00:13.236] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:00:14.755] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:00:16.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:00:18.549] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:00:20.823] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:00:23.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:00:25.369] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:00:27.645] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:00:29.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:00:31.436] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:00:32.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:00:35.228] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:00:37.505] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:00:39.778] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:00:42.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:00:44.335] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:00:46.611] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:00:48.131] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:00:49.651] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:00:51.924] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:00:54.197] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:00:56.470] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:00:58.743] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:01:01.020] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:01:03.676] <TB3>     INFO: ROC Delay Settings: 228
[09:01:03.676] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[09:01:03.676] <TB3>     INFO: ROC Port 0 Delay: 4
[09:01:03.676] <TB3>     INFO: ROC Port 1 Delay: 4
[09:01:03.676] <TB3>     INFO: Functional ROC Area: 6
[09:01:03.679] <TB3>     INFO: Test took 150561 ms.
[09:01:03.679] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[09:01:03.680] <TB3>     INFO:    ----------------------------------------------------------------------
[09:01:03.680] <TB3>     INFO:    PixTestTiming::TimingTest()
[09:01:03.680] <TB3>     INFO:    ----------------------------------------------------------------------
[09:01:04.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 a101 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 
[09:01:04.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4818 4819 4818 4818 4818 4818 4818 4818 e022 c000 a102 80c0 4818 4818 4819 4818 4818 4818 4819 4818 e022 c000 
[09:01:04.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4819 481b 4819 4819 4819 4819 4819 4819 e022 c000 a103 8000 4819 4819 481b 4819 4819 4819 481b 4819 e022 c000 
[09:01:04.818] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:01:18.912] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:18.912] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:01:32.995] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:32.995] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:01:47.070] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:01:47.070] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:02:01.139] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:01.139] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:02:15.196] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:15.196] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:02:29.447] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:29.447] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:02:43.602] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:43.602] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:02:57.797] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:02:57.797] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:03:12.046] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:12.046] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:03:26.682] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:27.066] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:27.082] <TB3>     INFO: Decoding statistics:
[09:03:27.082] <TB3>     INFO:   General information:
[09:03:27.082] <TB3>     INFO: 	 16bit words read:         240000000
[09:03:27.082] <TB3>     INFO: 	 valid events total:       20000000
[09:03:27.082] <TB3>     INFO: 	 empty events:             20000000
[09:03:27.083] <TB3>     INFO: 	 valid events with pixels: 0
[09:03:27.083] <TB3>     INFO: 	 valid pixel hits:         0
[09:03:27.083] <TB3>     INFO:   Event errors: 	           0
[09:03:27.083] <TB3>     INFO: 	 start marker:             0
[09:03:27.083] <TB3>     INFO: 	 stop marker:              0
[09:03:27.083] <TB3>     INFO: 	 overflow:                 0
[09:03:27.083] <TB3>     INFO: 	 invalid 5bit words:       0
[09:03:27.083] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[09:03:27.083] <TB3>     INFO:   TBM errors: 		           0
[09:03:27.083] <TB3>     INFO: 	 flawed TBM headers:       0
[09:03:27.083] <TB3>     INFO: 	 flawed TBM trailers:      0
[09:03:27.083] <TB3>     INFO: 	 event ID mismatches:      0
[09:03:27.083] <TB3>     INFO:   ROC errors: 		           0
[09:03:27.083] <TB3>     INFO: 	 missing ROC header(s):    0
[09:03:27.083] <TB3>     INFO: 	 misplaced readback start: 0
[09:03:27.083] <TB3>     INFO:   Pixel decoding errors:	   0
[09:03:27.083] <TB3>     INFO: 	 pixel data incomplete:    0
[09:03:27.083] <TB3>     INFO: 	 pixel address:            0
[09:03:27.083] <TB3>     INFO: 	 pulse height fill bit:    0
[09:03:27.083] <TB3>     INFO: 	 buffer corruption:        0
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO:    Read back bit status: 1
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO:    Timings are good!
[09:03:27.083] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.083] <TB3>     INFO: Test took 143403 ms.
[09:03:27.083] <TB3>     INFO: PixTestTiming::TimingTest() done.
[09:03:27.083] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:03:27.083] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:03:27.083] <TB3>     INFO: PixTestTiming::doTest took 659251 ms.
[09:03:27.083] <TB3>     INFO: PixTestTiming::doTest() done
[09:03:27.083] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:03:27.083] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[09:03:27.084] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[09:03:27.084] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[09:03:27.084] <TB3>     INFO: Write out ROCDelayScan3_V0
[09:03:27.084] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:03:27.084] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:03:27.433] <TB3>     INFO: ######################################################################
[09:03:27.433] <TB3>     INFO: PixTestAlive::doTest()
[09:03:27.433] <TB3>     INFO: ######################################################################
[09:03:27.437] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.437] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:03:27.437] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:27.438] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:03:27.792] <TB3>     INFO: Expecting 41600 events.
[09:03:31.923] <TB3>     INFO: 41600 events read in total (3416ms).
[09:03:31.924] <TB3>     INFO: Test took 4486ms.
[09:03:31.933] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:31.933] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:03:31.933] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:03:32.305] <TB3>     INFO: PixTestAlive::aliveTest() done
[09:03:32.305] <TB3>     INFO: number of dead pixels (per ROC):     3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:03:32.305] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:03:32.309] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:32.309] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:03:32.309] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:32.310] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:03:32.658] <TB3>     INFO: Expecting 41600 events.
[09:03:35.625] <TB3>     INFO: 41600 events read in total (2252ms).
[09:03:35.626] <TB3>     INFO: Test took 3316ms.
[09:03:35.626] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:35.626] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:03:35.626] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:03:35.626] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:03:36.033] <TB3>     INFO: PixTestAlive::maskTest() done
[09:03:36.033] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:03:36.036] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:36.036] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:03:36.036] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:36.037] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:03:36.388] <TB3>     INFO: Expecting 41600 events.
[09:03:40.480] <TB3>     INFO: 41600 events read in total (3377ms).
[09:03:40.480] <TB3>     INFO: Test took 4443ms.
[09:03:40.489] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:03:40.489] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:03:40.489] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:03:40.865] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[09:03:40.865] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:03:40.865] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:03:40.865] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:03:40.874] <TB3>     INFO: ######################################################################
[09:03:40.874] <TB3>     INFO: PixTestTrim::doTest()
[09:03:40.874] <TB3>     INFO: ######################################################################
[09:03:40.877] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:40.877] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:03:40.877] <TB3>     INFO:    ----------------------------------------------------------------------
[09:03:40.954] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:03:40.954] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:03:40.967] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:03:40.967] <TB3>     INFO:     run 1 of 1
[09:03:40.967] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:03:41.311] <TB3>     INFO: Expecting 5025280 events.
[09:04:25.451] <TB3>     INFO: 1379472 events read in total (43425ms).
[09:05:09.468] <TB3>     INFO: 2742152 events read in total (87442ms).
[09:05:55.629] <TB3>     INFO: 4116608 events read in total (133604ms).
[09:06:25.056] <TB3>     INFO: 5025280 events read in total (163030ms).
[09:06:25.098] <TB3>     INFO: Test took 164131ms.
[09:06:25.159] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:06:25.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:06:26.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:06:28.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:06:29.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:06:30.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:06:32.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:06:33.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:06:34.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:06:36.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:06:37.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:06:39.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:06:40.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:06:41.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:06:43.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:06:44.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:06:45.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:06:47.142] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223805440
[09:06:47.146] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4181 minThrLimit = 93.4113 minThrNLimit = 121.106 -> result = 93.4181 -> 93
[09:06:47.147] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9683 minThrLimit = 96.9206 minThrNLimit = 122.58 -> result = 96.9683 -> 96
[09:06:47.147] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5417 minThrLimit = 96.509 minThrNLimit = 121.848 -> result = 96.5417 -> 96
[09:06:47.148] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3477 minThrLimit = 92.322 minThrNLimit = 117.711 -> result = 92.3477 -> 92
[09:06:47.148] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3431 minThrLimit = 97.337 minThrNLimit = 124.338 -> result = 97.3431 -> 97
[09:06:47.148] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7061 minThrLimit = 87.6604 minThrNLimit = 114.97 -> result = 87.7061 -> 87
[09:06:47.149] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6584 minThrLimit = 94.658 minThrNLimit = 120.357 -> result = 94.6584 -> 94
[09:06:47.149] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.672 minThrLimit = 101.53 minThrNLimit = 125.372 -> result = 101.672 -> 101
[09:06:47.150] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4068 minThrLimit = 99.3908 minThrNLimit = 127.938 -> result = 99.4068 -> 99
[09:06:47.150] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7307 minThrLimit = 89.6968 minThrNLimit = 115.176 -> result = 89.7307 -> 89
[09:06:47.150] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0568 minThrLimit = 82.0484 minThrNLimit = 108.397 -> result = 82.0568 -> 82
[09:06:47.151] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0051 minThrLimit = 91.9578 minThrNLimit = 117.313 -> result = 92.0051 -> 92
[09:06:47.151] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3913 minThrLimit = 97.3807 minThrNLimit = 123.631 -> result = 97.3913 -> 97
[09:06:47.152] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.4377 minThrLimit = 94.433 minThrNLimit = 117.25 -> result = 94.4377 -> 94
[09:06:47.152] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5847 minThrLimit = 89.5803 minThrNLimit = 112.555 -> result = 89.5847 -> 89
[09:06:47.153] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4411 minThrLimit = 93.4221 minThrNLimit = 119.321 -> result = 93.4411 -> 93
[09:06:47.153] <TB3>     INFO: ROC 0 VthrComp = 93
[09:06:47.153] <TB3>     INFO: ROC 1 VthrComp = 96
[09:06:47.153] <TB3>     INFO: ROC 2 VthrComp = 96
[09:06:47.153] <TB3>     INFO: ROC 3 VthrComp = 92
[09:06:47.153] <TB3>     INFO: ROC 4 VthrComp = 97
[09:06:47.153] <TB3>     INFO: ROC 5 VthrComp = 87
[09:06:47.153] <TB3>     INFO: ROC 6 VthrComp = 94
[09:06:47.153] <TB3>     INFO: ROC 7 VthrComp = 101
[09:06:47.153] <TB3>     INFO: ROC 8 VthrComp = 99
[09:06:47.154] <TB3>     INFO: ROC 9 VthrComp = 89
[09:06:47.154] <TB3>     INFO: ROC 10 VthrComp = 82
[09:06:47.154] <TB3>     INFO: ROC 11 VthrComp = 92
[09:06:47.154] <TB3>     INFO: ROC 12 VthrComp = 97
[09:06:47.154] <TB3>     INFO: ROC 13 VthrComp = 94
[09:06:47.154] <TB3>     INFO: ROC 14 VthrComp = 89
[09:06:47.154] <TB3>     INFO: ROC 15 VthrComp = 93
[09:06:47.154] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:06:47.154] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:06:47.169] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:06:47.169] <TB3>     INFO:     run 1 of 1
[09:06:47.170] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:06:47.515] <TB3>     INFO: Expecting 5025280 events.
[09:07:23.659] <TB3>     INFO: 882872 events read in total (35429ms).
[09:07:58.966] <TB3>     INFO: 1764360 events read in total (70736ms).
[09:08:33.261] <TB3>     INFO: 2645096 events read in total (105031ms).
[09:09:08.555] <TB3>     INFO: 3515416 events read in total (140325ms).
[09:09:44.225] <TB3>     INFO: 4379968 events read in total (175995ms).
[09:10:10.585] <TB3>     INFO: 5025280 events read in total (202355ms).
[09:10:10.662] <TB3>     INFO: Test took 203493ms.
[09:10:10.846] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:10:11.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:10:12.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:10:14.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:10:15.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:10:17.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:10:19.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:10:20.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:10:22.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:10:23.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:10:25.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:10:26.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:10:28.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:10:30.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:10:31.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:10:33.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:10:34.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:10:36.295] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311463936
[09:10:36.299] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.1418 for pixel 0/75 mean/min/max = 43.828/31.3761/56.2798
[09:10:36.300] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7034 for pixel 4/79 mean/min/max = 44.1588/31.5883/56.7292
[09:10:36.300] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.7525 for pixel 5/25 mean/min/max = 45.4193/30.6281/60.2104
[09:10:36.300] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.6039 for pixel 1/24 mean/min/max = 44.8923/32.1673/57.6172
[09:10:36.301] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.1783 for pixel 20/7 mean/min/max = 43.2987/31.8077/54.7897
[09:10:36.301] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.4171 for pixel 0/3 mean/min/max = 43.4082/31.2258/55.5905
[09:10:36.302] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.9993 for pixel 9/3 mean/min/max = 44.8493/32.6647/57.034
[09:10:36.302] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.7996 for pixel 2/0 mean/min/max = 44.7854/31.7193/57.8514
[09:10:36.302] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2349 for pixel 0/75 mean/min/max = 43.6723/30.8503/56.4942
[09:10:36.303] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.3153 for pixel 27/29 mean/min/max = 44.7729/33.8976/55.6482
[09:10:36.303] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.1586 for pixel 3/79 mean/min/max = 43.2166/29.9268/56.5065
[09:10:36.304] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.1933 for pixel 25/4 mean/min/max = 43.7982/32.3977/55.1987
[09:10:36.304] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6787 for pixel 27/79 mean/min/max = 43.0577/31.1844/54.931
[09:10:36.304] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6125 for pixel 17/21 mean/min/max = 44.6937/31.4579/57.9295
[09:10:36.305] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.906 for pixel 31/1 mean/min/max = 44.386/33.7504/55.0217
[09:10:36.305] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.927 for pixel 3/79 mean/min/max = 44.4224/31.6409/57.2039
[09:10:36.305] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:10:36.438] <TB3>     INFO: Expecting 411648 events.
[09:10:44.162] <TB3>     INFO: 411648 events read in total (7005ms).
[09:10:44.168] <TB3>     INFO: Expecting 411648 events.
[09:10:51.782] <TB3>     INFO: 411648 events read in total (6948ms).
[09:10:51.791] <TB3>     INFO: Expecting 411648 events.
[09:10:59.422] <TB3>     INFO: 411648 events read in total (6964ms).
[09:10:59.435] <TB3>     INFO: Expecting 411648 events.
[09:11:07.048] <TB3>     INFO: 411648 events read in total (6953ms).
[09:11:07.061] <TB3>     INFO: Expecting 411648 events.
[09:11:14.750] <TB3>     INFO: 411648 events read in total (7028ms).
[09:11:14.767] <TB3>     INFO: Expecting 411648 events.
[09:11:22.404] <TB3>     INFO: 411648 events read in total (6987ms).
[09:11:22.423] <TB3>     INFO: Expecting 411648 events.
[09:11:30.045] <TB3>     INFO: 411648 events read in total (6968ms).
[09:11:30.067] <TB3>     INFO: Expecting 411648 events.
[09:11:37.635] <TB3>     INFO: 411648 events read in total (6917ms).
[09:11:37.659] <TB3>     INFO: Expecting 411648 events.
[09:11:45.239] <TB3>     INFO: 411648 events read in total (6928ms).
[09:11:45.265] <TB3>     INFO: Expecting 411648 events.
[09:11:53.066] <TB3>     INFO: 411648 events read in total (7149ms).
[09:11:53.095] <TB3>     INFO: Expecting 411648 events.
[09:12:00.764] <TB3>     INFO: 411648 events read in total (7031ms).
[09:12:00.796] <TB3>     INFO: Expecting 411648 events.
[09:12:08.572] <TB3>     INFO: 411648 events read in total (7136ms).
[09:12:08.613] <TB3>     INFO: Expecting 411648 events.
[09:12:16.251] <TB3>     INFO: 411648 events read in total (7010ms).
[09:12:16.288] <TB3>     INFO: Expecting 411648 events.
[09:12:24.068] <TB3>     INFO: 411648 events read in total (7145ms).
[09:12:24.106] <TB3>     INFO: Expecting 411648 events.
[09:12:31.710] <TB3>     INFO: 411648 events read in total (6974ms).
[09:12:31.753] <TB3>     INFO: Expecting 411648 events.
[09:12:39.367] <TB3>     INFO: 411648 events read in total (6986ms).
[09:12:39.413] <TB3>     INFO: Test took 123108ms.
[09:12:39.922] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3101 < 35 for itrim = 96; old thr = 33.8742 ... break
[09:12:39.958] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4907 < 35 for itrim = 100; old thr = 34.3126 ... break
[09:12:39.995] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.139 < 35 for itrim = 107; old thr = 34.4158 ... break
[09:12:40.033] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1115 < 35 for itrim = 105; old thr = 34.4107 ... break
[09:12:40.080] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9729 < 35 for itrim+1 = 110; old thr = 34.6276 ... break
[09:12:40.152] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3084 < 35 for itrim = 95; old thr = 34.4144 ... break
[09:12:40.192] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8061 < 35 for itrim+1 = 99; old thr = 34.8723 ... break
[09:12:40.222] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5079 < 35 for itrim+1 = 95; old thr = 34.8826 ... break
[09:12:40.254] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3379 < 35 for itrim = 95; old thr = 34.4948 ... break
[09:12:40.300] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1395 < 35 for itrim = 105; old thr = 34.7207 ... break
[09:12:40.338] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.812 < 35 for itrim+1 = 96; old thr = 34.1942 ... break
[09:12:40.386] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3185 < 35 for itrim+1 = 108; old thr = 34.9057 ... break
[09:12:40.431] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1389 < 35 for itrim = 103; old thr = 34.2076 ... break
[09:12:40.470] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5864 < 35 for itrim+1 = 112; old thr = 34.8351 ... break
[09:12:40.508] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2296 < 35 for itrim = 99; old thr = 33.8994 ... break
[09:12:40.548] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7027 < 35 for itrim+1 = 101; old thr = 34.7843 ... break
[09:12:40.625] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:12:40.636] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:12:40.636] <TB3>     INFO:     run 1 of 1
[09:12:40.636] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:12:40.978] <TB3>     INFO: Expecting 5025280 events.
[09:13:16.681] <TB3>     INFO: 866904 events read in total (34988ms).
[09:13:51.839] <TB3>     INFO: 1732912 events read in total (70146ms).
[09:14:27.085] <TB3>     INFO: 2599256 events read in total (105392ms).
[09:15:02.170] <TB3>     INFO: 3456144 events read in total (140477ms).
[09:15:38.925] <TB3>     INFO: 4308168 events read in total (177233ms).
[09:16:08.187] <TB3>     INFO: 5025280 events read in total (206494ms).
[09:16:08.260] <TB3>     INFO: Test took 207624ms.
[09:16:08.440] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:16:08.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:16:10.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:16:11.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:16:13.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:16:14.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:16:16.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:16:17.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:16:19.492] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:16:21.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:16:22.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:16:24.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:16:25.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:16:27.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:16:28.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:16:30.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:16:31.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:16:33.299] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307798016
[09:16:33.300] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.348086 .. 47.831929
[09:16:33.375] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 57 (-1/-1) hits flags = 528 (plus default)
[09:16:33.386] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:16:33.386] <TB3>     INFO:     run 1 of 1
[09:16:33.386] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:16:33.729] <TB3>     INFO: Expecting 1863680 events.
[09:17:15.926] <TB3>     INFO: 1177984 events read in total (41477ms).
[09:17:41.010] <TB3>     INFO: 1863680 events read in total (66562ms).
[09:17:41.031] <TB3>     INFO: Test took 67646ms.
[09:17:41.070] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:17:41.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:17:42.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:17:43.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:17:44.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:17:45.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:17:46.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:17:47.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:17:48.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:17:49.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:17:50.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:17:51.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:17:51.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:17:52.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:17:53.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:17:54.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:17:55.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:17:56.918] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289144832
[09:17:56.002] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.380838 .. 42.934318
[09:17:57.078] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 52 (-1/-1) hits flags = 528 (plus default)
[09:17:57.087] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:17:57.087] <TB3>     INFO:     run 1 of 1
[09:17:57.087] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:17:57.430] <TB3>     INFO: Expecting 1497600 events.
[09:18:38.203] <TB3>     INFO: 1179264 events read in total (40058ms).
[09:18:49.677] <TB3>     INFO: 1497600 events read in total (51532ms).
[09:18:49.693] <TB3>     INFO: Test took 52606ms.
[09:18:49.726] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:18:49.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:18:50.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:18:51.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:18:52.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:18:53.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:18:54.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:18:55.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:18:56.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:18:57.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:18:58.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:18:59.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:19:00.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:19:01.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:19:02.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:19:03.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:19:04.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:19:05.623] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244215808
[09:19:05.703] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.851051 .. 39.832010
[09:19:05.778] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[09:19:05.788] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:19:05.788] <TB3>     INFO:     run 1 of 1
[09:19:05.788] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:19:06.130] <TB3>     INFO: Expecting 1264640 events.
[09:19:48.056] <TB3>     INFO: 1190504 events read in total (41211ms).
[09:19:51.032] <TB3>     INFO: 1264640 events read in total (44187ms).
[09:19:51.041] <TB3>     INFO: Test took 45253ms.
[09:19:51.067] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:19:51.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:19:52.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:19:52.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:19:53.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:19:54.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:19:55.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:19:56.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:19:57.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:19:58.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:19:59.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:20:00.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:20:01.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:20:02.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:20:02.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:20:03.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:20:04.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:20:05.716] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 291848192
[09:20:05.798] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.420181 .. 39.832010
[09:20:05.876] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[09:20:05.886] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:20:05.886] <TB3>     INFO:     run 1 of 1
[09:20:05.886] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:20:06.235] <TB3>     INFO: Expecting 1164800 events.
[09:20:47.688] <TB3>     INFO: 1160112 events read in total (40738ms).
[09:20:48.254] <TB3>     INFO: 1164800 events read in total (41304ms).
[09:20:48.269] <TB3>     INFO: Test took 42384ms.
[09:20:48.301] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:20:48.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:20:49.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:20:50.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:20:51.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:20:52.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:20:52.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:20:53.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:20:54.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:20:55.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:20:56.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:20:57.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:20:58.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:20:59.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:21:00.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:21:01.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:21:02.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:21:03.055] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254316544
[09:21:03.143] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:21:03.143] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:21:03.153] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:21:03.153] <TB3>     INFO:     run 1 of 1
[09:21:03.153] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:21:03.497] <TB3>     INFO: Expecting 1364480 events.
[09:21:43.565] <TB3>     INFO: 1074792 events read in total (39353ms).
[09:21:55.185] <TB3>     INFO: 1364480 events read in total (50974ms).
[09:21:55.199] <TB3>     INFO: Test took 52046ms.
[09:21:55.232] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:55.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:21:56.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:21:57.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:21:58.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:21:59.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:22:00.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:22:01.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:22:02.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:22:03.173] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:22:04.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:22:05.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:22:06.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:22:07.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:22:07.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:22:08.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:22:09.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:22:10.877] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254287872
[09:22:10.915] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[09:22:10.915] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[09:22:10.915] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[09:22:10.915] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[09:22:10.915] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[09:22:10.916] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[09:22:10.917] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[09:22:10.917] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[09:22:10.917] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[09:22:10.917] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[09:22:10.917] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C0.dat
[09:22:10.927] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C1.dat
[09:22:10.935] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C2.dat
[09:22:10.942] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C3.dat
[09:22:10.949] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C4.dat
[09:22:10.956] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C5.dat
[09:22:10.963] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C6.dat
[09:22:10.971] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C7.dat
[09:22:10.978] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C8.dat
[09:22:10.985] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C9.dat
[09:22:10.992] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C10.dat
[09:22:10.999] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C11.dat
[09:22:11.006] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C12.dat
[09:22:11.013] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C13.dat
[09:22:11.020] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C14.dat
[09:22:11.028] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//trimParameters35_C15.dat
[09:22:11.035] <TB3>     INFO: PixTestTrim::trimTest() done
[09:22:11.035] <TB3>     INFO: vtrim:      96 100 107 105 110  95  99  95  95 105  96 108 103 112  99 101 
[09:22:11.035] <TB3>     INFO: vthrcomp:   93  96  96  92  97  87  94 101  99  89  82  92  97  94  89  93 
[09:22:11.035] <TB3>     INFO: vcal mean:  34.95  34.97  34.96  34.96  34.90  34.94  34.97  34.94  34.95  34.99  34.92  34.97  34.94  34.96  34.95  34.95 
[09:22:11.035] <TB3>     INFO: vcal RMS:    1.23   0.83   0.91   0.84   0.81   0.75   0.80   0.83   0.83   0.79   0.83   0.79   0.81   0.86   0.78   0.80 
[09:22:11.035] <TB3>     INFO: bits mean:  10.15  10.02   9.90   9.85  10.57  10.19   9.69   9.93  10.24   9.52  10.55  10.20  10.51  10.16  10.11   9.56 
[09:22:11.035] <TB3>     INFO: bits RMS:    2.53   2.61   2.74   2.56   2.40   2.67   2.63   2.64   2.66   2.53   2.61   2.43   2.52   2.51   2.29   2.79 
[09:22:11.045] <TB3>     INFO:    ----------------------------------------------------------------------
[09:22:11.045] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:22:11.045] <TB3>     INFO:    ----------------------------------------------------------------------
[09:22:11.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:22:11.048] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:22:11.058] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:22:11.058] <TB3>     INFO:     run 1 of 1
[09:22:11.058] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:22:11.401] <TB3>     INFO: Expecting 4160000 events.
[09:22:57.306] <TB3>     INFO: 1106270 events read in total (45190ms).
[09:23:42.526] <TB3>     INFO: 2203730 events read in total (90410ms).
[09:24:28.012] <TB3>     INFO: 3291310 events read in total (135896ms).
[09:25:03.599] <TB3>     INFO: 4160000 events read in total (171483ms).
[09:25:03.662] <TB3>     INFO: Test took 172604ms.
[09:25:03.812] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:04.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:25:06.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:25:08.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:25:10.769] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:25:13.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:25:15.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:25:17.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:25:19.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:25:21.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:25:23.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:25:24.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:25:26.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:25:28.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:25:30.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:25:32.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:25:34.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:25:36.135] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314908672
[09:25:36.136] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:25:36.210] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:25:36.210] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:25:36.221] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:25:36.221] <TB3>     INFO:     run 1 of 1
[09:25:36.221] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:25:36.569] <TB3>     INFO: Expecting 3348800 events.
[09:26:24.232] <TB3>     INFO: 1183760 events read in total (46948ms).
[09:27:11.165] <TB3>     INFO: 2349775 events read in total (93881ms).
[09:27:51.435] <TB3>     INFO: 3348800 events read in total (134151ms).
[09:27:51.475] <TB3>     INFO: Test took 135254ms.
[09:27:51.570] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:51.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:27:53.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:27:55.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:27:56.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:27:58.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:28:00.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:28:01.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:28:03.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:28:05.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:28:06.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:28:08.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:28:10.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:28:12.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:28:13.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:28:15.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:28:17.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:28:18.758] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254296064
[09:28:18.759] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:28:18.832] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:28:18.832] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[09:28:18.842] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:28:18.842] <TB3>     INFO:     run 1 of 1
[09:28:18.842] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:28:19.189] <TB3>     INFO: Expecting 3120000 events.
[09:29:08.378] <TB3>     INFO: 1233780 events read in total (48475ms).
[09:29:56.783] <TB3>     INFO: 2444390 events read in total (96880ms).
[09:30:24.005] <TB3>     INFO: 3120000 events read in total (124102ms).
[09:30:24.046] <TB3>     INFO: Test took 125204ms.
[09:30:24.124] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:24.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:25.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:27.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:29.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:30.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:32.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:33.875] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:35.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:37.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:38.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:40.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:41.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:43.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:45.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:30:46.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:30:48.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:30:49.980] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271601664
[09:30:49.981] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:30:50.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:30:50.055] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:30:50.068] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:30:50.068] <TB3>     INFO:     run 1 of 1
[09:30:50.068] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:30:50.412] <TB3>     INFO: Expecting 3140800 events.
[09:31:39.525] <TB3>     INFO: 1228510 events read in total (48398ms).
[09:32:28.057] <TB3>     INFO: 2434095 events read in total (96930ms).
[09:32:56.395] <TB3>     INFO: 3140800 events read in total (125268ms).
[09:32:56.428] <TB3>     INFO: Test took 126360ms.
[09:32:56.504] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:32:56.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:32:58.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:32:59.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:33:01.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:33:03.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:33:04.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:33:06.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:33:08.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:33:09.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:33:11.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:33:13.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:33:15.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:33:16.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:33:18.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:33:20.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:33:21.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:33:23.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359182336
[09:33:23.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:33:23.575] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:33:23.575] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[09:33:23.587] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:33:23.587] <TB3>     INFO:     run 1 of 1
[09:33:23.587] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:33:23.941] <TB3>     INFO: Expecting 3120000 events.
[09:34:13.082] <TB3>     INFO: 1233000 events read in total (48426ms).
[09:35:00.660] <TB3>     INFO: 2442495 events read in total (96004ms).
[09:35:28.012] <TB3>     INFO: 3120000 events read in total (123356ms).
[09:35:28.045] <TB3>     INFO: Test took 124458ms.
[09:35:28.122] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:35:28.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:35:29.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:35:31.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:35:33.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:35:34.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:35:36.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:35:37.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:35:39.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:35:41.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:35:42.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:35:44.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:35:45.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:35:47.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:35:49.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:35:50.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:35:52.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:35:54.056] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361295872
[09:35:54.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.56529, thr difference RMS: 1.30806
[09:35:54.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.83346, thr difference RMS: 1.5674
[09:35:54.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.7577, thr difference RMS: 1.75322
[09:35:54.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.89624, thr difference RMS: 1.48119
[09:35:54.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.53317, thr difference RMS: 1.36653
[09:35:54.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.5615, thr difference RMS: 1.25857
[09:35:54.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.80843, thr difference RMS: 1.38313
[09:35:54.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0477, thr difference RMS: 1.65623
[09:35:54.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.16489, thr difference RMS: 1.49366
[09:35:54.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.31919, thr difference RMS: 1.3154
[09:35:54.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.18553, thr difference RMS: 1.31625
[09:35:54.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.43297, thr difference RMS: 1.27675
[09:35:54.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.20045, thr difference RMS: 1.41318
[09:35:54.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.24536, thr difference RMS: 1.61495
[09:35:54.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.06245, thr difference RMS: 1.29421
[09:35:54.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.56543, thr difference RMS: 1.34805
[09:35:54.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.54511, thr difference RMS: 1.27667
[09:35:54.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.67693, thr difference RMS: 1.58566
[09:35:54.062] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.84018, thr difference RMS: 1.7577
[09:35:54.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.89861, thr difference RMS: 1.48862
[09:35:54.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.44097, thr difference RMS: 1.36874
[09:35:54.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.49195, thr difference RMS: 1.25215
[09:35:54.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.82792, thr difference RMS: 1.37616
[09:35:54.063] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.078, thr difference RMS: 1.67319
[09:35:54.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.18443, thr difference RMS: 1.49952
[09:35:54.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.18324, thr difference RMS: 1.3154
[09:35:54.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.11701, thr difference RMS: 1.32029
[09:35:54.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.35502, thr difference RMS: 1.27101
[09:35:54.064] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.18712, thr difference RMS: 1.41107
[09:35:54.065] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.20754, thr difference RMS: 1.63544
[09:35:54.065] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.10529, thr difference RMS: 1.31515
[09:35:54.065] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.52758, thr difference RMS: 1.35393
[09:35:54.065] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.70329, thr difference RMS: 1.28521
[09:35:54.065] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.66717, thr difference RMS: 1.58659
[09:35:54.066] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.01645, thr difference RMS: 1.7485
[09:35:54.066] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.92049, thr difference RMS: 1.484
[09:35:54.066] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.4526, thr difference RMS: 1.35157
[09:35:54.066] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.64618, thr difference RMS: 1.22913
[09:35:54.066] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.93332, thr difference RMS: 1.36441
[09:35:54.067] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2508, thr difference RMS: 1.67028
[09:35:54.067] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.34002, thr difference RMS: 1.47458
[09:35:54.067] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.18536, thr difference RMS: 1.31855
[09:35:54.067] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.25624, thr difference RMS: 1.29737
[09:35:54.067] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.29832, thr difference RMS: 1.27651
[09:35:54.068] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.31094, thr difference RMS: 1.40634
[09:35:54.068] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.19773, thr difference RMS: 1.61219
[09:35:54.068] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.2605, thr difference RMS: 1.3073
[09:35:54.068] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.6198, thr difference RMS: 1.34654
[09:35:54.069] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.72512, thr difference RMS: 1.28187
[09:35:54.069] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.7633, thr difference RMS: 1.58268
[09:35:54.069] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.11138, thr difference RMS: 1.75254
[09:35:54.069] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.97045, thr difference RMS: 1.48166
[09:35:54.069] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.46429, thr difference RMS: 1.3923
[09:35:54.070] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.70359, thr difference RMS: 1.23686
[09:35:54.070] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.06787, thr difference RMS: 1.34648
[09:35:54.070] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2746, thr difference RMS: 1.65757
[09:35:54.070] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.42068, thr difference RMS: 1.49404
[09:35:54.070] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.24244, thr difference RMS: 1.30486
[09:35:54.071] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.24421, thr difference RMS: 1.30286
[09:35:54.071] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.26321, thr difference RMS: 1.26707
[09:35:54.071] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.46054, thr difference RMS: 1.4047
[09:35:54.071] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.23833, thr difference RMS: 1.5824
[09:35:54.072] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.39103, thr difference RMS: 1.29361
[09:35:54.072] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.74136, thr difference RMS: 1.35214
[09:35:54.181] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[09:35:54.184] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1933 seconds
[09:35:54.184] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:35:54.889] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:35:54.890] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:35:54.893] <TB3>     INFO: ######################################################################
[09:35:54.893] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[09:35:54.893] <TB3>     INFO: ######################################################################
[09:35:54.894] <TB3>     INFO:    ----------------------------------------------------------------------
[09:35:54.894] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:35:54.894] <TB3>     INFO:    ----------------------------------------------------------------------
[09:35:54.894] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:35:54.904] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:35:54.904] <TB3>     INFO:     run 1 of 1
[09:35:54.905] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:35:55.259] <TB3>     INFO: Expecting 59072000 events.
[09:36:26.959] <TB3>     INFO: 1072800 events read in total (30985ms).
[09:36:57.000] <TB3>     INFO: 2141600 events read in total (62026ms).
[09:37:28.023] <TB3>     INFO: 3210600 events read in total (92049ms).
[09:37:56.596] <TB3>     INFO: 4282200 events read in total (120622ms).
[09:38:25.020] <TB3>     INFO: 5350600 events read in total (149046ms).
[09:38:53.529] <TB3>     INFO: 6419600 events read in total (177555ms).
[09:39:21.786] <TB3>     INFO: 7491600 events read in total (205812ms).
[09:39:50.286] <TB3>     INFO: 8560200 events read in total (234312ms).
[09:40:19.251] <TB3>     INFO: 9630000 events read in total (263277ms).
[09:40:47.689] <TB3>     INFO: 10701200 events read in total (291715ms).
[09:41:16.304] <TB3>     INFO: 11769800 events read in total (320330ms).
[09:41:45.345] <TB3>     INFO: 12841000 events read in total (349371ms).
[09:42:14.250] <TB3>     INFO: 13911200 events read in total (378276ms).
[09:42:43.289] <TB3>     INFO: 14979800 events read in total (407315ms).
[09:43:12.119] <TB3>     INFO: 16051000 events read in total (436145ms).
[09:43:41.829] <TB3>     INFO: 17120600 events read in total (465855ms).
[09:44:10.982] <TB3>     INFO: 18189000 events read in total (495008ms).
[09:44:39.604] <TB3>     INFO: 19261000 events read in total (523630ms).
[09:45:08.323] <TB3>     INFO: 20330400 events read in total (552349ms).
[09:45:37.254] <TB3>     INFO: 21398400 events read in total (581280ms).
[09:46:06.687] <TB3>     INFO: 22470200 events read in total (610713ms).
[09:46:35.626] <TB3>     INFO: 23539400 events read in total (639652ms).
[09:47:05.668] <TB3>     INFO: 24607600 events read in total (669694ms).
[09:47:34.686] <TB3>     INFO: 25678400 events read in total (698712ms).
[09:48:04.295] <TB3>     INFO: 26748200 events read in total (728321ms).
[09:48:33.391] <TB3>     INFO: 27817000 events read in total (757417ms).
[09:49:03.020] <TB3>     INFO: 28889600 events read in total (787046ms).
[09:49:33.095] <TB3>     INFO: 29958000 events read in total (817121ms).
[09:50:01.953] <TB3>     INFO: 31026000 events read in total (845979ms).
[09:50:30.710] <TB3>     INFO: 32097000 events read in total (874736ms).
[09:50:59.517] <TB3>     INFO: 33166400 events read in total (903543ms).
[09:51:28.568] <TB3>     INFO: 34234400 events read in total (932594ms).
[09:51:57.692] <TB3>     INFO: 35303200 events read in total (961718ms).
[09:52:26.890] <TB3>     INFO: 36373800 events read in total (990916ms).
[09:52:56.062] <TB3>     INFO: 37442400 events read in total (1020088ms).
[09:53:25.161] <TB3>     INFO: 38510200 events read in total (1049187ms).
[09:53:54.292] <TB3>     INFO: 39582200 events read in total (1078318ms).
[09:54:23.342] <TB3>     INFO: 40650800 events read in total (1107368ms).
[09:54:52.019] <TB3>     INFO: 41718200 events read in total (1136045ms).
[09:55:20.839] <TB3>     INFO: 42787200 events read in total (1164865ms).
[09:55:49.811] <TB3>     INFO: 43858000 events read in total (1193837ms).
[09:56:18.606] <TB3>     INFO: 44925200 events read in total (1222632ms).
[09:56:47.593] <TB3>     INFO: 45992200 events read in total (1251619ms).
[09:57:16.360] <TB3>     INFO: 47061600 events read in total (1280386ms).
[09:57:46.475] <TB3>     INFO: 48131800 events read in total (1310501ms).
[09:58:15.377] <TB3>     INFO: 49199800 events read in total (1339403ms).
[09:58:44.042] <TB3>     INFO: 50267000 events read in total (1368068ms).
[09:59:12.779] <TB3>     INFO: 51335200 events read in total (1396805ms).
[09:59:41.770] <TB3>     INFO: 52406000 events read in total (1425796ms).
[10:00:10.514] <TB3>     INFO: 53473800 events read in total (1454540ms).
[10:00:39.261] <TB3>     INFO: 54541200 events read in total (1483287ms).
[10:01:07.996] <TB3>     INFO: 55610800 events read in total (1512022ms).
[10:01:36.820] <TB3>     INFO: 56679800 events read in total (1540846ms).
[10:02:05.614] <TB3>     INFO: 57747400 events read in total (1569640ms).
[10:02:34.634] <TB3>     INFO: 58816000 events read in total (1598660ms).
[10:02:41.699] <TB3>     INFO: 59072000 events read in total (1605725ms).
[10:02:41.721] <TB3>     INFO: Test took 1606816ms.
[10:02:41.784] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:02:41.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:02:41.910] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:43.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:02:43.159] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:44.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:02:44.400] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:45.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:02:45.582] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:46.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:02:46.751] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:47.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:02:47.915] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:49.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:02:49.078] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:50.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:02:50.243] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:51.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:02:51.432] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:52.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:02:52.596] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:53.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:02:53.756] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:54.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:02:54.902] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:56.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:02:56.086] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:57.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:02:57.272] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:58.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:02:58.471] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:02:59.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:02:59.661] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:03:00.830] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447164416
[10:03:00.869] <TB3>     INFO: PixTestScurves::scurves() done 
[10:03:00.869] <TB3>     INFO: Vcal mean:  35.01  35.21  35.07  35.05  35.00  35.01  35.09  35.05  35.06  35.09  35.03  35.05  35.06  35.05  35.03  35.04 
[10:03:00.869] <TB3>     INFO: Vcal RMS:    1.16   0.71   0.80   0.71   0.69   0.63   0.67   0.70   0.71   0.64   0.71   0.66   0.67   0.76   0.66   0.66 
[10:03:00.869] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:03:00.946] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:03:00.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:03:00.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:03:00.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:03:00.946] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:03:00.947] <TB3>     INFO: ######################################################################
[10:03:00.947] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:03:00.947] <TB3>     INFO: ######################################################################
[10:03:00.951] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:03:01.295] <TB3>     INFO: Expecting 41600 events.
[10:03:05.339] <TB3>     INFO: 41600 events read in total (3326ms).
[10:03:05.340] <TB3>     INFO: Test took 4389ms.
[10:03:05.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:05.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[10:03:05.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 3, 72] has eff 0/10
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 3, 72]
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 4, 74] has eff 0/10
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 4, 74]
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 7, 75] has eff 0/10
[10:03:05.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 7, 75]
[10:03:05.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[10:03:05.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:03:05.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:03:05.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:03:05.700] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:03:06.043] <TB3>     INFO: Expecting 41600 events.
[10:03:10.200] <TB3>     INFO: 41600 events read in total (3442ms).
[10:03:10.201] <TB3>     INFO: Test took 4501ms.
[10:03:10.209] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:10.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:03:10.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:03:10.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.663
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.341
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,15] phvalue 176
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.697
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 175
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.236
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.92
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 181
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.513
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,8] phvalue 173
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.704
[10:03:10.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.799
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.365
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.992
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,9] phvalue 178
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.7
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.801
[10:03:10.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.414
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 187
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.483
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.763
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.311
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:03:10.217] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:03:10.301] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:03:10.647] <TB3>     INFO: Expecting 41600 events.
[10:03:14.856] <TB3>     INFO: 41600 events read in total (3495ms).
[10:03:14.857] <TB3>     INFO: Test took 4556ms.
[10:03:14.865] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:03:14.865] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:03:14.865] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:03:14.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:03:14.869] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 61minph_roc = 3
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8606
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 85
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2967
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3726
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 70
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.7921
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 65
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.908
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 77
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4904
[10:03:14.870] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3465
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 66
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8288
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 68
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1112
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 78
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9485
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 74
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8153
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 69
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4775
[10:03:14.871] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,49] phvalue 84
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1222
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 92
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.7655
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 72
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1756
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.4072
[10:03:14.872] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 66
[10:03:14.874] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[10:03:15.287] <TB3>     INFO: Expecting 2560 events.
[10:03:16.243] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:16.243] <TB3>     INFO: Test took 1369ms.
[10:03:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:16.244] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[10:03:16.751] <TB3>     INFO: Expecting 2560 events.
[10:03:17.707] <TB3>     INFO: 2560 events read in total (241ms).
[10:03:17.707] <TB3>     INFO: Test took 1463ms.
[10:03:17.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:17.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 2 2
[10:03:18.215] <TB3>     INFO: Expecting 2560 events.
[10:03:19.172] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:19.172] <TB3>     INFO: Test took 1464ms.
[10:03:19.172] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:19.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[10:03:19.680] <TB3>     INFO: Expecting 2560 events.
[10:03:20.636] <TB3>     INFO: 2560 events read in total (241ms).
[10:03:20.636] <TB3>     INFO: Test took 1463ms.
[10:03:20.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:20.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 4 4
[10:03:21.144] <TB3>     INFO: Expecting 2560 events.
[10:03:22.102] <TB3>     INFO: 2560 events read in total (243ms).
[10:03:22.103] <TB3>     INFO: Test took 1467ms.
[10:03:22.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:22.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[10:03:22.612] <TB3>     INFO: Expecting 2560 events.
[10:03:23.568] <TB3>     INFO: 2560 events read in total (241ms).
[10:03:23.568] <TB3>     INFO: Test took 1465ms.
[10:03:23.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:23.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 6 6
[10:03:24.076] <TB3>     INFO: Expecting 2560 events.
[10:03:25.033] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:25.034] <TB3>     INFO: Test took 1466ms.
[10:03:25.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:25.036] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[10:03:25.540] <TB3>     INFO: Expecting 2560 events.
[10:03:26.498] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:26.499] <TB3>     INFO: Test took 1463ms.
[10:03:26.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:26.499] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 8 8
[10:03:27.006] <TB3>     INFO: Expecting 2560 events.
[10:03:27.962] <TB3>     INFO: 2560 events read in total (241ms).
[10:03:27.963] <TB3>     INFO: Test took 1464ms.
[10:03:27.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:27.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 9 9
[10:03:28.471] <TB3>     INFO: Expecting 2560 events.
[10:03:29.428] <TB3>     INFO: 2560 events read in total (243ms).
[10:03:29.428] <TB3>     INFO: Test took 1463ms.
[10:03:29.428] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:29.428] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[10:03:29.936] <TB3>     INFO: Expecting 2560 events.
[10:03:30.891] <TB3>     INFO: 2560 events read in total (240ms).
[10:03:30.891] <TB3>     INFO: Test took 1463ms.
[10:03:30.892] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:30.892] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 49, 11 11
[10:03:31.399] <TB3>     INFO: Expecting 2560 events.
[10:03:32.357] <TB3>     INFO: 2560 events read in total (243ms).
[10:03:32.357] <TB3>     INFO: Test took 1465ms.
[10:03:32.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:32.358] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[10:03:32.865] <TB3>     INFO: Expecting 2560 events.
[10:03:33.823] <TB3>     INFO: 2560 events read in total (243ms).
[10:03:33.824] <TB3>     INFO: Test took 1466ms.
[10:03:33.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:33.826] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 13 13
[10:03:34.331] <TB3>     INFO: Expecting 2560 events.
[10:03:35.288] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:35.288] <TB3>     INFO: Test took 1462ms.
[10:03:35.289] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:35.289] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[10:03:35.796] <TB3>     INFO: Expecting 2560 events.
[10:03:36.754] <TB3>     INFO: 2560 events read in total (243ms).
[10:03:36.754] <TB3>     INFO: Test took 1465ms.
[10:03:36.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:36.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 15 15
[10:03:37.262] <TB3>     INFO: Expecting 2560 events.
[10:03:38.219] <TB3>     INFO: 2560 events read in total (242ms).
[10:03:38.220] <TB3>     INFO: Test took 1465ms.
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[10:03:38.220] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[10:03:38.223] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:03:38.730] <TB3>     INFO: Expecting 655360 events.
[10:03:50.551] <TB3>     INFO: 655360 events read in total (11106ms).
[10:03:50.562] <TB3>     INFO: Expecting 655360 events.
[10:04:02.266] <TB3>     INFO: 655360 events read in total (11138ms).
[10:04:02.282] <TB3>     INFO: Expecting 655360 events.
[10:04:13.875] <TB3>     INFO: 655360 events read in total (11030ms).
[10:04:13.894] <TB3>     INFO: Expecting 655360 events.
[10:04:25.467] <TB3>     INFO: 655360 events read in total (11013ms).
[10:04:25.492] <TB3>     INFO: Expecting 655360 events.
[10:04:37.099] <TB3>     INFO: 655360 events read in total (11048ms).
[10:04:37.126] <TB3>     INFO: Expecting 655360 events.
[10:04:48.702] <TB3>     INFO: 655360 events read in total (11021ms).
[10:04:48.735] <TB3>     INFO: Expecting 655360 events.
[10:05:00.435] <TB3>     INFO: 655360 events read in total (11152ms).
[10:05:00.471] <TB3>     INFO: Expecting 655360 events.
[10:05:12.057] <TB3>     INFO: 655360 events read in total (11042ms).
[10:05:12.097] <TB3>     INFO: Expecting 655360 events.
[10:05:23.709] <TB3>     INFO: 655360 events read in total (11071ms).
[10:05:23.753] <TB3>     INFO: Expecting 655360 events.
[10:05:35.430] <TB3>     INFO: 655360 events read in total (11141ms).
[10:05:35.479] <TB3>     INFO: Expecting 655360 events.
[10:05:47.098] <TB3>     INFO: 655360 events read in total (11088ms).
[10:05:47.150] <TB3>     INFO: Expecting 655360 events.
[10:05:58.864] <TB3>     INFO: 655360 events read in total (11184ms).
[10:05:58.923] <TB3>     INFO: Expecting 655360 events.
[10:06:10.581] <TB3>     INFO: 655360 events read in total (11131ms).
[10:06:10.644] <TB3>     INFO: Expecting 655360 events.
[10:06:22.328] <TB3>     INFO: 655360 events read in total (11158ms).
[10:06:22.394] <TB3>     INFO: Expecting 655360 events.
[10:06:34.041] <TB3>     INFO: 655360 events read in total (11120ms).
[10:06:34.112] <TB3>     INFO: Expecting 655360 events.
[10:06:45.739] <TB3>     INFO: 655360 events read in total (11101ms).
[10:06:45.815] <TB3>     INFO: Test took 187592ms.
[10:06:45.911] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:06:46.218] <TB3>     INFO: Expecting 655360 events.
[10:06:57.993] <TB3>     INFO: 655360 events read in total (11060ms).
[10:06:57.004] <TB3>     INFO: Expecting 655360 events.
[10:07:09.624] <TB3>     INFO: 655360 events read in total (11050ms).
[10:07:09.639] <TB3>     INFO: Expecting 655360 events.
[10:07:21.264] <TB3>     INFO: 655360 events read in total (11057ms).
[10:07:21.285] <TB3>     INFO: Expecting 655360 events.
[10:07:32.717] <TB3>     INFO: 655360 events read in total (10871ms).
[10:07:32.740] <TB3>     INFO: Expecting 655360 events.
[10:07:44.238] <TB3>     INFO: 655360 events read in total (10936ms).
[10:07:44.266] <TB3>     INFO: Expecting 655360 events.
[10:07:55.939] <TB3>     INFO: 655360 events read in total (11120ms).
[10:07:55.971] <TB3>     INFO: Expecting 655360 events.
[10:08:07.694] <TB3>     INFO: 655360 events read in total (11174ms).
[10:08:07.730] <TB3>     INFO: Expecting 655360 events.
[10:08:19.409] <TB3>     INFO: 655360 events read in total (11134ms).
[10:08:19.450] <TB3>     INFO: Expecting 655360 events.
[10:08:31.096] <TB3>     INFO: 655360 events read in total (11106ms).
[10:08:31.141] <TB3>     INFO: Expecting 655360 events.
[10:08:42.788] <TB3>     INFO: 655360 events read in total (11114ms).
[10:08:42.838] <TB3>     INFO: Expecting 655360 events.
[10:08:54.474] <TB3>     INFO: 655360 events read in total (11109ms).
[10:08:54.527] <TB3>     INFO: Expecting 655360 events.
[10:09:06.186] <TB3>     INFO: 655360 events read in total (11130ms).
[10:09:06.243] <TB3>     INFO: Expecting 655360 events.
[10:09:17.901] <TB3>     INFO: 655360 events read in total (11132ms).
[10:09:17.962] <TB3>     INFO: Expecting 655360 events.
[10:09:29.525] <TB3>     INFO: 655360 events read in total (11036ms).
[10:09:29.591] <TB3>     INFO: Expecting 655360 events.
[10:09:41.253] <TB3>     INFO: 655360 events read in total (11135ms).
[10:09:41.324] <TB3>     INFO: Expecting 655360 events.
[10:09:52.973] <TB3>     INFO: 655360 events read in total (11122ms).
[10:09:53.047] <TB3>     INFO: Test took 187136ms.
[10:09:53.222] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:09:53.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:09:53.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:09:53.224] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.225] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:09:53.225] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.225] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:09:53.225] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:09:53.226] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:09:53.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:09:53.227] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:09:53.228] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:09:53.230] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:09:53.230] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.238] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.246] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:09:53.254] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:09:53.261] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:09:53.268] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:09:53.275] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:09:53.282] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:09:53.290] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.297] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.304] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.311] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.318] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.326] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.334] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.341] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.348] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:09:53.355] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:09:53.362] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:09:53.370] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.377] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.384] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.391] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.398] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.405] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:09:53.412] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:09:53.420] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:09:53.450] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C0.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C1.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C2.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C3.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C4.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C5.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C6.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C7.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C8.dat
[10:09:53.451] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C9.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C10.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C11.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C12.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C13.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C14.dat
[10:09:53.452] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//dacParameters35_C15.dat
[10:09:53.799] <TB3>     INFO: Expecting 41600 events.
[10:09:57.641] <TB3>     INFO: 41600 events read in total (3127ms).
[10:09:57.642] <TB3>     INFO: Test took 4187ms.
[10:09:58.296] <TB3>     INFO: Expecting 41600 events.
[10:10:02.123] <TB3>     INFO: 41600 events read in total (3112ms).
[10:10:02.124] <TB3>     INFO: Test took 4173ms.
[10:10:02.777] <TB3>     INFO: Expecting 41600 events.
[10:10:06.599] <TB3>     INFO: 41600 events read in total (3107ms).
[10:10:06.600] <TB3>     INFO: Test took 4168ms.
[10:10:06.907] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:07.040] <TB3>     INFO: Expecting 2560 events.
[10:10:07.999] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:07.999] <TB3>     INFO: Test took 1092ms.
[10:10:07.002] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:08.507] <TB3>     INFO: Expecting 2560 events.
[10:10:09.468] <TB3>     INFO: 2560 events read in total (246ms).
[10:10:09.469] <TB3>     INFO: Test took 1467ms.
[10:10:09.471] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:09.979] <TB3>     INFO: Expecting 2560 events.
[10:10:10.939] <TB3>     INFO: 2560 events read in total (246ms).
[10:10:10.939] <TB3>     INFO: Test took 1468ms.
[10:10:10.941] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:11.448] <TB3>     INFO: Expecting 2560 events.
[10:10:12.407] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:12.408] <TB3>     INFO: Test took 1467ms.
[10:10:12.410] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:12.916] <TB3>     INFO: Expecting 2560 events.
[10:10:13.874] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:13.874] <TB3>     INFO: Test took 1464ms.
[10:10:13.877] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:14.383] <TB3>     INFO: Expecting 2560 events.
[10:10:15.342] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:15.342] <TB3>     INFO: Test took 1465ms.
[10:10:15.346] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:15.850] <TB3>     INFO: Expecting 2560 events.
[10:10:16.806] <TB3>     INFO: 2560 events read in total (241ms).
[10:10:16.807] <TB3>     INFO: Test took 1461ms.
[10:10:16.809] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:17.316] <TB3>     INFO: Expecting 2560 events.
[10:10:18.275] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:18.276] <TB3>     INFO: Test took 1468ms.
[10:10:18.279] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:18.784] <TB3>     INFO: Expecting 2560 events.
[10:10:19.743] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:19.743] <TB3>     INFO: Test took 1464ms.
[10:10:19.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:20.252] <TB3>     INFO: Expecting 2560 events.
[10:10:21.211] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:21.211] <TB3>     INFO: Test took 1466ms.
[10:10:21.214] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:21.720] <TB3>     INFO: Expecting 2560 events.
[10:10:22.679] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:22.680] <TB3>     INFO: Test took 1466ms.
[10:10:22.682] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:23.189] <TB3>     INFO: Expecting 2560 events.
[10:10:24.146] <TB3>     INFO: 2560 events read in total (242ms).
[10:10:24.146] <TB3>     INFO: Test took 1464ms.
[10:10:24.149] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:24.655] <TB3>     INFO: Expecting 2560 events.
[10:10:25.613] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:25.613] <TB3>     INFO: Test took 1464ms.
[10:10:25.616] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:26.124] <TB3>     INFO: Expecting 2560 events.
[10:10:27.083] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:27.083] <TB3>     INFO: Test took 1467ms.
[10:10:27.085] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:27.592] <TB3>     INFO: Expecting 2560 events.
[10:10:28.550] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:28.550] <TB3>     INFO: Test took 1465ms.
[10:10:28.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:29.059] <TB3>     INFO: Expecting 2560 events.
[10:10:30.017] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:30.018] <TB3>     INFO: Test took 1466ms.
[10:10:30.019] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:30.526] <TB3>     INFO: Expecting 2560 events.
[10:10:31.485] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:31.486] <TB3>     INFO: Test took 1467ms.
[10:10:31.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:31.996] <TB3>     INFO: Expecting 2560 events.
[10:10:32.956] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:32.956] <TB3>     INFO: Test took 1469ms.
[10:10:32.958] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:33.465] <TB3>     INFO: Expecting 2560 events.
[10:10:34.424] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:34.424] <TB3>     INFO: Test took 1466ms.
[10:10:34.426] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:34.933] <TB3>     INFO: Expecting 2560 events.
[10:10:35.893] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:35.893] <TB3>     INFO: Test took 1467ms.
[10:10:35.896] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:36.402] <TB3>     INFO: Expecting 2560 events.
[10:10:37.362] <TB3>     INFO: 2560 events read in total (245ms).
[10:10:37.362] <TB3>     INFO: Test took 1466ms.
[10:10:37.364] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:37.871] <TB3>     INFO: Expecting 2560 events.
[10:10:38.828] <TB3>     INFO: 2560 events read in total (242ms).
[10:10:38.829] <TB3>     INFO: Test took 1465ms.
[10:10:38.833] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:39.337] <TB3>     INFO: Expecting 2560 events.
[10:10:40.294] <TB3>     INFO: 2560 events read in total (242ms).
[10:10:40.294] <TB3>     INFO: Test took 1462ms.
[10:10:40.297] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:40.802] <TB3>     INFO: Expecting 2560 events.
[10:10:41.760] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:41.761] <TB3>     INFO: Test took 1465ms.
[10:10:41.764] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:42.270] <TB3>     INFO: Expecting 2560 events.
[10:10:43.228] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:43.228] <TB3>     INFO: Test took 1464ms.
[10:10:43.231] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:43.738] <TB3>     INFO: Expecting 2560 events.
[10:10:44.697] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:44.697] <TB3>     INFO: Test took 1467ms.
[10:10:44.699] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:45.206] <TB3>     INFO: Expecting 2560 events.
[10:10:46.168] <TB3>     INFO: 2560 events read in total (247ms).
[10:10:46.168] <TB3>     INFO: Test took 1469ms.
[10:10:46.170] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:46.677] <TB3>     INFO: Expecting 2560 events.
[10:10:47.638] <TB3>     INFO: 2560 events read in total (247ms).
[10:10:47.639] <TB3>     INFO: Test took 1469ms.
[10:10:47.641] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:48.147] <TB3>     INFO: Expecting 2560 events.
[10:10:49.106] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:49.107] <TB3>     INFO: Test took 1466ms.
[10:10:49.110] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:49.615] <TB3>     INFO: Expecting 2560 events.
[10:10:50.574] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:50.574] <TB3>     INFO: Test took 1465ms.
[10:10:50.576] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:51.083] <TB3>     INFO: Expecting 2560 events.
[10:10:52.042] <TB3>     INFO: 2560 events read in total (244ms).
[10:10:52.042] <TB3>     INFO: Test took 1466ms.
[10:10:52.045] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:10:52.551] <TB3>     INFO: Expecting 2560 events.
[10:10:53.509] <TB3>     INFO: 2560 events read in total (243ms).
[10:10:53.510] <TB3>     INFO: Test took 1465ms.
[10:10:54.537] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[10:10:54.537] <TB3>     INFO: PH scale (per ROC):    77  78  75  78  80  79  75  78  80  80  76  84  77  76  80  77
[10:10:54.537] <TB3>     INFO: PH offset (per ROC):  165 176 178 181 171 174 181 179 170 175 178 162 160 177 176 181
[10:10:54.715] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:10:54.718] <TB3>     INFO: ######################################################################
[10:10:54.718] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:10:54.718] <TB3>     INFO: ######################################################################
[10:10:54.718] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:10:54.735] <TB3>     INFO: scanning low vcal = 10
[10:10:55.078] <TB3>     INFO: Expecting 41600 events.
[10:10:58.812] <TB3>     INFO: 41600 events read in total (3019ms).
[10:10:58.812] <TB3>     INFO: Test took 4077ms.
[10:10:58.822] <TB3>     INFO: scanning low vcal = 20
[10:10:59.320] <TB3>     INFO: Expecting 41600 events.
[10:11:03.049] <TB3>     INFO: 41600 events read in total (3007ms).
[10:11:03.049] <TB3>     INFO: Test took 4227ms.
[10:11:03.052] <TB3>     INFO: scanning low vcal = 30
[10:11:03.558] <TB3>     INFO: Expecting 41600 events.
[10:11:07.336] <TB3>     INFO: 41600 events read in total (3063ms).
[10:11:07.337] <TB3>     INFO: Test took 4285ms.
[10:11:07.338] <TB3>     INFO: scanning low vcal = 40
[10:11:07.841] <TB3>     INFO: Expecting 41600 events.
[10:11:12.113] <TB3>     INFO: 41600 events read in total (3553ms).
[10:11:12.114] <TB3>     INFO: Test took 4776ms.
[10:11:12.118] <TB3>     INFO: scanning low vcal = 50
[10:11:12.540] <TB3>     INFO: Expecting 41600 events.
[10:11:16.814] <TB3>     INFO: 41600 events read in total (3559ms).
[10:11:16.815] <TB3>     INFO: Test took 4697ms.
[10:11:16.818] <TB3>     INFO: scanning low vcal = 60
[10:11:17.243] <TB3>     INFO: Expecting 41600 events.
[10:11:21.547] <TB3>     INFO: 41600 events read in total (3589ms).
[10:11:21.547] <TB3>     INFO: Test took 4729ms.
[10:11:21.550] <TB3>     INFO: scanning low vcal = 70
[10:11:21.974] <TB3>     INFO: Expecting 41600 events.
[10:11:26.238] <TB3>     INFO: 41600 events read in total (3550ms).
[10:11:26.239] <TB3>     INFO: Test took 4689ms.
[10:11:26.242] <TB3>     INFO: scanning low vcal = 80
[10:11:26.664] <TB3>     INFO: Expecting 41600 events.
[10:11:30.937] <TB3>     INFO: 41600 events read in total (3558ms).
[10:11:30.937] <TB3>     INFO: Test took 4695ms.
[10:11:30.940] <TB3>     INFO: scanning low vcal = 90
[10:11:31.365] <TB3>     INFO: Expecting 41600 events.
[10:11:35.662] <TB3>     INFO: 41600 events read in total (3582ms).
[10:11:35.663] <TB3>     INFO: Test took 4723ms.
[10:11:35.667] <TB3>     INFO: scanning low vcal = 100
[10:11:36.088] <TB3>     INFO: Expecting 41600 events.
[10:11:40.479] <TB3>     INFO: 41600 events read in total (3677ms).
[10:11:40.479] <TB3>     INFO: Test took 4812ms.
[10:11:40.483] <TB3>     INFO: scanning low vcal = 110
[10:11:40.903] <TB3>     INFO: Expecting 41600 events.
[10:11:45.151] <TB3>     INFO: 41600 events read in total (3533ms).
[10:11:45.152] <TB3>     INFO: Test took 4669ms.
[10:11:45.155] <TB3>     INFO: scanning low vcal = 120
[10:11:45.577] <TB3>     INFO: Expecting 41600 events.
[10:11:49.856] <TB3>     INFO: 41600 events read in total (3564ms).
[10:11:49.857] <TB3>     INFO: Test took 4702ms.
[10:11:49.860] <TB3>     INFO: scanning low vcal = 130
[10:11:50.282] <TB3>     INFO: Expecting 41600 events.
[10:11:54.536] <TB3>     INFO: 41600 events read in total (3539ms).
[10:11:54.537] <TB3>     INFO: Test took 4677ms.
[10:11:54.540] <TB3>     INFO: scanning low vcal = 140
[10:11:54.965] <TB3>     INFO: Expecting 41600 events.
[10:11:59.213] <TB3>     INFO: 41600 events read in total (3533ms).
[10:11:59.214] <TB3>     INFO: Test took 4674ms.
[10:11:59.217] <TB3>     INFO: scanning low vcal = 150
[10:11:59.640] <TB3>     INFO: Expecting 41600 events.
[10:12:03.901] <TB3>     INFO: 41600 events read in total (3546ms).
[10:12:03.901] <TB3>     INFO: Test took 4684ms.
[10:12:03.904] <TB3>     INFO: scanning low vcal = 160
[10:12:04.329] <TB3>     INFO: Expecting 41600 events.
[10:12:08.591] <TB3>     INFO: 41600 events read in total (3547ms).
[10:12:08.592] <TB3>     INFO: Test took 4688ms.
[10:12:08.595] <TB3>     INFO: scanning low vcal = 170
[10:12:09.016] <TB3>     INFO: Expecting 41600 events.
[10:12:13.281] <TB3>     INFO: 41600 events read in total (3550ms).
[10:12:13.283] <TB3>     INFO: Test took 4688ms.
[10:12:13.288] <TB3>     INFO: scanning low vcal = 180
[10:12:13.711] <TB3>     INFO: Expecting 41600 events.
[10:12:18.006] <TB3>     INFO: 41600 events read in total (3574ms).
[10:12:18.006] <TB3>     INFO: Test took 4718ms.
[10:12:18.009] <TB3>     INFO: scanning low vcal = 190
[10:12:18.440] <TB3>     INFO: Expecting 41600 events.
[10:12:22.871] <TB3>     INFO: 41600 events read in total (3716ms).
[10:12:22.872] <TB3>     INFO: Test took 4863ms.
[10:12:22.877] <TB3>     INFO: scanning low vcal = 200
[10:12:23.298] <TB3>     INFO: Expecting 41600 events.
[10:12:27.554] <TB3>     INFO: 41600 events read in total (3541ms).
[10:12:27.557] <TB3>     INFO: Test took 4680ms.
[10:12:27.560] <TB3>     INFO: scanning low vcal = 210
[10:12:27.989] <TB3>     INFO: Expecting 41600 events.
[10:12:32.242] <TB3>     INFO: 41600 events read in total (3538ms).
[10:12:32.243] <TB3>     INFO: Test took 4683ms.
[10:12:32.246] <TB3>     INFO: scanning low vcal = 220
[10:12:32.669] <TB3>     INFO: Expecting 41600 events.
[10:12:36.921] <TB3>     INFO: 41600 events read in total (3537ms).
[10:12:36.921] <TB3>     INFO: Test took 4675ms.
[10:12:36.924] <TB3>     INFO: scanning low vcal = 230
[10:12:37.349] <TB3>     INFO: Expecting 41600 events.
[10:12:41.596] <TB3>     INFO: 41600 events read in total (3532ms).
[10:12:41.597] <TB3>     INFO: Test took 4673ms.
[10:12:41.600] <TB3>     INFO: scanning low vcal = 240
[10:12:42.021] <TB3>     INFO: Expecting 41600 events.
[10:12:46.280] <TB3>     INFO: 41600 events read in total (3544ms).
[10:12:46.281] <TB3>     INFO: Test took 4681ms.
[10:12:46.284] <TB3>     INFO: scanning low vcal = 250
[10:12:46.708] <TB3>     INFO: Expecting 41600 events.
[10:12:50.971] <TB3>     INFO: 41600 events read in total (3548ms).
[10:12:50.971] <TB3>     INFO: Test took 4687ms.
[10:12:50.976] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:12:51.401] <TB3>     INFO: Expecting 41600 events.
[10:12:55.653] <TB3>     INFO: 41600 events read in total (3537ms).
[10:12:55.653] <TB3>     INFO: Test took 4677ms.
[10:12:55.657] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:12:56.080] <TB3>     INFO: Expecting 41600 events.
[10:13:00.358] <TB3>     INFO: 41600 events read in total (3561ms).
[10:13:00.359] <TB3>     INFO: Test took 4702ms.
[10:13:00.362] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:13:00.783] <TB3>     INFO: Expecting 41600 events.
[10:13:05.049] <TB3>     INFO: 41600 events read in total (3552ms).
[10:13:05.050] <TB3>     INFO: Test took 4687ms.
[10:13:05.053] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:13:05.476] <TB3>     INFO: Expecting 41600 events.
[10:13:09.741] <TB3>     INFO: 41600 events read in total (3549ms).
[10:13:09.742] <TB3>     INFO: Test took 4689ms.
[10:13:09.745] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:13:10.167] <TB3>     INFO: Expecting 41600 events.
[10:13:14.424] <TB3>     INFO: 41600 events read in total (3543ms).
[10:13:14.425] <TB3>     INFO: Test took 4680ms.
[10:13:14.972] <TB3>     INFO: PixTestGainPedestal::measure() done 
[10:13:14.976] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:13:14.976] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:13:14.976] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:13:14.976] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:13:14.977] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:13:14.977] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:13:14.977] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:13:14.977] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:13:14.977] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:13:14.978] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:13:53.090] <TB3>     INFO: PixTestGainPedestal::fit() done
[10:13:53.090] <TB3>     INFO: non-linearity mean:  0.949 0.961 0.960 0.963 0.963 0.948 0.962 0.959 0.959 0.963 0.951 0.960 0.958 0.964 0.955 0.961
[10:13:53.090] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.005 0.006 0.005 0.008 0.006 0.006 0.005 0.005 0.006 0.005 0.006 0.005 0.006 0.006
[10:13:53.090] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:13:53.113] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:13:53.136] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:13:53.158] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:13:53.181] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:13:53.204] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:13:53.227] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:13:53.250] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:13:53.272] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:13:53.295] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:13:53.318] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:13:53.341] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:13:53.364] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:13:53.387] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:13:53.410] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:13:53.432] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NM_FPIXTest-17C-Nebraska-160524-0845_2016-05-24_08h50m_1464097829//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:13:53.455] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[10:13:53.455] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:13:53.462] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:13:53.463] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:13:53.465] <TB3>     INFO: ######################################################################
[10:13:53.465] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:13:53.465] <TB3>     INFO: ######################################################################
[10:13:53.468] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:13:53.479] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:13:53.479] <TB3>     INFO:     run 1 of 1
[10:13:53.479] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:13:53.821] <TB3>     INFO: Expecting 3120000 events.
[10:14:43.190] <TB3>     INFO: 1250445 events read in total (48654ms).
[10:15:32.337] <TB3>     INFO: 2491180 events read in total (97802ms).
[10:15:57.092] <TB3>     INFO: 3120000 events read in total (122557ms).
[10:15:57.136] <TB3>     INFO: Test took 123658ms.
[10:15:57.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:15:57.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:15:58.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:16:00.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:16:01.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:16:03.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:16:04.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:16:06.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:16:07.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:16:09.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:16:10.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:16:12.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:16:13.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:16:14.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:16:16.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:16:17.824] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:16:19.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:16:20.675] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368029696
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7702, RMS = 2.42188
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3365, RMS = 2.01475
[10:16:20.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2624, RMS = 1.23082
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5416, RMS = 1.69227
[10:16:20.734] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2516, RMS = 1.4595
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4234, RMS = 1.50909
[10:16:20.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4477, RMS = 1.68685
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8983, RMS = 2.28822
[10:16:20.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:20.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:16:20.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0421, RMS = 1.54915
[10:16:20.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[10:16:20.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:16:20.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6514, RMS = 1.67602
[10:16:20.739] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4682, RMS = 1.20651
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6858, RMS = 1.61481
[10:16:20.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.481, RMS = 1.16182
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0898, RMS = 1.80044
[10:16:20.741] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9675, RMS = 1.76163
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1263, RMS = 1.44995
[10:16:20.742] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2147, RMS = 1.89006
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8703, RMS = 1.70856
[10:16:20.743] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5088, RMS = 2.14065
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2379, RMS = 2.16734
[10:16:20.744] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4409, RMS = 1.91517
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.371, RMS = 1.9085
[10:16:20.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[10:16:20.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:16:20.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9355, RMS = 1.28831
[10:16:20.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[10:16:20.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:16:20.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0207, RMS = 1.25688
[10:16:20.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.173, RMS = 1.20891
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2289, RMS = 1.17264
[10:16:20.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7485, RMS = 1.59884
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.348, RMS = 2.12229
[10:16:20.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5895, RMS = 1.67831
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1807, RMS = 1.84168
[10:16:20.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6178, RMS = 1.28777
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9879, RMS = 1.67293
[10:16:20.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:16:20.754] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[10:16:20.754] <TB3>     INFO: number of dead bumps (per ROC):   106    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:16:20.755] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:16:20.852] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:16:20.852] <TB3>     INFO: enter test to run
[10:16:20.852] <TB3>     INFO:   test:  no parameter change
[10:16:20.853] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[10:16:20.854] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[10:16:20.854] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[10:16:20.854] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:16:21.363] <TB3>    QUIET: Connection to board 24 closed.
[10:16:21.364] <TB3>     INFO: pXar: this is the end, my friend
[10:16:21.364] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
