#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Jan 30 11:54:51 2026
# Process ID         : 53479
# Current directory  : /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/vivado.jou
# Running On         : rick-g-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 9 7940HS w/ Radeon 780M Graphics
# CPU Frequency      : 3974.446 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15932 MB
# Swap memory        : 0 MB
# Total Virtual      : 15932 MB
# Available Virtual  : 8062 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rickg/Desktop/AXISearch/ip_repo/my_pwm_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_my_pwm_ip_0_1/design_1_my_pwm_ip_0_1.dcp' for cell 'design_1_i/my_pwm_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1803.543 ; gain = 0.000 ; free physical = 2604 ; free virtual = 7042
INFO: [Netlist 29-17] Analyzing 292 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:94]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:102]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:112]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:139]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc:145]
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:54]
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.srcs/constrs_1/new/pwm_constr.xdc]
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.srcs/constrs_1/new/pwm_constr.xdc]
Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:62]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:64]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:98]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:130]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:132]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:138]
Finished Parsing XDC File [/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-1714] 50 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.852 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6499
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

28 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2540.887 ; gain = 984.750 ; free physical = 2047 ; free virtual = 6499
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2555.727 ; gain = 14.840 ; free physical = 1966 ; free virtual = 6419

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2555.727 ; gain = 0.000 ; free physical = 1966 ; free virtual = 6418

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Phase 1 Initialization | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d976f95b

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2041c5456

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Retarget | Checksum: 2041c5456
INFO: [Opt 31-389] Phase Retarget created 56 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Retarget, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2053e9158

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Constant propagation | Checksum: 2053e9158
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 55 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Phase 5 Sweep | Checksum: 1b84820ce

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2877.711 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Sweep | Checksum: 1b84820ce
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 184 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 216124384

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080
BUFG optimization | Checksum: 216124384
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 216124384

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080
Shift Register Optimization | Checksum: 216124384
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 216124384

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080
Post Processing Netlist | Checksum: 216124384
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 230987f80

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.727 ; gain = 0.000 ; free physical = 1628 ; free virtual = 6080
Phase 9.2 Verifying Netlist Connectivity | Checksum: 230987f80

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080
Phase 9 Finalization | Checksum: 230987f80

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              56  |              84  |                                             83  |
|  Constant propagation         |               7  |              55  |                                             81  |
|  Sweep                        |               0  |             184  |                                            101  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 230987f80

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2909.727 ; gain = 32.016 ; free physical = 1628 ; free virtual = 6080

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 17b299d5e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1496 ; free virtual = 5950
Ending Power Optimization Task | Checksum: 17b299d5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3209.648 ; gain = 299.922 ; free physical = 1496 ; free virtual = 5950

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20f111003

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1496 ; free virtual = 5949
Ending Final Cleanup Task | Checksum: 20f111003

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1496 ; free virtual = 5949

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1496 ; free virtual = 5949
Ending Netlist Obfuscation Task | Checksum: 20f111003

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1496 ; free virtual = 5949
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3209.648 ; gain = 668.762 ; free physical = 1496 ; free virtual = 5949
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5936
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5936
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1482 ; free virtual = 5936
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1481 ; free virtual = 5934
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1481 ; free virtual = 5934
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1479 ; free virtual = 5933
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1479 ; free virtual = 5933
INFO: [Common 17-1381] The checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1487 ; free virtual = 5943
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10fd834cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1487 ; free virtual = 5943
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1487 ; free virtual = 5943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d86a4043

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1487 ; free virtual = 5943

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bda2ae65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1494 ; free virtual = 5950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bda2ae65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1494 ; free virtual = 5950
Phase 1 Placer Initialization | Checksum: 1bda2ae65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1494 ; free virtual = 5950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b18ab1e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1481 ; free virtual = 5937

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2473e0609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1513 ; free virtual = 5968

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2473e0609

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1513 ; free virtual = 5968

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 211d16e9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1540 ; free virtual = 5995

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a48ce421

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1538 ; free virtual = 5994

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 154 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 73 nets or LUTs. Breaked 0 LUT, combined 73 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1534 ; free virtual = 5989

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             73  |                    73  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             73  |                    73  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 210b909b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1534 ; free virtual = 5989
Phase 2.5 Global Place Phase2 | Checksum: 13dbced52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988
Phase 2 Global Placement | Checksum: 13dbced52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20db6d16b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196710835

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11be934ae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de73d867

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1533 ; free virtual = 5988

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d7ae2752

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a901f452

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b7a064cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Phase 3 Detail Placement | Checksum: 1b7a064cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e8481ac6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.046 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d793b03b

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 222149e4b

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e8481ac6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.046. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a48e21cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Phase 4.1 Post Commit Optimization | Checksum: 1a48e21cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a48e21cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a48e21cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Phase 4.3 Placer Reporting | Checksum: 1a48e21cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1ea7735

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
Ending Placer Task | Checksum: 13038187b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1531 ; free virtual = 5987
97 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1490 ; free virtual = 5945
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1459 ; free virtual = 5915
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1459 ; free virtual = 5915
Wrote PlaceDB: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5917
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5917
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5918
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1458 ; free virtual = 5918
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1450 ; free virtual = 5911
Write Physdb Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1450 ; free virtual = 5911
INFO: [Common 17-1381] The checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5914
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.046 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5915
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5919
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5919
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5919
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5919
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5920
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1457 ; free virtual = 5920
INFO: [Common 17-1381] The checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f9f3d2d3 ConstDB: 0 ShapeSum: 204ad2b8 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: fcb408a2 | NumContArr: 9080fd18 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 31286faf4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1355 ; free virtual = 5815

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 31286faf4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1355 ; free virtual = 5815

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 31286faf4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1356 ; free virtual = 5816
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c14491e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1325 ; free virtual = 5785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.135  | TNS=0.000  | WHS=-0.223 | THS=-107.186|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 154e23056

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1325 ; free virtual = 5785

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00227814 %
  Global Horizontal Routing Utilization  = 0.00211291 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3127
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fad95535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1317 ; free virtual = 5777

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1fad95535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3209.648 ; gain = 0.000 ; free physical = 1317 ; free virtual = 5777

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 250900779

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1239 ; free virtual = 5699
Phase 4 Initial Routing | Checksum: 250900779

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1239 ; free virtual = 5699

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.891  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26ffd4d54

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
Phase 5 Rip-up And Reroute | Checksum: 26ffd4d54

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2366818fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.891  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2366818fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2366818fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
Phase 6 Delay and Skew Optimization | Checksum: 2366818fc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.891  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ef6f8751

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
Phase 7 Post Hold Fix | Checksum: 2ef6f8751

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.991612 %
  Global Horizontal Routing Utilization  = 1.2429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ef6f8751

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ef6f8751

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2666c2735

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2666c2735

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.891  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2666c2735

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
Total Elapsed time in route_design: 13.03 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b74e8f89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b74e8f89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3264.668 ; gain = 55.020 ; free physical = 1240 ; free virtual = 5700
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5637
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5640
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1169 ; free virtual = 5640
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5640
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5641
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5642
Write Physdb Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3376.402 ; gain = 0.000 ; free physical = 1168 ; free virtual = 5642
INFO: [Common 17-1381] The checkpoint '/home/rickg/Desktop/AXISearch/pwm_ip_demo/pwm_ip_demo.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3624.480 ; gain = 160.035 ; free physical = 876 ; free virtual = 5353
INFO: [Common 17-206] Exiting Vivado at Fri Jan 30 11:55:58 2026...
