# Latches-and-Flip-Flops
Generating basic D-Latch, SR-Latch, and flip-flops in SystemVerilog

1) Generating a clocked SR-latch with active low S, R, and Clock inputs.



