#  Generic Template
## Net fpga_0_Generic_IIC_Bus_1_Sda_pin LOC=;
## Net fpga_0_Generic_IIC_Bus_1_Scl_pin LOC=;
## Net fpga_0_RS232_RX_pin LOC=;
## Net fpga_0_RS232_TX_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<0> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<1> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<2> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<3> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<4> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<5> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<6> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<7> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<8> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<9> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<10> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<11> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_addr_pin<12> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_ba_pin<0> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_ba_pin<1> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_ba_pin<2> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_ras_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_cas_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_we_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_cke_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_clk_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_clk_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<0> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<1> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<2> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<3> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<4> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<5> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<6> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<7> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<8> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<9> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<10> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<11> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<12> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<13> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<14> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dq_pin<15> LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dqs_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_dqs_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_udqs_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_udqs_n_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_udm_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_ldm_pin LOC=;
## Net fpga_0_MCB_DDR2_mcbx_dram_odt_pin LOC=;
Net fpga_0_clk_1_sys_clk_pin TNM_NET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;
## Net fpga_0_clk_1_sys_clk_pin LOC=;
Net fpga_0_rst_1_sys_rst_pin TIG;
## Net fpga_0_rst_1_sys_rst_pin LOC=;
