# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ch7_3_SevenSegDisp.gen/sources_1/bd/design_1/ipshared/6dcf" \
"../../../../ch7_3_SevenSegDisp.srcs/sources_1/new/driver7seg.v" \
"../../../../ch7_3_SevenSegDisp.srcs/sim_1/new/sevenSeg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
