HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:spi_rx
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 1 of cur_clk[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||spi_rx.srr(36);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/36||spi_clk.v(30);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\hdl\spi_clk.v'/linenumber/30
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] which controls 30 sequential elements including SPICTL.cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||spi_rx.srr(133);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/133||spi_ctl.v(39);liberoaction://cross_probe/hdl/file/'c:\pid project\spi_recieveer\hdl\spi_ctl.v'/linenumber/39
Implementation;Synthesis|| MT530 ||@W:Found inferred clock spi_rx|clk which controls 7 sequential elements including SPICLK.counter[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||spi_rx.srr(134);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/134||spi_clk.v(30);liberoaction://cross_probe/hdl/file/'c:\pid project\spi_recieveer\hdl\spi_clk.v'/linenumber/30
Implementation;Synthesis|| MO160 ||@W:Register bit PTS.sr[0] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||spi_rx.srr(194);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/194||spi_pts.v(34);liberoaction://cross_probe/hdl/file/'c:\pid project\spi_recieveer\hdl\spi_pts.v'/linenumber/34
Implementation;Synthesis|| MO160 ||@W:Register bit PTS.sr[1] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||spi_rx.srr(195);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/195||spi_pts.v(34);liberoaction://cross_probe/hdl/file/'c:\pid project\spi_recieveer\hdl\spi_pts.v'/linenumber/34
Implementation;Synthesis|| MO160 ||@W:Register bit PTS.sr[2] (in view view:work.spi_rx(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||spi_rx.srr(196);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/196||spi_pts.v(34);liberoaction://cross_probe/hdl/file/'c:\pid project\spi_recieveer\hdl\spi_pts.v'/linenumber/34
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_rx|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"||spi_rx.srr(277);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/277||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:SPICLK.cur_clk[0]"||spi_rx.srr(278);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/278||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||spi_rx.srr(294);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/294||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||spi_rx.srr(296);liberoaction://cross_probe/hdl/file/'C:\PID Project\SPI_recieveer\synthesis\spi_rx.srr'/linenumber/296||null;null
Implementation;Compile;RootName:spi_rx
Implementation;Compile||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||spi_rx_compile_log.rpt;liberoaction://open_report/file/spi_rx_compile_log.rpt||(null);(null)
