-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dmatmult is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of dmatmult is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dmatmult,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419000,HLS_SYN_LAT=4460,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=1280,HLS_SYN_FF=119419,HLS_SYN_LUT=98132,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out_vector_M_real_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_imag_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rxmat_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_0_ce0 : STD_LOGIC;
    signal rxmat_M_real_0_we0 : STD_LOGIC;
    signal rxmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_ce1 : STD_LOGIC;
    signal rxmat_M_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_1_ce0 : STD_LOGIC;
    signal rxmat_M_real_1_we0 : STD_LOGIC;
    signal rxmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_ce1 : STD_LOGIC;
    signal rxmat_M_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_2_ce0 : STD_LOGIC;
    signal rxmat_M_real_2_we0 : STD_LOGIC;
    signal rxmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_ce1 : STD_LOGIC;
    signal rxmat_M_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_3_ce0 : STD_LOGIC;
    signal rxmat_M_real_3_we0 : STD_LOGIC;
    signal rxmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_ce1 : STD_LOGIC;
    signal rxmat_M_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_4_ce0 : STD_LOGIC;
    signal rxmat_M_real_4_we0 : STD_LOGIC;
    signal rxmat_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_ce1 : STD_LOGIC;
    signal rxmat_M_real_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_5_ce0 : STD_LOGIC;
    signal rxmat_M_real_5_we0 : STD_LOGIC;
    signal rxmat_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_ce1 : STD_LOGIC;
    signal rxmat_M_real_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_6_ce0 : STD_LOGIC;
    signal rxmat_M_real_6_we0 : STD_LOGIC;
    signal rxmat_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_ce1 : STD_LOGIC;
    signal rxmat_M_real_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_7_ce0 : STD_LOGIC;
    signal rxmat_M_real_7_we0 : STD_LOGIC;
    signal rxmat_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_ce1 : STD_LOGIC;
    signal rxmat_M_real_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_8_ce0 : STD_LOGIC;
    signal rxmat_M_real_8_we0 : STD_LOGIC;
    signal rxmat_M_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_ce1 : STD_LOGIC;
    signal rxmat_M_real_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_9_ce0 : STD_LOGIC;
    signal rxmat_M_real_9_we0 : STD_LOGIC;
    signal rxmat_M_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_ce1 : STD_LOGIC;
    signal rxmat_M_real_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_10_ce0 : STD_LOGIC;
    signal rxmat_M_real_10_we0 : STD_LOGIC;
    signal rxmat_M_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_ce1 : STD_LOGIC;
    signal rxmat_M_real_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_11_ce0 : STD_LOGIC;
    signal rxmat_M_real_11_we0 : STD_LOGIC;
    signal rxmat_M_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_ce1 : STD_LOGIC;
    signal rxmat_M_real_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_12_ce0 : STD_LOGIC;
    signal rxmat_M_real_12_we0 : STD_LOGIC;
    signal rxmat_M_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_ce1 : STD_LOGIC;
    signal rxmat_M_real_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_13_ce0 : STD_LOGIC;
    signal rxmat_M_real_13_we0 : STD_LOGIC;
    signal rxmat_M_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_ce1 : STD_LOGIC;
    signal rxmat_M_real_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_14_ce0 : STD_LOGIC;
    signal rxmat_M_real_14_we0 : STD_LOGIC;
    signal rxmat_M_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_ce1 : STD_LOGIC;
    signal rxmat_M_real_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_15_ce0 : STD_LOGIC;
    signal rxmat_M_real_15_we0 : STD_LOGIC;
    signal rxmat_M_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_ce1 : STD_LOGIC;
    signal rxmat_M_real_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_16_ce0 : STD_LOGIC;
    signal rxmat_M_real_16_we0 : STD_LOGIC;
    signal rxmat_M_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_ce1 : STD_LOGIC;
    signal rxmat_M_real_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_17_ce0 : STD_LOGIC;
    signal rxmat_M_real_17_we0 : STD_LOGIC;
    signal rxmat_M_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_ce1 : STD_LOGIC;
    signal rxmat_M_real_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_18_ce0 : STD_LOGIC;
    signal rxmat_M_real_18_we0 : STD_LOGIC;
    signal rxmat_M_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_ce1 : STD_LOGIC;
    signal rxmat_M_real_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_19_ce0 : STD_LOGIC;
    signal rxmat_M_real_19_we0 : STD_LOGIC;
    signal rxmat_M_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_ce1 : STD_LOGIC;
    signal rxmat_M_real_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_20_ce0 : STD_LOGIC;
    signal rxmat_M_real_20_we0 : STD_LOGIC;
    signal rxmat_M_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_ce1 : STD_LOGIC;
    signal rxmat_M_real_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_21_ce0 : STD_LOGIC;
    signal rxmat_M_real_21_we0 : STD_LOGIC;
    signal rxmat_M_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_ce1 : STD_LOGIC;
    signal rxmat_M_real_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_22_ce0 : STD_LOGIC;
    signal rxmat_M_real_22_we0 : STD_LOGIC;
    signal rxmat_M_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_ce1 : STD_LOGIC;
    signal rxmat_M_real_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_23_ce0 : STD_LOGIC;
    signal rxmat_M_real_23_we0 : STD_LOGIC;
    signal rxmat_M_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_ce1 : STD_LOGIC;
    signal rxmat_M_real_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_24_ce0 : STD_LOGIC;
    signal rxmat_M_real_24_we0 : STD_LOGIC;
    signal rxmat_M_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_ce1 : STD_LOGIC;
    signal rxmat_M_real_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_25_ce0 : STD_LOGIC;
    signal rxmat_M_real_25_we0 : STD_LOGIC;
    signal rxmat_M_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_ce1 : STD_LOGIC;
    signal rxmat_M_real_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_26_ce0 : STD_LOGIC;
    signal rxmat_M_real_26_we0 : STD_LOGIC;
    signal rxmat_M_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_ce1 : STD_LOGIC;
    signal rxmat_M_real_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_27_ce0 : STD_LOGIC;
    signal rxmat_M_real_27_we0 : STD_LOGIC;
    signal rxmat_M_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_ce1 : STD_LOGIC;
    signal rxmat_M_real_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_28_ce0 : STD_LOGIC;
    signal rxmat_M_real_28_we0 : STD_LOGIC;
    signal rxmat_M_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_ce1 : STD_LOGIC;
    signal rxmat_M_real_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_29_ce0 : STD_LOGIC;
    signal rxmat_M_real_29_we0 : STD_LOGIC;
    signal rxmat_M_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_ce1 : STD_LOGIC;
    signal rxmat_M_real_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_30_ce0 : STD_LOGIC;
    signal rxmat_M_real_30_we0 : STD_LOGIC;
    signal rxmat_M_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_ce1 : STD_LOGIC;
    signal rxmat_M_real_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_real_31_ce0 : STD_LOGIC;
    signal rxmat_M_real_31_we0 : STD_LOGIC;
    signal rxmat_M_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_ce1 : STD_LOGIC;
    signal rxmat_M_real_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_0_ce0 : STD_LOGIC;
    signal rxmat_M_imag_0_we0 : STD_LOGIC;
    signal rxmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_ce1 : STD_LOGIC;
    signal rxmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_1_ce0 : STD_LOGIC;
    signal rxmat_M_imag_1_we0 : STD_LOGIC;
    signal rxmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_ce1 : STD_LOGIC;
    signal rxmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_2_ce0 : STD_LOGIC;
    signal rxmat_M_imag_2_we0 : STD_LOGIC;
    signal rxmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_ce1 : STD_LOGIC;
    signal rxmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_3_ce0 : STD_LOGIC;
    signal rxmat_M_imag_3_we0 : STD_LOGIC;
    signal rxmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_ce1 : STD_LOGIC;
    signal rxmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_4_ce0 : STD_LOGIC;
    signal rxmat_M_imag_4_we0 : STD_LOGIC;
    signal rxmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_ce1 : STD_LOGIC;
    signal rxmat_M_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_5_ce0 : STD_LOGIC;
    signal rxmat_M_imag_5_we0 : STD_LOGIC;
    signal rxmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_ce1 : STD_LOGIC;
    signal rxmat_M_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_6_ce0 : STD_LOGIC;
    signal rxmat_M_imag_6_we0 : STD_LOGIC;
    signal rxmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_ce1 : STD_LOGIC;
    signal rxmat_M_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_7_ce0 : STD_LOGIC;
    signal rxmat_M_imag_7_we0 : STD_LOGIC;
    signal rxmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_ce1 : STD_LOGIC;
    signal rxmat_M_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_8_ce0 : STD_LOGIC;
    signal rxmat_M_imag_8_we0 : STD_LOGIC;
    signal rxmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_ce1 : STD_LOGIC;
    signal rxmat_M_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_9_ce0 : STD_LOGIC;
    signal rxmat_M_imag_9_we0 : STD_LOGIC;
    signal rxmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_ce1 : STD_LOGIC;
    signal rxmat_M_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_10_ce0 : STD_LOGIC;
    signal rxmat_M_imag_10_we0 : STD_LOGIC;
    signal rxmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_ce1 : STD_LOGIC;
    signal rxmat_M_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_11_ce0 : STD_LOGIC;
    signal rxmat_M_imag_11_we0 : STD_LOGIC;
    signal rxmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_ce1 : STD_LOGIC;
    signal rxmat_M_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_12_ce0 : STD_LOGIC;
    signal rxmat_M_imag_12_we0 : STD_LOGIC;
    signal rxmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_ce1 : STD_LOGIC;
    signal rxmat_M_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_13_ce0 : STD_LOGIC;
    signal rxmat_M_imag_13_we0 : STD_LOGIC;
    signal rxmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_ce1 : STD_LOGIC;
    signal rxmat_M_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_14_ce0 : STD_LOGIC;
    signal rxmat_M_imag_14_we0 : STD_LOGIC;
    signal rxmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_ce1 : STD_LOGIC;
    signal rxmat_M_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_15_ce0 : STD_LOGIC;
    signal rxmat_M_imag_15_we0 : STD_LOGIC;
    signal rxmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_ce1 : STD_LOGIC;
    signal rxmat_M_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_16_ce0 : STD_LOGIC;
    signal rxmat_M_imag_16_we0 : STD_LOGIC;
    signal rxmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_ce1 : STD_LOGIC;
    signal rxmat_M_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_17_ce0 : STD_LOGIC;
    signal rxmat_M_imag_17_we0 : STD_LOGIC;
    signal rxmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_ce1 : STD_LOGIC;
    signal rxmat_M_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_18_ce0 : STD_LOGIC;
    signal rxmat_M_imag_18_we0 : STD_LOGIC;
    signal rxmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_ce1 : STD_LOGIC;
    signal rxmat_M_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_19_ce0 : STD_LOGIC;
    signal rxmat_M_imag_19_we0 : STD_LOGIC;
    signal rxmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_ce1 : STD_LOGIC;
    signal rxmat_M_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_20_ce0 : STD_LOGIC;
    signal rxmat_M_imag_20_we0 : STD_LOGIC;
    signal rxmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_ce1 : STD_LOGIC;
    signal rxmat_M_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_21_ce0 : STD_LOGIC;
    signal rxmat_M_imag_21_we0 : STD_LOGIC;
    signal rxmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_ce1 : STD_LOGIC;
    signal rxmat_M_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_22_ce0 : STD_LOGIC;
    signal rxmat_M_imag_22_we0 : STD_LOGIC;
    signal rxmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_ce1 : STD_LOGIC;
    signal rxmat_M_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_23_ce0 : STD_LOGIC;
    signal rxmat_M_imag_23_we0 : STD_LOGIC;
    signal rxmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_ce1 : STD_LOGIC;
    signal rxmat_M_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_24_ce0 : STD_LOGIC;
    signal rxmat_M_imag_24_we0 : STD_LOGIC;
    signal rxmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_ce1 : STD_LOGIC;
    signal rxmat_M_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_25_ce0 : STD_LOGIC;
    signal rxmat_M_imag_25_we0 : STD_LOGIC;
    signal rxmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_ce1 : STD_LOGIC;
    signal rxmat_M_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_26_ce0 : STD_LOGIC;
    signal rxmat_M_imag_26_we0 : STD_LOGIC;
    signal rxmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_ce1 : STD_LOGIC;
    signal rxmat_M_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_27_ce0 : STD_LOGIC;
    signal rxmat_M_imag_27_we0 : STD_LOGIC;
    signal rxmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_ce1 : STD_LOGIC;
    signal rxmat_M_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_28_ce0 : STD_LOGIC;
    signal rxmat_M_imag_28_we0 : STD_LOGIC;
    signal rxmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_ce1 : STD_LOGIC;
    signal rxmat_M_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_29_ce0 : STD_LOGIC;
    signal rxmat_M_imag_29_we0 : STD_LOGIC;
    signal rxmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_ce1 : STD_LOGIC;
    signal rxmat_M_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_30_ce0 : STD_LOGIC;
    signal rxmat_M_imag_30_we0 : STD_LOGIC;
    signal rxmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_ce1 : STD_LOGIC;
    signal rxmat_M_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rxmat_M_imag_31_ce0 : STD_LOGIC;
    signal rxmat_M_imag_31_we0 : STD_LOGIC;
    signal rxmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_ce1 : STD_LOGIC;
    signal rxmat_M_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_0_ce0 : STD_LOGIC;
    signal xmat_M_real_0_we0 : STD_LOGIC;
    signal xmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_0_ce1 : STD_LOGIC;
    signal xmat_M_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_1_ce0 : STD_LOGIC;
    signal xmat_M_real_1_we0 : STD_LOGIC;
    signal xmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_1_ce1 : STD_LOGIC;
    signal xmat_M_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_2_ce0 : STD_LOGIC;
    signal xmat_M_real_2_we0 : STD_LOGIC;
    signal xmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_2_ce1 : STD_LOGIC;
    signal xmat_M_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_3_ce0 : STD_LOGIC;
    signal xmat_M_real_3_we0 : STD_LOGIC;
    signal xmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_3_ce1 : STD_LOGIC;
    signal xmat_M_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_4_ce0 : STD_LOGIC;
    signal xmat_M_real_4_we0 : STD_LOGIC;
    signal xmat_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_4_ce1 : STD_LOGIC;
    signal xmat_M_real_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_5_ce0 : STD_LOGIC;
    signal xmat_M_real_5_we0 : STD_LOGIC;
    signal xmat_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_5_ce1 : STD_LOGIC;
    signal xmat_M_real_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_6_ce0 : STD_LOGIC;
    signal xmat_M_real_6_we0 : STD_LOGIC;
    signal xmat_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_6_ce1 : STD_LOGIC;
    signal xmat_M_real_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_7_ce0 : STD_LOGIC;
    signal xmat_M_real_7_we0 : STD_LOGIC;
    signal xmat_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_7_ce1 : STD_LOGIC;
    signal xmat_M_real_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_8_ce0 : STD_LOGIC;
    signal xmat_M_real_8_we0 : STD_LOGIC;
    signal xmat_M_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_8_ce1 : STD_LOGIC;
    signal xmat_M_real_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_9_ce0 : STD_LOGIC;
    signal xmat_M_real_9_we0 : STD_LOGIC;
    signal xmat_M_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_9_ce1 : STD_LOGIC;
    signal xmat_M_real_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_10_ce0 : STD_LOGIC;
    signal xmat_M_real_10_we0 : STD_LOGIC;
    signal xmat_M_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_10_ce1 : STD_LOGIC;
    signal xmat_M_real_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_11_ce0 : STD_LOGIC;
    signal xmat_M_real_11_we0 : STD_LOGIC;
    signal xmat_M_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_11_ce1 : STD_LOGIC;
    signal xmat_M_real_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_12_ce0 : STD_LOGIC;
    signal xmat_M_real_12_we0 : STD_LOGIC;
    signal xmat_M_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_12_ce1 : STD_LOGIC;
    signal xmat_M_real_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_13_ce0 : STD_LOGIC;
    signal xmat_M_real_13_we0 : STD_LOGIC;
    signal xmat_M_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_13_ce1 : STD_LOGIC;
    signal xmat_M_real_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_14_ce0 : STD_LOGIC;
    signal xmat_M_real_14_we0 : STD_LOGIC;
    signal xmat_M_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_14_ce1 : STD_LOGIC;
    signal xmat_M_real_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_15_ce0 : STD_LOGIC;
    signal xmat_M_real_15_we0 : STD_LOGIC;
    signal xmat_M_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_15_ce1 : STD_LOGIC;
    signal xmat_M_real_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_16_ce0 : STD_LOGIC;
    signal xmat_M_real_16_we0 : STD_LOGIC;
    signal xmat_M_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_16_ce1 : STD_LOGIC;
    signal xmat_M_real_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_17_ce0 : STD_LOGIC;
    signal xmat_M_real_17_we0 : STD_LOGIC;
    signal xmat_M_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_17_ce1 : STD_LOGIC;
    signal xmat_M_real_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_18_ce0 : STD_LOGIC;
    signal xmat_M_real_18_we0 : STD_LOGIC;
    signal xmat_M_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_18_ce1 : STD_LOGIC;
    signal xmat_M_real_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_19_ce0 : STD_LOGIC;
    signal xmat_M_real_19_we0 : STD_LOGIC;
    signal xmat_M_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_19_ce1 : STD_LOGIC;
    signal xmat_M_real_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_20_ce0 : STD_LOGIC;
    signal xmat_M_real_20_we0 : STD_LOGIC;
    signal xmat_M_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_20_ce1 : STD_LOGIC;
    signal xmat_M_real_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_21_ce0 : STD_LOGIC;
    signal xmat_M_real_21_we0 : STD_LOGIC;
    signal xmat_M_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_21_ce1 : STD_LOGIC;
    signal xmat_M_real_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_22_ce0 : STD_LOGIC;
    signal xmat_M_real_22_we0 : STD_LOGIC;
    signal xmat_M_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_22_ce1 : STD_LOGIC;
    signal xmat_M_real_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_23_ce0 : STD_LOGIC;
    signal xmat_M_real_23_we0 : STD_LOGIC;
    signal xmat_M_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_23_ce1 : STD_LOGIC;
    signal xmat_M_real_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_24_ce0 : STD_LOGIC;
    signal xmat_M_real_24_we0 : STD_LOGIC;
    signal xmat_M_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_24_ce1 : STD_LOGIC;
    signal xmat_M_real_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_25_ce0 : STD_LOGIC;
    signal xmat_M_real_25_we0 : STD_LOGIC;
    signal xmat_M_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_25_ce1 : STD_LOGIC;
    signal xmat_M_real_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_26_ce0 : STD_LOGIC;
    signal xmat_M_real_26_we0 : STD_LOGIC;
    signal xmat_M_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_26_ce1 : STD_LOGIC;
    signal xmat_M_real_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_27_ce0 : STD_LOGIC;
    signal xmat_M_real_27_we0 : STD_LOGIC;
    signal xmat_M_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_27_ce1 : STD_LOGIC;
    signal xmat_M_real_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_28_ce0 : STD_LOGIC;
    signal xmat_M_real_28_we0 : STD_LOGIC;
    signal xmat_M_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_28_ce1 : STD_LOGIC;
    signal xmat_M_real_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_29_ce0 : STD_LOGIC;
    signal xmat_M_real_29_we0 : STD_LOGIC;
    signal xmat_M_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_29_ce1 : STD_LOGIC;
    signal xmat_M_real_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_30_ce0 : STD_LOGIC;
    signal xmat_M_real_30_we0 : STD_LOGIC;
    signal xmat_M_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_30_ce1 : STD_LOGIC;
    signal xmat_M_real_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_real_31_ce0 : STD_LOGIC;
    signal xmat_M_real_31_we0 : STD_LOGIC;
    signal xmat_M_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_real_31_ce1 : STD_LOGIC;
    signal xmat_M_real_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_0_ce0 : STD_LOGIC;
    signal xmat_M_imag_0_we0 : STD_LOGIC;
    signal xmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_ce1 : STD_LOGIC;
    signal xmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_1_ce0 : STD_LOGIC;
    signal xmat_M_imag_1_we0 : STD_LOGIC;
    signal xmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_ce1 : STD_LOGIC;
    signal xmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_2_ce0 : STD_LOGIC;
    signal xmat_M_imag_2_we0 : STD_LOGIC;
    signal xmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_ce1 : STD_LOGIC;
    signal xmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_3_ce0 : STD_LOGIC;
    signal xmat_M_imag_3_we0 : STD_LOGIC;
    signal xmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_ce1 : STD_LOGIC;
    signal xmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_4_ce0 : STD_LOGIC;
    signal xmat_M_imag_4_we0 : STD_LOGIC;
    signal xmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_ce1 : STD_LOGIC;
    signal xmat_M_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_5_ce0 : STD_LOGIC;
    signal xmat_M_imag_5_we0 : STD_LOGIC;
    signal xmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_ce1 : STD_LOGIC;
    signal xmat_M_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_6_ce0 : STD_LOGIC;
    signal xmat_M_imag_6_we0 : STD_LOGIC;
    signal xmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_ce1 : STD_LOGIC;
    signal xmat_M_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_7_ce0 : STD_LOGIC;
    signal xmat_M_imag_7_we0 : STD_LOGIC;
    signal xmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_ce1 : STD_LOGIC;
    signal xmat_M_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_8_ce0 : STD_LOGIC;
    signal xmat_M_imag_8_we0 : STD_LOGIC;
    signal xmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_ce1 : STD_LOGIC;
    signal xmat_M_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_9_ce0 : STD_LOGIC;
    signal xmat_M_imag_9_we0 : STD_LOGIC;
    signal xmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_ce1 : STD_LOGIC;
    signal xmat_M_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_10_ce0 : STD_LOGIC;
    signal xmat_M_imag_10_we0 : STD_LOGIC;
    signal xmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_ce1 : STD_LOGIC;
    signal xmat_M_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_11_ce0 : STD_LOGIC;
    signal xmat_M_imag_11_we0 : STD_LOGIC;
    signal xmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_ce1 : STD_LOGIC;
    signal xmat_M_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_12_ce0 : STD_LOGIC;
    signal xmat_M_imag_12_we0 : STD_LOGIC;
    signal xmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_ce1 : STD_LOGIC;
    signal xmat_M_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_13_ce0 : STD_LOGIC;
    signal xmat_M_imag_13_we0 : STD_LOGIC;
    signal xmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_ce1 : STD_LOGIC;
    signal xmat_M_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_14_ce0 : STD_LOGIC;
    signal xmat_M_imag_14_we0 : STD_LOGIC;
    signal xmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_ce1 : STD_LOGIC;
    signal xmat_M_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_15_ce0 : STD_LOGIC;
    signal xmat_M_imag_15_we0 : STD_LOGIC;
    signal xmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_ce1 : STD_LOGIC;
    signal xmat_M_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_16_ce0 : STD_LOGIC;
    signal xmat_M_imag_16_we0 : STD_LOGIC;
    signal xmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_ce1 : STD_LOGIC;
    signal xmat_M_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_17_ce0 : STD_LOGIC;
    signal xmat_M_imag_17_we0 : STD_LOGIC;
    signal xmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_ce1 : STD_LOGIC;
    signal xmat_M_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_18_ce0 : STD_LOGIC;
    signal xmat_M_imag_18_we0 : STD_LOGIC;
    signal xmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_ce1 : STD_LOGIC;
    signal xmat_M_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_19_ce0 : STD_LOGIC;
    signal xmat_M_imag_19_we0 : STD_LOGIC;
    signal xmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_ce1 : STD_LOGIC;
    signal xmat_M_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_20_ce0 : STD_LOGIC;
    signal xmat_M_imag_20_we0 : STD_LOGIC;
    signal xmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_ce1 : STD_LOGIC;
    signal xmat_M_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_21_ce0 : STD_LOGIC;
    signal xmat_M_imag_21_we0 : STD_LOGIC;
    signal xmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_ce1 : STD_LOGIC;
    signal xmat_M_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_22_ce0 : STD_LOGIC;
    signal xmat_M_imag_22_we0 : STD_LOGIC;
    signal xmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_ce1 : STD_LOGIC;
    signal xmat_M_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_23_ce0 : STD_LOGIC;
    signal xmat_M_imag_23_we0 : STD_LOGIC;
    signal xmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_ce1 : STD_LOGIC;
    signal xmat_M_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_24_ce0 : STD_LOGIC;
    signal xmat_M_imag_24_we0 : STD_LOGIC;
    signal xmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_ce1 : STD_LOGIC;
    signal xmat_M_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_25_ce0 : STD_LOGIC;
    signal xmat_M_imag_25_we0 : STD_LOGIC;
    signal xmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_ce1 : STD_LOGIC;
    signal xmat_M_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_26_ce0 : STD_LOGIC;
    signal xmat_M_imag_26_we0 : STD_LOGIC;
    signal xmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_ce1 : STD_LOGIC;
    signal xmat_M_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_27_ce0 : STD_LOGIC;
    signal xmat_M_imag_27_we0 : STD_LOGIC;
    signal xmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_ce1 : STD_LOGIC;
    signal xmat_M_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_28_ce0 : STD_LOGIC;
    signal xmat_M_imag_28_we0 : STD_LOGIC;
    signal xmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_ce1 : STD_LOGIC;
    signal xmat_M_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_29_ce0 : STD_LOGIC;
    signal xmat_M_imag_29_we0 : STD_LOGIC;
    signal xmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_ce1 : STD_LOGIC;
    signal xmat_M_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_30_ce0 : STD_LOGIC;
    signal xmat_M_imag_30_we0 : STD_LOGIC;
    signal xmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_ce1 : STD_LOGIC;
    signal xmat_M_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal xmat_M_imag_31_ce0 : STD_LOGIC;
    signal xmat_M_imag_31_we0 : STD_LOGIC;
    signal xmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_ce1 : STD_LOGIC;
    signal xmat_M_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln75_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln87_fu_2900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln100_fu_3407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_2540_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_3498 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal j_fu_2552_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_reg_3506 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal i_2_fu_2730_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_2_reg_3517 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln87_fu_2736_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln87_reg_3522 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln86_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_2906_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_1_reg_3690 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal out_vector_M_real_0_4_reg_3698 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_kernel_mmult_fu_2228_ap_ready : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_ap_done : STD_LOGIC;
    signal out_vector_M_real_0_5_reg_3703 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_4_reg_3708 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_5_reg_3713 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_4_reg_3718 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_5_reg_3723 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_4_reg_3728 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_5_reg_3733 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_4_reg_3738 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_5_reg_3743 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_4_reg_3748 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_5_reg_3753 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_4_reg_3758 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_5_reg_3763 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_4_reg_3768 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_5_reg_3773 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_0_4_reg_3778 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_0_5_reg_3783 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_1_4_reg_3788 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_1_5_reg_3793 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_2_4_reg_3798 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_2_5_reg_3803 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_3_4_reg_3808 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_3_5_reg_3813 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_4_4_reg_3818 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_4_5_reg_3823 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_5_4_reg_3828 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_5_5_reg_3833 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_6_4_reg_3838 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_6_5_reg_3843 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_7_4_reg_3848 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_imag_7_5_reg_3853 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_3413_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state9_io : BOOLEAN;
    signal grp_kernel_mmult_fu_2228_ap_start : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_ap_idle : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real16_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real17_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real18_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real19_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real20_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real21_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real22_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real23_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real24_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real25_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real26_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real27_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real28_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real29_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real30_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_real31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_real31_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag32_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag32_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag33_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag33_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag34_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag34_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag35_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag35_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag36_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag36_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag37_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag37_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag38_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag38_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag39_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag39_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag40_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag40_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag41_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag41_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag42_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag42_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag43_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag43_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag44_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag44_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag45_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag45_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag46_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag46_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag47_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag47_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag48_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag48_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag49_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag49_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag49_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag50_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag50_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag50_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag51_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag51_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag51_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag52_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag52_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag52_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag53_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag53_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag53_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag54_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag54_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag54_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag55_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag55_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag55_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag56_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag56_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag57_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag57_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag57_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag58_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag58_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag58_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag59_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag59_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag59_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag60_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag60_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag60_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag61_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag61_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag61_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag62_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_a_M_imag62_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_a_M_imag62_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_0_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_16_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_17_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_18_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_19_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_20_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_21_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_22_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_23_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_24_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_25_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_26_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_27_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_28_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_29_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_30_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_real_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_real_31_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_0_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_16_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_17_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_18_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_19_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_20_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_21_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_22_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_23_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_24_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_25_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_26_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_27_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_28_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_29_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_30_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_b_M_imag_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_b_M_imag_31_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_2228_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_0_reg_2172 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_0_reg_2184 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln74_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i9_0_reg_2195 : STD_LOGIC_VECTOR (4 downto 0);
    signal j10_0_reg_2206 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i12_0_reg_2217 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_kernel_mmult_fu_2228_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln78_fu_2584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_1_fu_2947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln78_1_fu_2562_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln78_fu_2652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln81_fu_2688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln90_1_fu_2916_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln90_fu_3015_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln93_fu_3051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln78_fu_2572_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2576_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln681_fu_2558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2524_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln90_fu_2926_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2930_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln90_fu_2938_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_fu_2942_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln681_1_fu_2912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln102_fu_3419_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln102_fu_3423_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_3427_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_3453_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln102_fu_3449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln105_fu_3475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);

    component kernel_mmult IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_M_real_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real_ce0 : OUT STD_LOGIC;
        a_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real_ce1 : OUT STD_LOGIC;
        a_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real1_ce0 : OUT STD_LOGIC;
        a_M_real1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real1_ce1 : OUT STD_LOGIC;
        a_M_real1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real2_ce0 : OUT STD_LOGIC;
        a_M_real2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real2_ce1 : OUT STD_LOGIC;
        a_M_real2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real3_ce0 : OUT STD_LOGIC;
        a_M_real3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real3_ce1 : OUT STD_LOGIC;
        a_M_real3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real4_ce0 : OUT STD_LOGIC;
        a_M_real4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real4_ce1 : OUT STD_LOGIC;
        a_M_real4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real5_ce0 : OUT STD_LOGIC;
        a_M_real5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real5_ce1 : OUT STD_LOGIC;
        a_M_real5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real6_ce0 : OUT STD_LOGIC;
        a_M_real6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real6_ce1 : OUT STD_LOGIC;
        a_M_real6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real7_ce0 : OUT STD_LOGIC;
        a_M_real7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real7_ce1 : OUT STD_LOGIC;
        a_M_real7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real8_ce0 : OUT STD_LOGIC;
        a_M_real8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real8_ce1 : OUT STD_LOGIC;
        a_M_real8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real9_ce0 : OUT STD_LOGIC;
        a_M_real9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real9_ce1 : OUT STD_LOGIC;
        a_M_real9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real10_ce0 : OUT STD_LOGIC;
        a_M_real10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real10_ce1 : OUT STD_LOGIC;
        a_M_real10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real11_ce0 : OUT STD_LOGIC;
        a_M_real11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real11_ce1 : OUT STD_LOGIC;
        a_M_real11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real12_ce0 : OUT STD_LOGIC;
        a_M_real12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real12_ce1 : OUT STD_LOGIC;
        a_M_real12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real13_ce0 : OUT STD_LOGIC;
        a_M_real13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real13_ce1 : OUT STD_LOGIC;
        a_M_real13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real14_ce0 : OUT STD_LOGIC;
        a_M_real14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real14_ce1 : OUT STD_LOGIC;
        a_M_real14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real15_ce0 : OUT STD_LOGIC;
        a_M_real15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real15_ce1 : OUT STD_LOGIC;
        a_M_real15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real16_ce0 : OUT STD_LOGIC;
        a_M_real16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real16_ce1 : OUT STD_LOGIC;
        a_M_real16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real17_ce0 : OUT STD_LOGIC;
        a_M_real17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real17_ce1 : OUT STD_LOGIC;
        a_M_real17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real18_ce0 : OUT STD_LOGIC;
        a_M_real18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real18_ce1 : OUT STD_LOGIC;
        a_M_real18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real19_ce0 : OUT STD_LOGIC;
        a_M_real19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real19_ce1 : OUT STD_LOGIC;
        a_M_real19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real20_ce0 : OUT STD_LOGIC;
        a_M_real20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real20_ce1 : OUT STD_LOGIC;
        a_M_real20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real21_ce0 : OUT STD_LOGIC;
        a_M_real21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real21_ce1 : OUT STD_LOGIC;
        a_M_real21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real22_ce0 : OUT STD_LOGIC;
        a_M_real22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real22_ce1 : OUT STD_LOGIC;
        a_M_real22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real23_ce0 : OUT STD_LOGIC;
        a_M_real23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real23_ce1 : OUT STD_LOGIC;
        a_M_real23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real24_ce0 : OUT STD_LOGIC;
        a_M_real24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real24_ce1 : OUT STD_LOGIC;
        a_M_real24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real25_ce0 : OUT STD_LOGIC;
        a_M_real25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real25_ce1 : OUT STD_LOGIC;
        a_M_real25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real26_ce0 : OUT STD_LOGIC;
        a_M_real26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real26_ce1 : OUT STD_LOGIC;
        a_M_real26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real27_ce0 : OUT STD_LOGIC;
        a_M_real27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real27_ce1 : OUT STD_LOGIC;
        a_M_real27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real28_ce0 : OUT STD_LOGIC;
        a_M_real28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real28_ce1 : OUT STD_LOGIC;
        a_M_real28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real29_ce0 : OUT STD_LOGIC;
        a_M_real29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real29_ce1 : OUT STD_LOGIC;
        a_M_real29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real30_ce0 : OUT STD_LOGIC;
        a_M_real30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real30_ce1 : OUT STD_LOGIC;
        a_M_real30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real31_ce0 : OUT STD_LOGIC;
        a_M_real31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_real31_ce1 : OUT STD_LOGIC;
        a_M_real31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag_ce0 : OUT STD_LOGIC;
        a_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag_ce1 : OUT STD_LOGIC;
        a_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag32_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag32_ce0 : OUT STD_LOGIC;
        a_M_imag32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag32_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag32_ce1 : OUT STD_LOGIC;
        a_M_imag32_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag33_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag33_ce0 : OUT STD_LOGIC;
        a_M_imag33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag33_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag33_ce1 : OUT STD_LOGIC;
        a_M_imag33_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag34_ce0 : OUT STD_LOGIC;
        a_M_imag34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag34_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag34_ce1 : OUT STD_LOGIC;
        a_M_imag34_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag35_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag35_ce0 : OUT STD_LOGIC;
        a_M_imag35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag35_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag35_ce1 : OUT STD_LOGIC;
        a_M_imag35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag36_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag36_ce0 : OUT STD_LOGIC;
        a_M_imag36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag36_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag36_ce1 : OUT STD_LOGIC;
        a_M_imag36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag37_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag37_ce0 : OUT STD_LOGIC;
        a_M_imag37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag37_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag37_ce1 : OUT STD_LOGIC;
        a_M_imag37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag38_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag38_ce0 : OUT STD_LOGIC;
        a_M_imag38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag38_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag38_ce1 : OUT STD_LOGIC;
        a_M_imag38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag39_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag39_ce0 : OUT STD_LOGIC;
        a_M_imag39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag39_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag39_ce1 : OUT STD_LOGIC;
        a_M_imag39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag40_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag40_ce0 : OUT STD_LOGIC;
        a_M_imag40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag40_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag40_ce1 : OUT STD_LOGIC;
        a_M_imag40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag41_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag41_ce0 : OUT STD_LOGIC;
        a_M_imag41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag41_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag41_ce1 : OUT STD_LOGIC;
        a_M_imag41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag42_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag42_ce0 : OUT STD_LOGIC;
        a_M_imag42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag42_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag42_ce1 : OUT STD_LOGIC;
        a_M_imag42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag43_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag43_ce0 : OUT STD_LOGIC;
        a_M_imag43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag43_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag43_ce1 : OUT STD_LOGIC;
        a_M_imag43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag44_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag44_ce0 : OUT STD_LOGIC;
        a_M_imag44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag44_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag44_ce1 : OUT STD_LOGIC;
        a_M_imag44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag45_ce0 : OUT STD_LOGIC;
        a_M_imag45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag45_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag45_ce1 : OUT STD_LOGIC;
        a_M_imag45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag46_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag46_ce0 : OUT STD_LOGIC;
        a_M_imag46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag46_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag46_ce1 : OUT STD_LOGIC;
        a_M_imag46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag47_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag47_ce0 : OUT STD_LOGIC;
        a_M_imag47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag47_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag47_ce1 : OUT STD_LOGIC;
        a_M_imag47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag48_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag48_ce0 : OUT STD_LOGIC;
        a_M_imag48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag48_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag48_ce1 : OUT STD_LOGIC;
        a_M_imag48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag49_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag49_ce0 : OUT STD_LOGIC;
        a_M_imag49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag49_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag49_ce1 : OUT STD_LOGIC;
        a_M_imag49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag50_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag50_ce0 : OUT STD_LOGIC;
        a_M_imag50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag50_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag50_ce1 : OUT STD_LOGIC;
        a_M_imag50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag51_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag51_ce0 : OUT STD_LOGIC;
        a_M_imag51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag51_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag51_ce1 : OUT STD_LOGIC;
        a_M_imag51_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag52_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag52_ce0 : OUT STD_LOGIC;
        a_M_imag52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag52_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag52_ce1 : OUT STD_LOGIC;
        a_M_imag52_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag53_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag53_ce0 : OUT STD_LOGIC;
        a_M_imag53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag53_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag53_ce1 : OUT STD_LOGIC;
        a_M_imag53_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag54_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag54_ce0 : OUT STD_LOGIC;
        a_M_imag54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag54_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag54_ce1 : OUT STD_LOGIC;
        a_M_imag54_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag55_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag55_ce0 : OUT STD_LOGIC;
        a_M_imag55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag55_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag55_ce1 : OUT STD_LOGIC;
        a_M_imag55_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag56_ce0 : OUT STD_LOGIC;
        a_M_imag56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag56_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag56_ce1 : OUT STD_LOGIC;
        a_M_imag56_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag57_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag57_ce0 : OUT STD_LOGIC;
        a_M_imag57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag57_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag57_ce1 : OUT STD_LOGIC;
        a_M_imag57_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag58_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag58_ce0 : OUT STD_LOGIC;
        a_M_imag58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag58_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag58_ce1 : OUT STD_LOGIC;
        a_M_imag58_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag59_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag59_ce0 : OUT STD_LOGIC;
        a_M_imag59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag59_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag59_ce1 : OUT STD_LOGIC;
        a_M_imag59_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag60_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag60_ce0 : OUT STD_LOGIC;
        a_M_imag60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag60_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag60_ce1 : OUT STD_LOGIC;
        a_M_imag60_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag61_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag61_ce0 : OUT STD_LOGIC;
        a_M_imag61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag61_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag61_ce1 : OUT STD_LOGIC;
        a_M_imag61_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag62_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag62_ce0 : OUT STD_LOGIC;
        a_M_imag62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag62_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        a_M_imag62_ce1 : OUT STD_LOGIC;
        a_M_imag62_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_0_ce0 : OUT STD_LOGIC;
        b_M_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_0_ce1 : OUT STD_LOGIC;
        b_M_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_1_ce0 : OUT STD_LOGIC;
        b_M_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_1_ce1 : OUT STD_LOGIC;
        b_M_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_2_ce0 : OUT STD_LOGIC;
        b_M_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_2_ce1 : OUT STD_LOGIC;
        b_M_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_3_ce0 : OUT STD_LOGIC;
        b_M_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_3_ce1 : OUT STD_LOGIC;
        b_M_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_4_ce0 : OUT STD_LOGIC;
        b_M_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_4_ce1 : OUT STD_LOGIC;
        b_M_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_5_ce0 : OUT STD_LOGIC;
        b_M_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_5_ce1 : OUT STD_LOGIC;
        b_M_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_6_ce0 : OUT STD_LOGIC;
        b_M_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_6_ce1 : OUT STD_LOGIC;
        b_M_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_7_ce0 : OUT STD_LOGIC;
        b_M_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_7_ce1 : OUT STD_LOGIC;
        b_M_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_8_ce0 : OUT STD_LOGIC;
        b_M_real_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_8_ce1 : OUT STD_LOGIC;
        b_M_real_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_9_ce0 : OUT STD_LOGIC;
        b_M_real_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_9_ce1 : OUT STD_LOGIC;
        b_M_real_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_10_ce0 : OUT STD_LOGIC;
        b_M_real_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_10_ce1 : OUT STD_LOGIC;
        b_M_real_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_11_ce0 : OUT STD_LOGIC;
        b_M_real_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_11_ce1 : OUT STD_LOGIC;
        b_M_real_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_12_ce0 : OUT STD_LOGIC;
        b_M_real_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_12_ce1 : OUT STD_LOGIC;
        b_M_real_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_13_ce0 : OUT STD_LOGIC;
        b_M_real_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_13_ce1 : OUT STD_LOGIC;
        b_M_real_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_14_ce0 : OUT STD_LOGIC;
        b_M_real_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_14_ce1 : OUT STD_LOGIC;
        b_M_real_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_15_ce0 : OUT STD_LOGIC;
        b_M_real_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_15_ce1 : OUT STD_LOGIC;
        b_M_real_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_16_ce0 : OUT STD_LOGIC;
        b_M_real_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_16_ce1 : OUT STD_LOGIC;
        b_M_real_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_17_ce0 : OUT STD_LOGIC;
        b_M_real_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_17_ce1 : OUT STD_LOGIC;
        b_M_real_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_18_ce0 : OUT STD_LOGIC;
        b_M_real_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_18_ce1 : OUT STD_LOGIC;
        b_M_real_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_19_ce0 : OUT STD_LOGIC;
        b_M_real_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_19_ce1 : OUT STD_LOGIC;
        b_M_real_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_20_ce0 : OUT STD_LOGIC;
        b_M_real_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_20_ce1 : OUT STD_LOGIC;
        b_M_real_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_21_ce0 : OUT STD_LOGIC;
        b_M_real_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_21_ce1 : OUT STD_LOGIC;
        b_M_real_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_22_ce0 : OUT STD_LOGIC;
        b_M_real_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_22_ce1 : OUT STD_LOGIC;
        b_M_real_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_23_ce0 : OUT STD_LOGIC;
        b_M_real_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_23_ce1 : OUT STD_LOGIC;
        b_M_real_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_24_ce0 : OUT STD_LOGIC;
        b_M_real_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_24_ce1 : OUT STD_LOGIC;
        b_M_real_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_25_ce0 : OUT STD_LOGIC;
        b_M_real_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_25_ce1 : OUT STD_LOGIC;
        b_M_real_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_26_ce0 : OUT STD_LOGIC;
        b_M_real_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_26_ce1 : OUT STD_LOGIC;
        b_M_real_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_27_ce0 : OUT STD_LOGIC;
        b_M_real_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_27_ce1 : OUT STD_LOGIC;
        b_M_real_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_28_ce0 : OUT STD_LOGIC;
        b_M_real_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_28_ce1 : OUT STD_LOGIC;
        b_M_real_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_29_ce0 : OUT STD_LOGIC;
        b_M_real_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_29_ce1 : OUT STD_LOGIC;
        b_M_real_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_30_ce0 : OUT STD_LOGIC;
        b_M_real_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_30_ce1 : OUT STD_LOGIC;
        b_M_real_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_31_ce0 : OUT STD_LOGIC;
        b_M_real_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_real_31_ce1 : OUT STD_LOGIC;
        b_M_real_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_0_ce0 : OUT STD_LOGIC;
        b_M_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_0_ce1 : OUT STD_LOGIC;
        b_M_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_1_ce0 : OUT STD_LOGIC;
        b_M_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_1_ce1 : OUT STD_LOGIC;
        b_M_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_2_ce0 : OUT STD_LOGIC;
        b_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_2_ce1 : OUT STD_LOGIC;
        b_M_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_3_ce0 : OUT STD_LOGIC;
        b_M_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_3_ce1 : OUT STD_LOGIC;
        b_M_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_4_ce0 : OUT STD_LOGIC;
        b_M_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_4_ce1 : OUT STD_LOGIC;
        b_M_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_5_ce0 : OUT STD_LOGIC;
        b_M_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_5_ce1 : OUT STD_LOGIC;
        b_M_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_6_ce0 : OUT STD_LOGIC;
        b_M_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_6_ce1 : OUT STD_LOGIC;
        b_M_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_7_ce0 : OUT STD_LOGIC;
        b_M_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_7_ce1 : OUT STD_LOGIC;
        b_M_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_8_ce0 : OUT STD_LOGIC;
        b_M_imag_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_8_ce1 : OUT STD_LOGIC;
        b_M_imag_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_9_ce0 : OUT STD_LOGIC;
        b_M_imag_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_9_ce1 : OUT STD_LOGIC;
        b_M_imag_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_10_ce0 : OUT STD_LOGIC;
        b_M_imag_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_10_ce1 : OUT STD_LOGIC;
        b_M_imag_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_11_ce0 : OUT STD_LOGIC;
        b_M_imag_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_11_ce1 : OUT STD_LOGIC;
        b_M_imag_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_12_ce0 : OUT STD_LOGIC;
        b_M_imag_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_12_ce1 : OUT STD_LOGIC;
        b_M_imag_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_13_ce0 : OUT STD_LOGIC;
        b_M_imag_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_13_ce1 : OUT STD_LOGIC;
        b_M_imag_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_14_ce0 : OUT STD_LOGIC;
        b_M_imag_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_14_ce1 : OUT STD_LOGIC;
        b_M_imag_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_15_ce0 : OUT STD_LOGIC;
        b_M_imag_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_15_ce1 : OUT STD_LOGIC;
        b_M_imag_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_16_ce0 : OUT STD_LOGIC;
        b_M_imag_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_16_ce1 : OUT STD_LOGIC;
        b_M_imag_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_17_ce0 : OUT STD_LOGIC;
        b_M_imag_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_17_ce1 : OUT STD_LOGIC;
        b_M_imag_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_18_ce0 : OUT STD_LOGIC;
        b_M_imag_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_18_ce1 : OUT STD_LOGIC;
        b_M_imag_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_19_ce0 : OUT STD_LOGIC;
        b_M_imag_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_19_ce1 : OUT STD_LOGIC;
        b_M_imag_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_20_ce0 : OUT STD_LOGIC;
        b_M_imag_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_20_ce1 : OUT STD_LOGIC;
        b_M_imag_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_21_ce0 : OUT STD_LOGIC;
        b_M_imag_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_21_ce1 : OUT STD_LOGIC;
        b_M_imag_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_22_ce0 : OUT STD_LOGIC;
        b_M_imag_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_22_ce1 : OUT STD_LOGIC;
        b_M_imag_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_23_ce0 : OUT STD_LOGIC;
        b_M_imag_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_23_ce1 : OUT STD_LOGIC;
        b_M_imag_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_24_ce0 : OUT STD_LOGIC;
        b_M_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_24_ce1 : OUT STD_LOGIC;
        b_M_imag_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_25_ce0 : OUT STD_LOGIC;
        b_M_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_25_ce1 : OUT STD_LOGIC;
        b_M_imag_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_26_ce0 : OUT STD_LOGIC;
        b_M_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_26_ce1 : OUT STD_LOGIC;
        b_M_imag_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_27_ce0 : OUT STD_LOGIC;
        b_M_imag_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_27_ce1 : OUT STD_LOGIC;
        b_M_imag_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_28_ce0 : OUT STD_LOGIC;
        b_M_imag_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_28_ce1 : OUT STD_LOGIC;
        b_M_imag_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_29_ce0 : OUT STD_LOGIC;
        b_M_imag_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_29_ce1 : OUT STD_LOGIC;
        b_M_imag_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_30_ce0 : OUT STD_LOGIC;
        b_M_imag_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_30_ce1 : OUT STD_LOGIC;
        b_M_imag_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_31_ce0 : OUT STD_LOGIC;
        b_M_imag_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        b_M_imag_31_ce1 : OUT STD_LOGIC;
        b_M_imag_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_4_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_4_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_5_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_5_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_6_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_6_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_7_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_imag_7_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dmatmult_mux_165_civ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dmatmult_rxmat_M_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dmatmult_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    rxmat_M_real_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_0_address0,
        ce0 => rxmat_M_real_0_ce0,
        we0 => rxmat_M_real_0_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_0_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real_address1,
        ce1 => rxmat_M_real_0_ce1,
        q1 => rxmat_M_real_0_q1);

    rxmat_M_real_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_1_address0,
        ce0 => rxmat_M_real_1_ce0,
        we0 => rxmat_M_real_1_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_1_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real1_address1,
        ce1 => rxmat_M_real_1_ce1,
        q1 => rxmat_M_real_1_q1);

    rxmat_M_real_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_2_address0,
        ce0 => rxmat_M_real_2_ce0,
        we0 => rxmat_M_real_2_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_2_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real2_address1,
        ce1 => rxmat_M_real_2_ce1,
        q1 => rxmat_M_real_2_q1);

    rxmat_M_real_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_3_address0,
        ce0 => rxmat_M_real_3_ce0,
        we0 => rxmat_M_real_3_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_3_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real3_address1,
        ce1 => rxmat_M_real_3_ce1,
        q1 => rxmat_M_real_3_q1);

    rxmat_M_real_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_4_address0,
        ce0 => rxmat_M_real_4_ce0,
        we0 => rxmat_M_real_4_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_4_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real4_address1,
        ce1 => rxmat_M_real_4_ce1,
        q1 => rxmat_M_real_4_q1);

    rxmat_M_real_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_5_address0,
        ce0 => rxmat_M_real_5_ce0,
        we0 => rxmat_M_real_5_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_5_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real5_address1,
        ce1 => rxmat_M_real_5_ce1,
        q1 => rxmat_M_real_5_q1);

    rxmat_M_real_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_6_address0,
        ce0 => rxmat_M_real_6_ce0,
        we0 => rxmat_M_real_6_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_6_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real6_address1,
        ce1 => rxmat_M_real_6_ce1,
        q1 => rxmat_M_real_6_q1);

    rxmat_M_real_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_7_address0,
        ce0 => rxmat_M_real_7_ce0,
        we0 => rxmat_M_real_7_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_7_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real7_address1,
        ce1 => rxmat_M_real_7_ce1,
        q1 => rxmat_M_real_7_q1);

    rxmat_M_real_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_8_address0,
        ce0 => rxmat_M_real_8_ce0,
        we0 => rxmat_M_real_8_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_8_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real8_address1,
        ce1 => rxmat_M_real_8_ce1,
        q1 => rxmat_M_real_8_q1);

    rxmat_M_real_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_9_address0,
        ce0 => rxmat_M_real_9_ce0,
        we0 => rxmat_M_real_9_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_9_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real9_address1,
        ce1 => rxmat_M_real_9_ce1,
        q1 => rxmat_M_real_9_q1);

    rxmat_M_real_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_10_address0,
        ce0 => rxmat_M_real_10_ce0,
        we0 => rxmat_M_real_10_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_10_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real10_address1,
        ce1 => rxmat_M_real_10_ce1,
        q1 => rxmat_M_real_10_q1);

    rxmat_M_real_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_11_address0,
        ce0 => rxmat_M_real_11_ce0,
        we0 => rxmat_M_real_11_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_11_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real11_address1,
        ce1 => rxmat_M_real_11_ce1,
        q1 => rxmat_M_real_11_q1);

    rxmat_M_real_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_12_address0,
        ce0 => rxmat_M_real_12_ce0,
        we0 => rxmat_M_real_12_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_12_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real12_address1,
        ce1 => rxmat_M_real_12_ce1,
        q1 => rxmat_M_real_12_q1);

    rxmat_M_real_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_13_address0,
        ce0 => rxmat_M_real_13_ce0,
        we0 => rxmat_M_real_13_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_13_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real13_address1,
        ce1 => rxmat_M_real_13_ce1,
        q1 => rxmat_M_real_13_q1);

    rxmat_M_real_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_14_address0,
        ce0 => rxmat_M_real_14_ce0,
        we0 => rxmat_M_real_14_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_14_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real14_address1,
        ce1 => rxmat_M_real_14_ce1,
        q1 => rxmat_M_real_14_q1);

    rxmat_M_real_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_15_address0,
        ce0 => rxmat_M_real_15_ce0,
        we0 => rxmat_M_real_15_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_15_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real15_address1,
        ce1 => rxmat_M_real_15_ce1,
        q1 => rxmat_M_real_15_q1);

    rxmat_M_real_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_16_address0,
        ce0 => rxmat_M_real_16_ce0,
        we0 => rxmat_M_real_16_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_16_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real16_address1,
        ce1 => rxmat_M_real_16_ce1,
        q1 => rxmat_M_real_16_q1);

    rxmat_M_real_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_17_address0,
        ce0 => rxmat_M_real_17_ce0,
        we0 => rxmat_M_real_17_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_17_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real17_address1,
        ce1 => rxmat_M_real_17_ce1,
        q1 => rxmat_M_real_17_q1);

    rxmat_M_real_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_18_address0,
        ce0 => rxmat_M_real_18_ce0,
        we0 => rxmat_M_real_18_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_18_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real18_address1,
        ce1 => rxmat_M_real_18_ce1,
        q1 => rxmat_M_real_18_q1);

    rxmat_M_real_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_19_address0,
        ce0 => rxmat_M_real_19_ce0,
        we0 => rxmat_M_real_19_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_19_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real19_address1,
        ce1 => rxmat_M_real_19_ce1,
        q1 => rxmat_M_real_19_q1);

    rxmat_M_real_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_20_address0,
        ce0 => rxmat_M_real_20_ce0,
        we0 => rxmat_M_real_20_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_20_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real20_address1,
        ce1 => rxmat_M_real_20_ce1,
        q1 => rxmat_M_real_20_q1);

    rxmat_M_real_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_21_address0,
        ce0 => rxmat_M_real_21_ce0,
        we0 => rxmat_M_real_21_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_21_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real21_address1,
        ce1 => rxmat_M_real_21_ce1,
        q1 => rxmat_M_real_21_q1);

    rxmat_M_real_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_22_address0,
        ce0 => rxmat_M_real_22_ce0,
        we0 => rxmat_M_real_22_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_22_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real22_address1,
        ce1 => rxmat_M_real_22_ce1,
        q1 => rxmat_M_real_22_q1);

    rxmat_M_real_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_23_address0,
        ce0 => rxmat_M_real_23_ce0,
        we0 => rxmat_M_real_23_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_23_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real23_address1,
        ce1 => rxmat_M_real_23_ce1,
        q1 => rxmat_M_real_23_q1);

    rxmat_M_real_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_24_address0,
        ce0 => rxmat_M_real_24_ce0,
        we0 => rxmat_M_real_24_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_24_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real24_address1,
        ce1 => rxmat_M_real_24_ce1,
        q1 => rxmat_M_real_24_q1);

    rxmat_M_real_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_25_address0,
        ce0 => rxmat_M_real_25_ce0,
        we0 => rxmat_M_real_25_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_25_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real25_address1,
        ce1 => rxmat_M_real_25_ce1,
        q1 => rxmat_M_real_25_q1);

    rxmat_M_real_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_26_address0,
        ce0 => rxmat_M_real_26_ce0,
        we0 => rxmat_M_real_26_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_26_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real26_address1,
        ce1 => rxmat_M_real_26_ce1,
        q1 => rxmat_M_real_26_q1);

    rxmat_M_real_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_27_address0,
        ce0 => rxmat_M_real_27_ce0,
        we0 => rxmat_M_real_27_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_27_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real27_address1,
        ce1 => rxmat_M_real_27_ce1,
        q1 => rxmat_M_real_27_q1);

    rxmat_M_real_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_28_address0,
        ce0 => rxmat_M_real_28_ce0,
        we0 => rxmat_M_real_28_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_28_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real28_address1,
        ce1 => rxmat_M_real_28_ce1,
        q1 => rxmat_M_real_28_q1);

    rxmat_M_real_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_29_address0,
        ce0 => rxmat_M_real_29_ce0,
        we0 => rxmat_M_real_29_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_29_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real29_address1,
        ce1 => rxmat_M_real_29_ce1,
        q1 => rxmat_M_real_29_q1);

    rxmat_M_real_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_30_address0,
        ce0 => rxmat_M_real_30_ce0,
        we0 => rxmat_M_real_30_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_30_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real30_address1,
        ce1 => rxmat_M_real_30_ce1,
        q1 => rxmat_M_real_30_q1);

    rxmat_M_real_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_31_address0,
        ce0 => rxmat_M_real_31_ce0,
        we0 => rxmat_M_real_31_we0,
        d0 => bitcast_ln78_fu_2652_p1,
        q0 => rxmat_M_real_31_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_real31_address1,
        ce1 => rxmat_M_real_31_ce1,
        q1 => rxmat_M_real_31_q1);

    rxmat_M_imag_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_0_address0,
        ce0 => rxmat_M_imag_0_ce0,
        we0 => rxmat_M_imag_0_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_0_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag_address1,
        ce1 => rxmat_M_imag_0_ce1,
        q1 => rxmat_M_imag_0_q1);

    rxmat_M_imag_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_1_address0,
        ce0 => rxmat_M_imag_1_ce0,
        we0 => rxmat_M_imag_1_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_1_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag32_address1,
        ce1 => rxmat_M_imag_1_ce1,
        q1 => rxmat_M_imag_1_q1);

    rxmat_M_imag_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_2_address0,
        ce0 => rxmat_M_imag_2_ce0,
        we0 => rxmat_M_imag_2_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_2_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag33_address1,
        ce1 => rxmat_M_imag_2_ce1,
        q1 => rxmat_M_imag_2_q1);

    rxmat_M_imag_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_3_address0,
        ce0 => rxmat_M_imag_3_ce0,
        we0 => rxmat_M_imag_3_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_3_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag34_address1,
        ce1 => rxmat_M_imag_3_ce1,
        q1 => rxmat_M_imag_3_q1);

    rxmat_M_imag_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_4_address0,
        ce0 => rxmat_M_imag_4_ce0,
        we0 => rxmat_M_imag_4_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_4_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag35_address1,
        ce1 => rxmat_M_imag_4_ce1,
        q1 => rxmat_M_imag_4_q1);

    rxmat_M_imag_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_5_address0,
        ce0 => rxmat_M_imag_5_ce0,
        we0 => rxmat_M_imag_5_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_5_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag36_address1,
        ce1 => rxmat_M_imag_5_ce1,
        q1 => rxmat_M_imag_5_q1);

    rxmat_M_imag_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_6_address0,
        ce0 => rxmat_M_imag_6_ce0,
        we0 => rxmat_M_imag_6_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_6_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag37_address1,
        ce1 => rxmat_M_imag_6_ce1,
        q1 => rxmat_M_imag_6_q1);

    rxmat_M_imag_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_7_address0,
        ce0 => rxmat_M_imag_7_ce0,
        we0 => rxmat_M_imag_7_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_7_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag38_address1,
        ce1 => rxmat_M_imag_7_ce1,
        q1 => rxmat_M_imag_7_q1);

    rxmat_M_imag_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_8_address0,
        ce0 => rxmat_M_imag_8_ce0,
        we0 => rxmat_M_imag_8_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_8_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag39_address1,
        ce1 => rxmat_M_imag_8_ce1,
        q1 => rxmat_M_imag_8_q1);

    rxmat_M_imag_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_9_address0,
        ce0 => rxmat_M_imag_9_ce0,
        we0 => rxmat_M_imag_9_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_9_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag40_address1,
        ce1 => rxmat_M_imag_9_ce1,
        q1 => rxmat_M_imag_9_q1);

    rxmat_M_imag_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_10_address0,
        ce0 => rxmat_M_imag_10_ce0,
        we0 => rxmat_M_imag_10_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_10_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag41_address1,
        ce1 => rxmat_M_imag_10_ce1,
        q1 => rxmat_M_imag_10_q1);

    rxmat_M_imag_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_11_address0,
        ce0 => rxmat_M_imag_11_ce0,
        we0 => rxmat_M_imag_11_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_11_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag42_address1,
        ce1 => rxmat_M_imag_11_ce1,
        q1 => rxmat_M_imag_11_q1);

    rxmat_M_imag_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_12_address0,
        ce0 => rxmat_M_imag_12_ce0,
        we0 => rxmat_M_imag_12_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_12_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag43_address1,
        ce1 => rxmat_M_imag_12_ce1,
        q1 => rxmat_M_imag_12_q1);

    rxmat_M_imag_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_13_address0,
        ce0 => rxmat_M_imag_13_ce0,
        we0 => rxmat_M_imag_13_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_13_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag44_address1,
        ce1 => rxmat_M_imag_13_ce1,
        q1 => rxmat_M_imag_13_q1);

    rxmat_M_imag_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_14_address0,
        ce0 => rxmat_M_imag_14_ce0,
        we0 => rxmat_M_imag_14_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_14_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag45_address1,
        ce1 => rxmat_M_imag_14_ce1,
        q1 => rxmat_M_imag_14_q1);

    rxmat_M_imag_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_15_address0,
        ce0 => rxmat_M_imag_15_ce0,
        we0 => rxmat_M_imag_15_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_15_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag46_address1,
        ce1 => rxmat_M_imag_15_ce1,
        q1 => rxmat_M_imag_15_q1);

    rxmat_M_imag_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_16_address0,
        ce0 => rxmat_M_imag_16_ce0,
        we0 => rxmat_M_imag_16_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_16_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag47_address1,
        ce1 => rxmat_M_imag_16_ce1,
        q1 => rxmat_M_imag_16_q1);

    rxmat_M_imag_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_17_address0,
        ce0 => rxmat_M_imag_17_ce0,
        we0 => rxmat_M_imag_17_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_17_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag48_address1,
        ce1 => rxmat_M_imag_17_ce1,
        q1 => rxmat_M_imag_17_q1);

    rxmat_M_imag_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_18_address0,
        ce0 => rxmat_M_imag_18_ce0,
        we0 => rxmat_M_imag_18_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_18_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag49_address1,
        ce1 => rxmat_M_imag_18_ce1,
        q1 => rxmat_M_imag_18_q1);

    rxmat_M_imag_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_19_address0,
        ce0 => rxmat_M_imag_19_ce0,
        we0 => rxmat_M_imag_19_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_19_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag50_address1,
        ce1 => rxmat_M_imag_19_ce1,
        q1 => rxmat_M_imag_19_q1);

    rxmat_M_imag_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_20_address0,
        ce0 => rxmat_M_imag_20_ce0,
        we0 => rxmat_M_imag_20_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_20_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag51_address1,
        ce1 => rxmat_M_imag_20_ce1,
        q1 => rxmat_M_imag_20_q1);

    rxmat_M_imag_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_21_address0,
        ce0 => rxmat_M_imag_21_ce0,
        we0 => rxmat_M_imag_21_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_21_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag52_address1,
        ce1 => rxmat_M_imag_21_ce1,
        q1 => rxmat_M_imag_21_q1);

    rxmat_M_imag_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_22_address0,
        ce0 => rxmat_M_imag_22_ce0,
        we0 => rxmat_M_imag_22_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_22_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag53_address1,
        ce1 => rxmat_M_imag_22_ce1,
        q1 => rxmat_M_imag_22_q1);

    rxmat_M_imag_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_23_address0,
        ce0 => rxmat_M_imag_23_ce0,
        we0 => rxmat_M_imag_23_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_23_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag54_address1,
        ce1 => rxmat_M_imag_23_ce1,
        q1 => rxmat_M_imag_23_q1);

    rxmat_M_imag_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_24_address0,
        ce0 => rxmat_M_imag_24_ce0,
        we0 => rxmat_M_imag_24_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_24_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag55_address1,
        ce1 => rxmat_M_imag_24_ce1,
        q1 => rxmat_M_imag_24_q1);

    rxmat_M_imag_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_25_address0,
        ce0 => rxmat_M_imag_25_ce0,
        we0 => rxmat_M_imag_25_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_25_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag56_address1,
        ce1 => rxmat_M_imag_25_ce1,
        q1 => rxmat_M_imag_25_q1);

    rxmat_M_imag_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_26_address0,
        ce0 => rxmat_M_imag_26_ce0,
        we0 => rxmat_M_imag_26_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_26_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag57_address1,
        ce1 => rxmat_M_imag_26_ce1,
        q1 => rxmat_M_imag_26_q1);

    rxmat_M_imag_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_27_address0,
        ce0 => rxmat_M_imag_27_ce0,
        we0 => rxmat_M_imag_27_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_27_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag58_address1,
        ce1 => rxmat_M_imag_27_ce1,
        q1 => rxmat_M_imag_27_q1);

    rxmat_M_imag_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_28_address0,
        ce0 => rxmat_M_imag_28_ce0,
        we0 => rxmat_M_imag_28_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_28_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag59_address1,
        ce1 => rxmat_M_imag_28_ce1,
        q1 => rxmat_M_imag_28_q1);

    rxmat_M_imag_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_29_address0,
        ce0 => rxmat_M_imag_29_ce0,
        we0 => rxmat_M_imag_29_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_29_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag60_address1,
        ce1 => rxmat_M_imag_29_ce1,
        q1 => rxmat_M_imag_29_q1);

    rxmat_M_imag_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_30_address0,
        ce0 => rxmat_M_imag_30_ce0,
        we0 => rxmat_M_imag_30_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_30_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag61_address1,
        ce1 => rxmat_M_imag_30_ce1,
        q1 => rxmat_M_imag_30_q1);

    rxmat_M_imag_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_31_address0,
        ce0 => rxmat_M_imag_31_ce0,
        we0 => rxmat_M_imag_31_we0,
        d0 => bitcast_ln81_fu_2688_p1,
        q0 => rxmat_M_imag_31_q0,
        address1 => grp_kernel_mmult_fu_2228_a_M_imag62_address1,
        ce1 => rxmat_M_imag_31_ce1,
        q1 => rxmat_M_imag_31_q1);

    xmat_M_real_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_0_address0,
        ce0 => xmat_M_real_0_ce0,
        we0 => xmat_M_real_0_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_0_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_0_address1,
        ce1 => xmat_M_real_0_ce1,
        q1 => xmat_M_real_0_q1);

    xmat_M_real_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_1_address0,
        ce0 => xmat_M_real_1_ce0,
        we0 => xmat_M_real_1_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_1_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_1_address1,
        ce1 => xmat_M_real_1_ce1,
        q1 => xmat_M_real_1_q1);

    xmat_M_real_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_2_address0,
        ce0 => xmat_M_real_2_ce0,
        we0 => xmat_M_real_2_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_2_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_2_address1,
        ce1 => xmat_M_real_2_ce1,
        q1 => xmat_M_real_2_q1);

    xmat_M_real_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_3_address0,
        ce0 => xmat_M_real_3_ce0,
        we0 => xmat_M_real_3_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_3_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_3_address1,
        ce1 => xmat_M_real_3_ce1,
        q1 => xmat_M_real_3_q1);

    xmat_M_real_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_4_address0,
        ce0 => xmat_M_real_4_ce0,
        we0 => xmat_M_real_4_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_4_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_4_address1,
        ce1 => xmat_M_real_4_ce1,
        q1 => xmat_M_real_4_q1);

    xmat_M_real_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_5_address0,
        ce0 => xmat_M_real_5_ce0,
        we0 => xmat_M_real_5_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_5_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_5_address1,
        ce1 => xmat_M_real_5_ce1,
        q1 => xmat_M_real_5_q1);

    xmat_M_real_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_6_address0,
        ce0 => xmat_M_real_6_ce0,
        we0 => xmat_M_real_6_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_6_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_6_address1,
        ce1 => xmat_M_real_6_ce1,
        q1 => xmat_M_real_6_q1);

    xmat_M_real_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_7_address0,
        ce0 => xmat_M_real_7_ce0,
        we0 => xmat_M_real_7_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_7_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_7_address1,
        ce1 => xmat_M_real_7_ce1,
        q1 => xmat_M_real_7_q1);

    xmat_M_real_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_8_address0,
        ce0 => xmat_M_real_8_ce0,
        we0 => xmat_M_real_8_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_8_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_8_address1,
        ce1 => xmat_M_real_8_ce1,
        q1 => xmat_M_real_8_q1);

    xmat_M_real_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_9_address0,
        ce0 => xmat_M_real_9_ce0,
        we0 => xmat_M_real_9_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_9_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_9_address1,
        ce1 => xmat_M_real_9_ce1,
        q1 => xmat_M_real_9_q1);

    xmat_M_real_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_10_address0,
        ce0 => xmat_M_real_10_ce0,
        we0 => xmat_M_real_10_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_10_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_10_address1,
        ce1 => xmat_M_real_10_ce1,
        q1 => xmat_M_real_10_q1);

    xmat_M_real_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_11_address0,
        ce0 => xmat_M_real_11_ce0,
        we0 => xmat_M_real_11_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_11_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_11_address1,
        ce1 => xmat_M_real_11_ce1,
        q1 => xmat_M_real_11_q1);

    xmat_M_real_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_12_address0,
        ce0 => xmat_M_real_12_ce0,
        we0 => xmat_M_real_12_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_12_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_12_address1,
        ce1 => xmat_M_real_12_ce1,
        q1 => xmat_M_real_12_q1);

    xmat_M_real_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_13_address0,
        ce0 => xmat_M_real_13_ce0,
        we0 => xmat_M_real_13_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_13_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_13_address1,
        ce1 => xmat_M_real_13_ce1,
        q1 => xmat_M_real_13_q1);

    xmat_M_real_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_14_address0,
        ce0 => xmat_M_real_14_ce0,
        we0 => xmat_M_real_14_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_14_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_14_address1,
        ce1 => xmat_M_real_14_ce1,
        q1 => xmat_M_real_14_q1);

    xmat_M_real_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_15_address0,
        ce0 => xmat_M_real_15_ce0,
        we0 => xmat_M_real_15_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_15_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_15_address1,
        ce1 => xmat_M_real_15_ce1,
        q1 => xmat_M_real_15_q1);

    xmat_M_real_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_16_address0,
        ce0 => xmat_M_real_16_ce0,
        we0 => xmat_M_real_16_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_16_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_16_address1,
        ce1 => xmat_M_real_16_ce1,
        q1 => xmat_M_real_16_q1);

    xmat_M_real_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_17_address0,
        ce0 => xmat_M_real_17_ce0,
        we0 => xmat_M_real_17_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_17_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_17_address1,
        ce1 => xmat_M_real_17_ce1,
        q1 => xmat_M_real_17_q1);

    xmat_M_real_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_18_address0,
        ce0 => xmat_M_real_18_ce0,
        we0 => xmat_M_real_18_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_18_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_18_address1,
        ce1 => xmat_M_real_18_ce1,
        q1 => xmat_M_real_18_q1);

    xmat_M_real_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_19_address0,
        ce0 => xmat_M_real_19_ce0,
        we0 => xmat_M_real_19_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_19_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_19_address1,
        ce1 => xmat_M_real_19_ce1,
        q1 => xmat_M_real_19_q1);

    xmat_M_real_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_20_address0,
        ce0 => xmat_M_real_20_ce0,
        we0 => xmat_M_real_20_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_20_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_20_address1,
        ce1 => xmat_M_real_20_ce1,
        q1 => xmat_M_real_20_q1);

    xmat_M_real_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_21_address0,
        ce0 => xmat_M_real_21_ce0,
        we0 => xmat_M_real_21_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_21_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_21_address1,
        ce1 => xmat_M_real_21_ce1,
        q1 => xmat_M_real_21_q1);

    xmat_M_real_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_22_address0,
        ce0 => xmat_M_real_22_ce0,
        we0 => xmat_M_real_22_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_22_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_22_address1,
        ce1 => xmat_M_real_22_ce1,
        q1 => xmat_M_real_22_q1);

    xmat_M_real_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_23_address0,
        ce0 => xmat_M_real_23_ce0,
        we0 => xmat_M_real_23_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_23_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_23_address1,
        ce1 => xmat_M_real_23_ce1,
        q1 => xmat_M_real_23_q1);

    xmat_M_real_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_24_address0,
        ce0 => xmat_M_real_24_ce0,
        we0 => xmat_M_real_24_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_24_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_24_address1,
        ce1 => xmat_M_real_24_ce1,
        q1 => xmat_M_real_24_q1);

    xmat_M_real_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_25_address0,
        ce0 => xmat_M_real_25_ce0,
        we0 => xmat_M_real_25_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_25_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_25_address1,
        ce1 => xmat_M_real_25_ce1,
        q1 => xmat_M_real_25_q1);

    xmat_M_real_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_26_address0,
        ce0 => xmat_M_real_26_ce0,
        we0 => xmat_M_real_26_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_26_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_26_address1,
        ce1 => xmat_M_real_26_ce1,
        q1 => xmat_M_real_26_q1);

    xmat_M_real_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_27_address0,
        ce0 => xmat_M_real_27_ce0,
        we0 => xmat_M_real_27_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_27_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_27_address1,
        ce1 => xmat_M_real_27_ce1,
        q1 => xmat_M_real_27_q1);

    xmat_M_real_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_28_address0,
        ce0 => xmat_M_real_28_ce0,
        we0 => xmat_M_real_28_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_28_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_28_address1,
        ce1 => xmat_M_real_28_ce1,
        q1 => xmat_M_real_28_q1);

    xmat_M_real_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_29_address0,
        ce0 => xmat_M_real_29_ce0,
        we0 => xmat_M_real_29_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_29_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_29_address1,
        ce1 => xmat_M_real_29_ce1,
        q1 => xmat_M_real_29_q1);

    xmat_M_real_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_30_address0,
        ce0 => xmat_M_real_30_ce0,
        we0 => xmat_M_real_30_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_30_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_30_address1,
        ce1 => xmat_M_real_30_ce1,
        q1 => xmat_M_real_30_q1);

    xmat_M_real_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_real_31_address0,
        ce0 => xmat_M_real_31_ce0,
        we0 => xmat_M_real_31_we0,
        d0 => bitcast_ln90_fu_3015_p1,
        q0 => xmat_M_real_31_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_real_31_address1,
        ce1 => xmat_M_real_31_ce1,
        q1 => xmat_M_real_31_q1);

    xmat_M_imag_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_0_address0,
        ce0 => xmat_M_imag_0_ce0,
        we0 => xmat_M_imag_0_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_0_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_0_address1,
        ce1 => xmat_M_imag_0_ce1,
        q1 => xmat_M_imag_0_q1);

    xmat_M_imag_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_1_address0,
        ce0 => xmat_M_imag_1_ce0,
        we0 => xmat_M_imag_1_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_1_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_1_address1,
        ce1 => xmat_M_imag_1_ce1,
        q1 => xmat_M_imag_1_q1);

    xmat_M_imag_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_2_address0,
        ce0 => xmat_M_imag_2_ce0,
        we0 => xmat_M_imag_2_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_2_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_2_address1,
        ce1 => xmat_M_imag_2_ce1,
        q1 => xmat_M_imag_2_q1);

    xmat_M_imag_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_3_address0,
        ce0 => xmat_M_imag_3_ce0,
        we0 => xmat_M_imag_3_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_3_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_3_address1,
        ce1 => xmat_M_imag_3_ce1,
        q1 => xmat_M_imag_3_q1);

    xmat_M_imag_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_4_address0,
        ce0 => xmat_M_imag_4_ce0,
        we0 => xmat_M_imag_4_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_4_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_4_address1,
        ce1 => xmat_M_imag_4_ce1,
        q1 => xmat_M_imag_4_q1);

    xmat_M_imag_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_5_address0,
        ce0 => xmat_M_imag_5_ce0,
        we0 => xmat_M_imag_5_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_5_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_5_address1,
        ce1 => xmat_M_imag_5_ce1,
        q1 => xmat_M_imag_5_q1);

    xmat_M_imag_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_6_address0,
        ce0 => xmat_M_imag_6_ce0,
        we0 => xmat_M_imag_6_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_6_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_6_address1,
        ce1 => xmat_M_imag_6_ce1,
        q1 => xmat_M_imag_6_q1);

    xmat_M_imag_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_7_address0,
        ce0 => xmat_M_imag_7_ce0,
        we0 => xmat_M_imag_7_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_7_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_7_address1,
        ce1 => xmat_M_imag_7_ce1,
        q1 => xmat_M_imag_7_q1);

    xmat_M_imag_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_8_address0,
        ce0 => xmat_M_imag_8_ce0,
        we0 => xmat_M_imag_8_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_8_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_8_address1,
        ce1 => xmat_M_imag_8_ce1,
        q1 => xmat_M_imag_8_q1);

    xmat_M_imag_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_9_address0,
        ce0 => xmat_M_imag_9_ce0,
        we0 => xmat_M_imag_9_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_9_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_9_address1,
        ce1 => xmat_M_imag_9_ce1,
        q1 => xmat_M_imag_9_q1);

    xmat_M_imag_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_10_address0,
        ce0 => xmat_M_imag_10_ce0,
        we0 => xmat_M_imag_10_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_10_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_10_address1,
        ce1 => xmat_M_imag_10_ce1,
        q1 => xmat_M_imag_10_q1);

    xmat_M_imag_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_11_address0,
        ce0 => xmat_M_imag_11_ce0,
        we0 => xmat_M_imag_11_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_11_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_11_address1,
        ce1 => xmat_M_imag_11_ce1,
        q1 => xmat_M_imag_11_q1);

    xmat_M_imag_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_12_address0,
        ce0 => xmat_M_imag_12_ce0,
        we0 => xmat_M_imag_12_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_12_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_12_address1,
        ce1 => xmat_M_imag_12_ce1,
        q1 => xmat_M_imag_12_q1);

    xmat_M_imag_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_13_address0,
        ce0 => xmat_M_imag_13_ce0,
        we0 => xmat_M_imag_13_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_13_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_13_address1,
        ce1 => xmat_M_imag_13_ce1,
        q1 => xmat_M_imag_13_q1);

    xmat_M_imag_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_14_address0,
        ce0 => xmat_M_imag_14_ce0,
        we0 => xmat_M_imag_14_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_14_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_14_address1,
        ce1 => xmat_M_imag_14_ce1,
        q1 => xmat_M_imag_14_q1);

    xmat_M_imag_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_15_address0,
        ce0 => xmat_M_imag_15_ce0,
        we0 => xmat_M_imag_15_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_15_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_15_address1,
        ce1 => xmat_M_imag_15_ce1,
        q1 => xmat_M_imag_15_q1);

    xmat_M_imag_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_16_address0,
        ce0 => xmat_M_imag_16_ce0,
        we0 => xmat_M_imag_16_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_16_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_16_address1,
        ce1 => xmat_M_imag_16_ce1,
        q1 => xmat_M_imag_16_q1);

    xmat_M_imag_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_17_address0,
        ce0 => xmat_M_imag_17_ce0,
        we0 => xmat_M_imag_17_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_17_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_17_address1,
        ce1 => xmat_M_imag_17_ce1,
        q1 => xmat_M_imag_17_q1);

    xmat_M_imag_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_18_address0,
        ce0 => xmat_M_imag_18_ce0,
        we0 => xmat_M_imag_18_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_18_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_18_address1,
        ce1 => xmat_M_imag_18_ce1,
        q1 => xmat_M_imag_18_q1);

    xmat_M_imag_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_19_address0,
        ce0 => xmat_M_imag_19_ce0,
        we0 => xmat_M_imag_19_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_19_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_19_address1,
        ce1 => xmat_M_imag_19_ce1,
        q1 => xmat_M_imag_19_q1);

    xmat_M_imag_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_20_address0,
        ce0 => xmat_M_imag_20_ce0,
        we0 => xmat_M_imag_20_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_20_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_20_address1,
        ce1 => xmat_M_imag_20_ce1,
        q1 => xmat_M_imag_20_q1);

    xmat_M_imag_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_21_address0,
        ce0 => xmat_M_imag_21_ce0,
        we0 => xmat_M_imag_21_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_21_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_21_address1,
        ce1 => xmat_M_imag_21_ce1,
        q1 => xmat_M_imag_21_q1);

    xmat_M_imag_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_22_address0,
        ce0 => xmat_M_imag_22_ce0,
        we0 => xmat_M_imag_22_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_22_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_22_address1,
        ce1 => xmat_M_imag_22_ce1,
        q1 => xmat_M_imag_22_q1);

    xmat_M_imag_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_23_address0,
        ce0 => xmat_M_imag_23_ce0,
        we0 => xmat_M_imag_23_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_23_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_23_address1,
        ce1 => xmat_M_imag_23_ce1,
        q1 => xmat_M_imag_23_q1);

    xmat_M_imag_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_24_address0,
        ce0 => xmat_M_imag_24_ce0,
        we0 => xmat_M_imag_24_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_24_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_24_address1,
        ce1 => xmat_M_imag_24_ce1,
        q1 => xmat_M_imag_24_q1);

    xmat_M_imag_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_25_address0,
        ce0 => xmat_M_imag_25_ce0,
        we0 => xmat_M_imag_25_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_25_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_25_address1,
        ce1 => xmat_M_imag_25_ce1,
        q1 => xmat_M_imag_25_q1);

    xmat_M_imag_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_26_address0,
        ce0 => xmat_M_imag_26_ce0,
        we0 => xmat_M_imag_26_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_26_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_26_address1,
        ce1 => xmat_M_imag_26_ce1,
        q1 => xmat_M_imag_26_q1);

    xmat_M_imag_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_27_address0,
        ce0 => xmat_M_imag_27_ce0,
        we0 => xmat_M_imag_27_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_27_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_27_address1,
        ce1 => xmat_M_imag_27_ce1,
        q1 => xmat_M_imag_27_q1);

    xmat_M_imag_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_28_address0,
        ce0 => xmat_M_imag_28_ce0,
        we0 => xmat_M_imag_28_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_28_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_28_address1,
        ce1 => xmat_M_imag_28_ce1,
        q1 => xmat_M_imag_28_q1);

    xmat_M_imag_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_29_address0,
        ce0 => xmat_M_imag_29_ce0,
        we0 => xmat_M_imag_29_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_29_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_29_address1,
        ce1 => xmat_M_imag_29_ce1,
        q1 => xmat_M_imag_29_q1);

    xmat_M_imag_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_30_address0,
        ce0 => xmat_M_imag_30_ce0,
        we0 => xmat_M_imag_30_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_30_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_30_address1,
        ce1 => xmat_M_imag_30_ce1,
        q1 => xmat_M_imag_30_q1);

    xmat_M_imag_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_31_address0,
        ce0 => xmat_M_imag_31_ce0,
        we0 => xmat_M_imag_31_we0,
        d0 => bitcast_ln93_fu_3051_p1,
        q0 => xmat_M_imag_31_q0,
        address1 => grp_kernel_mmult_fu_2228_b_M_imag_31_address1,
        ce1 => xmat_M_imag_31_ce1,
        q1 => xmat_M_imag_31_q1);

    dmatmult_control_s_axi_U : component dmatmult_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    grp_kernel_mmult_fu_2228 : component kernel_mmult
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mmult_fu_2228_ap_start,
        ap_done => grp_kernel_mmult_fu_2228_ap_done,
        ap_idle => grp_kernel_mmult_fu_2228_ap_idle,
        ap_ready => grp_kernel_mmult_fu_2228_ap_ready,
        a_M_real_address0 => grp_kernel_mmult_fu_2228_a_M_real_address0,
        a_M_real_ce0 => grp_kernel_mmult_fu_2228_a_M_real_ce0,
        a_M_real_q0 => rxmat_M_real_0_q0,
        a_M_real_address1 => grp_kernel_mmult_fu_2228_a_M_real_address1,
        a_M_real_ce1 => grp_kernel_mmult_fu_2228_a_M_real_ce1,
        a_M_real_q1 => rxmat_M_real_0_q1,
        a_M_real1_address0 => grp_kernel_mmult_fu_2228_a_M_real1_address0,
        a_M_real1_ce0 => grp_kernel_mmult_fu_2228_a_M_real1_ce0,
        a_M_real1_q0 => rxmat_M_real_1_q0,
        a_M_real1_address1 => grp_kernel_mmult_fu_2228_a_M_real1_address1,
        a_M_real1_ce1 => grp_kernel_mmult_fu_2228_a_M_real1_ce1,
        a_M_real1_q1 => rxmat_M_real_1_q1,
        a_M_real2_address0 => grp_kernel_mmult_fu_2228_a_M_real2_address0,
        a_M_real2_ce0 => grp_kernel_mmult_fu_2228_a_M_real2_ce0,
        a_M_real2_q0 => rxmat_M_real_2_q0,
        a_M_real2_address1 => grp_kernel_mmult_fu_2228_a_M_real2_address1,
        a_M_real2_ce1 => grp_kernel_mmult_fu_2228_a_M_real2_ce1,
        a_M_real2_q1 => rxmat_M_real_2_q1,
        a_M_real3_address0 => grp_kernel_mmult_fu_2228_a_M_real3_address0,
        a_M_real3_ce0 => grp_kernel_mmult_fu_2228_a_M_real3_ce0,
        a_M_real3_q0 => rxmat_M_real_3_q0,
        a_M_real3_address1 => grp_kernel_mmult_fu_2228_a_M_real3_address1,
        a_M_real3_ce1 => grp_kernel_mmult_fu_2228_a_M_real3_ce1,
        a_M_real3_q1 => rxmat_M_real_3_q1,
        a_M_real4_address0 => grp_kernel_mmult_fu_2228_a_M_real4_address0,
        a_M_real4_ce0 => grp_kernel_mmult_fu_2228_a_M_real4_ce0,
        a_M_real4_q0 => rxmat_M_real_4_q0,
        a_M_real4_address1 => grp_kernel_mmult_fu_2228_a_M_real4_address1,
        a_M_real4_ce1 => grp_kernel_mmult_fu_2228_a_M_real4_ce1,
        a_M_real4_q1 => rxmat_M_real_4_q1,
        a_M_real5_address0 => grp_kernel_mmult_fu_2228_a_M_real5_address0,
        a_M_real5_ce0 => grp_kernel_mmult_fu_2228_a_M_real5_ce0,
        a_M_real5_q0 => rxmat_M_real_5_q0,
        a_M_real5_address1 => grp_kernel_mmult_fu_2228_a_M_real5_address1,
        a_M_real5_ce1 => grp_kernel_mmult_fu_2228_a_M_real5_ce1,
        a_M_real5_q1 => rxmat_M_real_5_q1,
        a_M_real6_address0 => grp_kernel_mmult_fu_2228_a_M_real6_address0,
        a_M_real6_ce0 => grp_kernel_mmult_fu_2228_a_M_real6_ce0,
        a_M_real6_q0 => rxmat_M_real_6_q0,
        a_M_real6_address1 => grp_kernel_mmult_fu_2228_a_M_real6_address1,
        a_M_real6_ce1 => grp_kernel_mmult_fu_2228_a_M_real6_ce1,
        a_M_real6_q1 => rxmat_M_real_6_q1,
        a_M_real7_address0 => grp_kernel_mmult_fu_2228_a_M_real7_address0,
        a_M_real7_ce0 => grp_kernel_mmult_fu_2228_a_M_real7_ce0,
        a_M_real7_q0 => rxmat_M_real_7_q0,
        a_M_real7_address1 => grp_kernel_mmult_fu_2228_a_M_real7_address1,
        a_M_real7_ce1 => grp_kernel_mmult_fu_2228_a_M_real7_ce1,
        a_M_real7_q1 => rxmat_M_real_7_q1,
        a_M_real8_address0 => grp_kernel_mmult_fu_2228_a_M_real8_address0,
        a_M_real8_ce0 => grp_kernel_mmult_fu_2228_a_M_real8_ce0,
        a_M_real8_q0 => rxmat_M_real_8_q0,
        a_M_real8_address1 => grp_kernel_mmult_fu_2228_a_M_real8_address1,
        a_M_real8_ce1 => grp_kernel_mmult_fu_2228_a_M_real8_ce1,
        a_M_real8_q1 => rxmat_M_real_8_q1,
        a_M_real9_address0 => grp_kernel_mmult_fu_2228_a_M_real9_address0,
        a_M_real9_ce0 => grp_kernel_mmult_fu_2228_a_M_real9_ce0,
        a_M_real9_q0 => rxmat_M_real_9_q0,
        a_M_real9_address1 => grp_kernel_mmult_fu_2228_a_M_real9_address1,
        a_M_real9_ce1 => grp_kernel_mmult_fu_2228_a_M_real9_ce1,
        a_M_real9_q1 => rxmat_M_real_9_q1,
        a_M_real10_address0 => grp_kernel_mmult_fu_2228_a_M_real10_address0,
        a_M_real10_ce0 => grp_kernel_mmult_fu_2228_a_M_real10_ce0,
        a_M_real10_q0 => rxmat_M_real_10_q0,
        a_M_real10_address1 => grp_kernel_mmult_fu_2228_a_M_real10_address1,
        a_M_real10_ce1 => grp_kernel_mmult_fu_2228_a_M_real10_ce1,
        a_M_real10_q1 => rxmat_M_real_10_q1,
        a_M_real11_address0 => grp_kernel_mmult_fu_2228_a_M_real11_address0,
        a_M_real11_ce0 => grp_kernel_mmult_fu_2228_a_M_real11_ce0,
        a_M_real11_q0 => rxmat_M_real_11_q0,
        a_M_real11_address1 => grp_kernel_mmult_fu_2228_a_M_real11_address1,
        a_M_real11_ce1 => grp_kernel_mmult_fu_2228_a_M_real11_ce1,
        a_M_real11_q1 => rxmat_M_real_11_q1,
        a_M_real12_address0 => grp_kernel_mmult_fu_2228_a_M_real12_address0,
        a_M_real12_ce0 => grp_kernel_mmult_fu_2228_a_M_real12_ce0,
        a_M_real12_q0 => rxmat_M_real_12_q0,
        a_M_real12_address1 => grp_kernel_mmult_fu_2228_a_M_real12_address1,
        a_M_real12_ce1 => grp_kernel_mmult_fu_2228_a_M_real12_ce1,
        a_M_real12_q1 => rxmat_M_real_12_q1,
        a_M_real13_address0 => grp_kernel_mmult_fu_2228_a_M_real13_address0,
        a_M_real13_ce0 => grp_kernel_mmult_fu_2228_a_M_real13_ce0,
        a_M_real13_q0 => rxmat_M_real_13_q0,
        a_M_real13_address1 => grp_kernel_mmult_fu_2228_a_M_real13_address1,
        a_M_real13_ce1 => grp_kernel_mmult_fu_2228_a_M_real13_ce1,
        a_M_real13_q1 => rxmat_M_real_13_q1,
        a_M_real14_address0 => grp_kernel_mmult_fu_2228_a_M_real14_address0,
        a_M_real14_ce0 => grp_kernel_mmult_fu_2228_a_M_real14_ce0,
        a_M_real14_q0 => rxmat_M_real_14_q0,
        a_M_real14_address1 => grp_kernel_mmult_fu_2228_a_M_real14_address1,
        a_M_real14_ce1 => grp_kernel_mmult_fu_2228_a_M_real14_ce1,
        a_M_real14_q1 => rxmat_M_real_14_q1,
        a_M_real15_address0 => grp_kernel_mmult_fu_2228_a_M_real15_address0,
        a_M_real15_ce0 => grp_kernel_mmult_fu_2228_a_M_real15_ce0,
        a_M_real15_q0 => rxmat_M_real_15_q0,
        a_M_real15_address1 => grp_kernel_mmult_fu_2228_a_M_real15_address1,
        a_M_real15_ce1 => grp_kernel_mmult_fu_2228_a_M_real15_ce1,
        a_M_real15_q1 => rxmat_M_real_15_q1,
        a_M_real16_address0 => grp_kernel_mmult_fu_2228_a_M_real16_address0,
        a_M_real16_ce0 => grp_kernel_mmult_fu_2228_a_M_real16_ce0,
        a_M_real16_q0 => rxmat_M_real_16_q0,
        a_M_real16_address1 => grp_kernel_mmult_fu_2228_a_M_real16_address1,
        a_M_real16_ce1 => grp_kernel_mmult_fu_2228_a_M_real16_ce1,
        a_M_real16_q1 => rxmat_M_real_16_q1,
        a_M_real17_address0 => grp_kernel_mmult_fu_2228_a_M_real17_address0,
        a_M_real17_ce0 => grp_kernel_mmult_fu_2228_a_M_real17_ce0,
        a_M_real17_q0 => rxmat_M_real_17_q0,
        a_M_real17_address1 => grp_kernel_mmult_fu_2228_a_M_real17_address1,
        a_M_real17_ce1 => grp_kernel_mmult_fu_2228_a_M_real17_ce1,
        a_M_real17_q1 => rxmat_M_real_17_q1,
        a_M_real18_address0 => grp_kernel_mmult_fu_2228_a_M_real18_address0,
        a_M_real18_ce0 => grp_kernel_mmult_fu_2228_a_M_real18_ce0,
        a_M_real18_q0 => rxmat_M_real_18_q0,
        a_M_real18_address1 => grp_kernel_mmult_fu_2228_a_M_real18_address1,
        a_M_real18_ce1 => grp_kernel_mmult_fu_2228_a_M_real18_ce1,
        a_M_real18_q1 => rxmat_M_real_18_q1,
        a_M_real19_address0 => grp_kernel_mmult_fu_2228_a_M_real19_address0,
        a_M_real19_ce0 => grp_kernel_mmult_fu_2228_a_M_real19_ce0,
        a_M_real19_q0 => rxmat_M_real_19_q0,
        a_M_real19_address1 => grp_kernel_mmult_fu_2228_a_M_real19_address1,
        a_M_real19_ce1 => grp_kernel_mmult_fu_2228_a_M_real19_ce1,
        a_M_real19_q1 => rxmat_M_real_19_q1,
        a_M_real20_address0 => grp_kernel_mmult_fu_2228_a_M_real20_address0,
        a_M_real20_ce0 => grp_kernel_mmult_fu_2228_a_M_real20_ce0,
        a_M_real20_q0 => rxmat_M_real_20_q0,
        a_M_real20_address1 => grp_kernel_mmult_fu_2228_a_M_real20_address1,
        a_M_real20_ce1 => grp_kernel_mmult_fu_2228_a_M_real20_ce1,
        a_M_real20_q1 => rxmat_M_real_20_q1,
        a_M_real21_address0 => grp_kernel_mmult_fu_2228_a_M_real21_address0,
        a_M_real21_ce0 => grp_kernel_mmult_fu_2228_a_M_real21_ce0,
        a_M_real21_q0 => rxmat_M_real_21_q0,
        a_M_real21_address1 => grp_kernel_mmult_fu_2228_a_M_real21_address1,
        a_M_real21_ce1 => grp_kernel_mmult_fu_2228_a_M_real21_ce1,
        a_M_real21_q1 => rxmat_M_real_21_q1,
        a_M_real22_address0 => grp_kernel_mmult_fu_2228_a_M_real22_address0,
        a_M_real22_ce0 => grp_kernel_mmult_fu_2228_a_M_real22_ce0,
        a_M_real22_q0 => rxmat_M_real_22_q0,
        a_M_real22_address1 => grp_kernel_mmult_fu_2228_a_M_real22_address1,
        a_M_real22_ce1 => grp_kernel_mmult_fu_2228_a_M_real22_ce1,
        a_M_real22_q1 => rxmat_M_real_22_q1,
        a_M_real23_address0 => grp_kernel_mmult_fu_2228_a_M_real23_address0,
        a_M_real23_ce0 => grp_kernel_mmult_fu_2228_a_M_real23_ce0,
        a_M_real23_q0 => rxmat_M_real_23_q0,
        a_M_real23_address1 => grp_kernel_mmult_fu_2228_a_M_real23_address1,
        a_M_real23_ce1 => grp_kernel_mmult_fu_2228_a_M_real23_ce1,
        a_M_real23_q1 => rxmat_M_real_23_q1,
        a_M_real24_address0 => grp_kernel_mmult_fu_2228_a_M_real24_address0,
        a_M_real24_ce0 => grp_kernel_mmult_fu_2228_a_M_real24_ce0,
        a_M_real24_q0 => rxmat_M_real_24_q0,
        a_M_real24_address1 => grp_kernel_mmult_fu_2228_a_M_real24_address1,
        a_M_real24_ce1 => grp_kernel_mmult_fu_2228_a_M_real24_ce1,
        a_M_real24_q1 => rxmat_M_real_24_q1,
        a_M_real25_address0 => grp_kernel_mmult_fu_2228_a_M_real25_address0,
        a_M_real25_ce0 => grp_kernel_mmult_fu_2228_a_M_real25_ce0,
        a_M_real25_q0 => rxmat_M_real_25_q0,
        a_M_real25_address1 => grp_kernel_mmult_fu_2228_a_M_real25_address1,
        a_M_real25_ce1 => grp_kernel_mmult_fu_2228_a_M_real25_ce1,
        a_M_real25_q1 => rxmat_M_real_25_q1,
        a_M_real26_address0 => grp_kernel_mmult_fu_2228_a_M_real26_address0,
        a_M_real26_ce0 => grp_kernel_mmult_fu_2228_a_M_real26_ce0,
        a_M_real26_q0 => rxmat_M_real_26_q0,
        a_M_real26_address1 => grp_kernel_mmult_fu_2228_a_M_real26_address1,
        a_M_real26_ce1 => grp_kernel_mmult_fu_2228_a_M_real26_ce1,
        a_M_real26_q1 => rxmat_M_real_26_q1,
        a_M_real27_address0 => grp_kernel_mmult_fu_2228_a_M_real27_address0,
        a_M_real27_ce0 => grp_kernel_mmult_fu_2228_a_M_real27_ce0,
        a_M_real27_q0 => rxmat_M_real_27_q0,
        a_M_real27_address1 => grp_kernel_mmult_fu_2228_a_M_real27_address1,
        a_M_real27_ce1 => grp_kernel_mmult_fu_2228_a_M_real27_ce1,
        a_M_real27_q1 => rxmat_M_real_27_q1,
        a_M_real28_address0 => grp_kernel_mmult_fu_2228_a_M_real28_address0,
        a_M_real28_ce0 => grp_kernel_mmult_fu_2228_a_M_real28_ce0,
        a_M_real28_q0 => rxmat_M_real_28_q0,
        a_M_real28_address1 => grp_kernel_mmult_fu_2228_a_M_real28_address1,
        a_M_real28_ce1 => grp_kernel_mmult_fu_2228_a_M_real28_ce1,
        a_M_real28_q1 => rxmat_M_real_28_q1,
        a_M_real29_address0 => grp_kernel_mmult_fu_2228_a_M_real29_address0,
        a_M_real29_ce0 => grp_kernel_mmult_fu_2228_a_M_real29_ce0,
        a_M_real29_q0 => rxmat_M_real_29_q0,
        a_M_real29_address1 => grp_kernel_mmult_fu_2228_a_M_real29_address1,
        a_M_real29_ce1 => grp_kernel_mmult_fu_2228_a_M_real29_ce1,
        a_M_real29_q1 => rxmat_M_real_29_q1,
        a_M_real30_address0 => grp_kernel_mmult_fu_2228_a_M_real30_address0,
        a_M_real30_ce0 => grp_kernel_mmult_fu_2228_a_M_real30_ce0,
        a_M_real30_q0 => rxmat_M_real_30_q0,
        a_M_real30_address1 => grp_kernel_mmult_fu_2228_a_M_real30_address1,
        a_M_real30_ce1 => grp_kernel_mmult_fu_2228_a_M_real30_ce1,
        a_M_real30_q1 => rxmat_M_real_30_q1,
        a_M_real31_address0 => grp_kernel_mmult_fu_2228_a_M_real31_address0,
        a_M_real31_ce0 => grp_kernel_mmult_fu_2228_a_M_real31_ce0,
        a_M_real31_q0 => rxmat_M_real_31_q0,
        a_M_real31_address1 => grp_kernel_mmult_fu_2228_a_M_real31_address1,
        a_M_real31_ce1 => grp_kernel_mmult_fu_2228_a_M_real31_ce1,
        a_M_real31_q1 => rxmat_M_real_31_q1,
        a_M_imag_address0 => grp_kernel_mmult_fu_2228_a_M_imag_address0,
        a_M_imag_ce0 => grp_kernel_mmult_fu_2228_a_M_imag_ce0,
        a_M_imag_q0 => rxmat_M_imag_0_q0,
        a_M_imag_address1 => grp_kernel_mmult_fu_2228_a_M_imag_address1,
        a_M_imag_ce1 => grp_kernel_mmult_fu_2228_a_M_imag_ce1,
        a_M_imag_q1 => rxmat_M_imag_0_q1,
        a_M_imag32_address0 => grp_kernel_mmult_fu_2228_a_M_imag32_address0,
        a_M_imag32_ce0 => grp_kernel_mmult_fu_2228_a_M_imag32_ce0,
        a_M_imag32_q0 => rxmat_M_imag_1_q0,
        a_M_imag32_address1 => grp_kernel_mmult_fu_2228_a_M_imag32_address1,
        a_M_imag32_ce1 => grp_kernel_mmult_fu_2228_a_M_imag32_ce1,
        a_M_imag32_q1 => rxmat_M_imag_1_q1,
        a_M_imag33_address0 => grp_kernel_mmult_fu_2228_a_M_imag33_address0,
        a_M_imag33_ce0 => grp_kernel_mmult_fu_2228_a_M_imag33_ce0,
        a_M_imag33_q0 => rxmat_M_imag_2_q0,
        a_M_imag33_address1 => grp_kernel_mmult_fu_2228_a_M_imag33_address1,
        a_M_imag33_ce1 => grp_kernel_mmult_fu_2228_a_M_imag33_ce1,
        a_M_imag33_q1 => rxmat_M_imag_2_q1,
        a_M_imag34_address0 => grp_kernel_mmult_fu_2228_a_M_imag34_address0,
        a_M_imag34_ce0 => grp_kernel_mmult_fu_2228_a_M_imag34_ce0,
        a_M_imag34_q0 => rxmat_M_imag_3_q0,
        a_M_imag34_address1 => grp_kernel_mmult_fu_2228_a_M_imag34_address1,
        a_M_imag34_ce1 => grp_kernel_mmult_fu_2228_a_M_imag34_ce1,
        a_M_imag34_q1 => rxmat_M_imag_3_q1,
        a_M_imag35_address0 => grp_kernel_mmult_fu_2228_a_M_imag35_address0,
        a_M_imag35_ce0 => grp_kernel_mmult_fu_2228_a_M_imag35_ce0,
        a_M_imag35_q0 => rxmat_M_imag_4_q0,
        a_M_imag35_address1 => grp_kernel_mmult_fu_2228_a_M_imag35_address1,
        a_M_imag35_ce1 => grp_kernel_mmult_fu_2228_a_M_imag35_ce1,
        a_M_imag35_q1 => rxmat_M_imag_4_q1,
        a_M_imag36_address0 => grp_kernel_mmult_fu_2228_a_M_imag36_address0,
        a_M_imag36_ce0 => grp_kernel_mmult_fu_2228_a_M_imag36_ce0,
        a_M_imag36_q0 => rxmat_M_imag_5_q0,
        a_M_imag36_address1 => grp_kernel_mmult_fu_2228_a_M_imag36_address1,
        a_M_imag36_ce1 => grp_kernel_mmult_fu_2228_a_M_imag36_ce1,
        a_M_imag36_q1 => rxmat_M_imag_5_q1,
        a_M_imag37_address0 => grp_kernel_mmult_fu_2228_a_M_imag37_address0,
        a_M_imag37_ce0 => grp_kernel_mmult_fu_2228_a_M_imag37_ce0,
        a_M_imag37_q0 => rxmat_M_imag_6_q0,
        a_M_imag37_address1 => grp_kernel_mmult_fu_2228_a_M_imag37_address1,
        a_M_imag37_ce1 => grp_kernel_mmult_fu_2228_a_M_imag37_ce1,
        a_M_imag37_q1 => rxmat_M_imag_6_q1,
        a_M_imag38_address0 => grp_kernel_mmult_fu_2228_a_M_imag38_address0,
        a_M_imag38_ce0 => grp_kernel_mmult_fu_2228_a_M_imag38_ce0,
        a_M_imag38_q0 => rxmat_M_imag_7_q0,
        a_M_imag38_address1 => grp_kernel_mmult_fu_2228_a_M_imag38_address1,
        a_M_imag38_ce1 => grp_kernel_mmult_fu_2228_a_M_imag38_ce1,
        a_M_imag38_q1 => rxmat_M_imag_7_q1,
        a_M_imag39_address0 => grp_kernel_mmult_fu_2228_a_M_imag39_address0,
        a_M_imag39_ce0 => grp_kernel_mmult_fu_2228_a_M_imag39_ce0,
        a_M_imag39_q0 => rxmat_M_imag_8_q0,
        a_M_imag39_address1 => grp_kernel_mmult_fu_2228_a_M_imag39_address1,
        a_M_imag39_ce1 => grp_kernel_mmult_fu_2228_a_M_imag39_ce1,
        a_M_imag39_q1 => rxmat_M_imag_8_q1,
        a_M_imag40_address0 => grp_kernel_mmult_fu_2228_a_M_imag40_address0,
        a_M_imag40_ce0 => grp_kernel_mmult_fu_2228_a_M_imag40_ce0,
        a_M_imag40_q0 => rxmat_M_imag_9_q0,
        a_M_imag40_address1 => grp_kernel_mmult_fu_2228_a_M_imag40_address1,
        a_M_imag40_ce1 => grp_kernel_mmult_fu_2228_a_M_imag40_ce1,
        a_M_imag40_q1 => rxmat_M_imag_9_q1,
        a_M_imag41_address0 => grp_kernel_mmult_fu_2228_a_M_imag41_address0,
        a_M_imag41_ce0 => grp_kernel_mmult_fu_2228_a_M_imag41_ce0,
        a_M_imag41_q0 => rxmat_M_imag_10_q0,
        a_M_imag41_address1 => grp_kernel_mmult_fu_2228_a_M_imag41_address1,
        a_M_imag41_ce1 => grp_kernel_mmult_fu_2228_a_M_imag41_ce1,
        a_M_imag41_q1 => rxmat_M_imag_10_q1,
        a_M_imag42_address0 => grp_kernel_mmult_fu_2228_a_M_imag42_address0,
        a_M_imag42_ce0 => grp_kernel_mmult_fu_2228_a_M_imag42_ce0,
        a_M_imag42_q0 => rxmat_M_imag_11_q0,
        a_M_imag42_address1 => grp_kernel_mmult_fu_2228_a_M_imag42_address1,
        a_M_imag42_ce1 => grp_kernel_mmult_fu_2228_a_M_imag42_ce1,
        a_M_imag42_q1 => rxmat_M_imag_11_q1,
        a_M_imag43_address0 => grp_kernel_mmult_fu_2228_a_M_imag43_address0,
        a_M_imag43_ce0 => grp_kernel_mmult_fu_2228_a_M_imag43_ce0,
        a_M_imag43_q0 => rxmat_M_imag_12_q0,
        a_M_imag43_address1 => grp_kernel_mmult_fu_2228_a_M_imag43_address1,
        a_M_imag43_ce1 => grp_kernel_mmult_fu_2228_a_M_imag43_ce1,
        a_M_imag43_q1 => rxmat_M_imag_12_q1,
        a_M_imag44_address0 => grp_kernel_mmult_fu_2228_a_M_imag44_address0,
        a_M_imag44_ce0 => grp_kernel_mmult_fu_2228_a_M_imag44_ce0,
        a_M_imag44_q0 => rxmat_M_imag_13_q0,
        a_M_imag44_address1 => grp_kernel_mmult_fu_2228_a_M_imag44_address1,
        a_M_imag44_ce1 => grp_kernel_mmult_fu_2228_a_M_imag44_ce1,
        a_M_imag44_q1 => rxmat_M_imag_13_q1,
        a_M_imag45_address0 => grp_kernel_mmult_fu_2228_a_M_imag45_address0,
        a_M_imag45_ce0 => grp_kernel_mmult_fu_2228_a_M_imag45_ce0,
        a_M_imag45_q0 => rxmat_M_imag_14_q0,
        a_M_imag45_address1 => grp_kernel_mmult_fu_2228_a_M_imag45_address1,
        a_M_imag45_ce1 => grp_kernel_mmult_fu_2228_a_M_imag45_ce1,
        a_M_imag45_q1 => rxmat_M_imag_14_q1,
        a_M_imag46_address0 => grp_kernel_mmult_fu_2228_a_M_imag46_address0,
        a_M_imag46_ce0 => grp_kernel_mmult_fu_2228_a_M_imag46_ce0,
        a_M_imag46_q0 => rxmat_M_imag_15_q0,
        a_M_imag46_address1 => grp_kernel_mmult_fu_2228_a_M_imag46_address1,
        a_M_imag46_ce1 => grp_kernel_mmult_fu_2228_a_M_imag46_ce1,
        a_M_imag46_q1 => rxmat_M_imag_15_q1,
        a_M_imag47_address0 => grp_kernel_mmult_fu_2228_a_M_imag47_address0,
        a_M_imag47_ce0 => grp_kernel_mmult_fu_2228_a_M_imag47_ce0,
        a_M_imag47_q0 => rxmat_M_imag_16_q0,
        a_M_imag47_address1 => grp_kernel_mmult_fu_2228_a_M_imag47_address1,
        a_M_imag47_ce1 => grp_kernel_mmult_fu_2228_a_M_imag47_ce1,
        a_M_imag47_q1 => rxmat_M_imag_16_q1,
        a_M_imag48_address0 => grp_kernel_mmult_fu_2228_a_M_imag48_address0,
        a_M_imag48_ce0 => grp_kernel_mmult_fu_2228_a_M_imag48_ce0,
        a_M_imag48_q0 => rxmat_M_imag_17_q0,
        a_M_imag48_address1 => grp_kernel_mmult_fu_2228_a_M_imag48_address1,
        a_M_imag48_ce1 => grp_kernel_mmult_fu_2228_a_M_imag48_ce1,
        a_M_imag48_q1 => rxmat_M_imag_17_q1,
        a_M_imag49_address0 => grp_kernel_mmult_fu_2228_a_M_imag49_address0,
        a_M_imag49_ce0 => grp_kernel_mmult_fu_2228_a_M_imag49_ce0,
        a_M_imag49_q0 => rxmat_M_imag_18_q0,
        a_M_imag49_address1 => grp_kernel_mmult_fu_2228_a_M_imag49_address1,
        a_M_imag49_ce1 => grp_kernel_mmult_fu_2228_a_M_imag49_ce1,
        a_M_imag49_q1 => rxmat_M_imag_18_q1,
        a_M_imag50_address0 => grp_kernel_mmult_fu_2228_a_M_imag50_address0,
        a_M_imag50_ce0 => grp_kernel_mmult_fu_2228_a_M_imag50_ce0,
        a_M_imag50_q0 => rxmat_M_imag_19_q0,
        a_M_imag50_address1 => grp_kernel_mmult_fu_2228_a_M_imag50_address1,
        a_M_imag50_ce1 => grp_kernel_mmult_fu_2228_a_M_imag50_ce1,
        a_M_imag50_q1 => rxmat_M_imag_19_q1,
        a_M_imag51_address0 => grp_kernel_mmult_fu_2228_a_M_imag51_address0,
        a_M_imag51_ce0 => grp_kernel_mmult_fu_2228_a_M_imag51_ce0,
        a_M_imag51_q0 => rxmat_M_imag_20_q0,
        a_M_imag51_address1 => grp_kernel_mmult_fu_2228_a_M_imag51_address1,
        a_M_imag51_ce1 => grp_kernel_mmult_fu_2228_a_M_imag51_ce1,
        a_M_imag51_q1 => rxmat_M_imag_20_q1,
        a_M_imag52_address0 => grp_kernel_mmult_fu_2228_a_M_imag52_address0,
        a_M_imag52_ce0 => grp_kernel_mmult_fu_2228_a_M_imag52_ce0,
        a_M_imag52_q0 => rxmat_M_imag_21_q0,
        a_M_imag52_address1 => grp_kernel_mmult_fu_2228_a_M_imag52_address1,
        a_M_imag52_ce1 => grp_kernel_mmult_fu_2228_a_M_imag52_ce1,
        a_M_imag52_q1 => rxmat_M_imag_21_q1,
        a_M_imag53_address0 => grp_kernel_mmult_fu_2228_a_M_imag53_address0,
        a_M_imag53_ce0 => grp_kernel_mmult_fu_2228_a_M_imag53_ce0,
        a_M_imag53_q0 => rxmat_M_imag_22_q0,
        a_M_imag53_address1 => grp_kernel_mmult_fu_2228_a_M_imag53_address1,
        a_M_imag53_ce1 => grp_kernel_mmult_fu_2228_a_M_imag53_ce1,
        a_M_imag53_q1 => rxmat_M_imag_22_q1,
        a_M_imag54_address0 => grp_kernel_mmult_fu_2228_a_M_imag54_address0,
        a_M_imag54_ce0 => grp_kernel_mmult_fu_2228_a_M_imag54_ce0,
        a_M_imag54_q0 => rxmat_M_imag_23_q0,
        a_M_imag54_address1 => grp_kernel_mmult_fu_2228_a_M_imag54_address1,
        a_M_imag54_ce1 => grp_kernel_mmult_fu_2228_a_M_imag54_ce1,
        a_M_imag54_q1 => rxmat_M_imag_23_q1,
        a_M_imag55_address0 => grp_kernel_mmult_fu_2228_a_M_imag55_address0,
        a_M_imag55_ce0 => grp_kernel_mmult_fu_2228_a_M_imag55_ce0,
        a_M_imag55_q0 => rxmat_M_imag_24_q0,
        a_M_imag55_address1 => grp_kernel_mmult_fu_2228_a_M_imag55_address1,
        a_M_imag55_ce1 => grp_kernel_mmult_fu_2228_a_M_imag55_ce1,
        a_M_imag55_q1 => rxmat_M_imag_24_q1,
        a_M_imag56_address0 => grp_kernel_mmult_fu_2228_a_M_imag56_address0,
        a_M_imag56_ce0 => grp_kernel_mmult_fu_2228_a_M_imag56_ce0,
        a_M_imag56_q0 => rxmat_M_imag_25_q0,
        a_M_imag56_address1 => grp_kernel_mmult_fu_2228_a_M_imag56_address1,
        a_M_imag56_ce1 => grp_kernel_mmult_fu_2228_a_M_imag56_ce1,
        a_M_imag56_q1 => rxmat_M_imag_25_q1,
        a_M_imag57_address0 => grp_kernel_mmult_fu_2228_a_M_imag57_address0,
        a_M_imag57_ce0 => grp_kernel_mmult_fu_2228_a_M_imag57_ce0,
        a_M_imag57_q0 => rxmat_M_imag_26_q0,
        a_M_imag57_address1 => grp_kernel_mmult_fu_2228_a_M_imag57_address1,
        a_M_imag57_ce1 => grp_kernel_mmult_fu_2228_a_M_imag57_ce1,
        a_M_imag57_q1 => rxmat_M_imag_26_q1,
        a_M_imag58_address0 => grp_kernel_mmult_fu_2228_a_M_imag58_address0,
        a_M_imag58_ce0 => grp_kernel_mmult_fu_2228_a_M_imag58_ce0,
        a_M_imag58_q0 => rxmat_M_imag_27_q0,
        a_M_imag58_address1 => grp_kernel_mmult_fu_2228_a_M_imag58_address1,
        a_M_imag58_ce1 => grp_kernel_mmult_fu_2228_a_M_imag58_ce1,
        a_M_imag58_q1 => rxmat_M_imag_27_q1,
        a_M_imag59_address0 => grp_kernel_mmult_fu_2228_a_M_imag59_address0,
        a_M_imag59_ce0 => grp_kernel_mmult_fu_2228_a_M_imag59_ce0,
        a_M_imag59_q0 => rxmat_M_imag_28_q0,
        a_M_imag59_address1 => grp_kernel_mmult_fu_2228_a_M_imag59_address1,
        a_M_imag59_ce1 => grp_kernel_mmult_fu_2228_a_M_imag59_ce1,
        a_M_imag59_q1 => rxmat_M_imag_28_q1,
        a_M_imag60_address0 => grp_kernel_mmult_fu_2228_a_M_imag60_address0,
        a_M_imag60_ce0 => grp_kernel_mmult_fu_2228_a_M_imag60_ce0,
        a_M_imag60_q0 => rxmat_M_imag_29_q0,
        a_M_imag60_address1 => grp_kernel_mmult_fu_2228_a_M_imag60_address1,
        a_M_imag60_ce1 => grp_kernel_mmult_fu_2228_a_M_imag60_ce1,
        a_M_imag60_q1 => rxmat_M_imag_29_q1,
        a_M_imag61_address0 => grp_kernel_mmult_fu_2228_a_M_imag61_address0,
        a_M_imag61_ce0 => grp_kernel_mmult_fu_2228_a_M_imag61_ce0,
        a_M_imag61_q0 => rxmat_M_imag_30_q0,
        a_M_imag61_address1 => grp_kernel_mmult_fu_2228_a_M_imag61_address1,
        a_M_imag61_ce1 => grp_kernel_mmult_fu_2228_a_M_imag61_ce1,
        a_M_imag61_q1 => rxmat_M_imag_30_q1,
        a_M_imag62_address0 => grp_kernel_mmult_fu_2228_a_M_imag62_address0,
        a_M_imag62_ce0 => grp_kernel_mmult_fu_2228_a_M_imag62_ce0,
        a_M_imag62_q0 => rxmat_M_imag_31_q0,
        a_M_imag62_address1 => grp_kernel_mmult_fu_2228_a_M_imag62_address1,
        a_M_imag62_ce1 => grp_kernel_mmult_fu_2228_a_M_imag62_ce1,
        a_M_imag62_q1 => rxmat_M_imag_31_q1,
        b_M_real_0_address0 => grp_kernel_mmult_fu_2228_b_M_real_0_address0,
        b_M_real_0_ce0 => grp_kernel_mmult_fu_2228_b_M_real_0_ce0,
        b_M_real_0_q0 => xmat_M_real_0_q0,
        b_M_real_0_address1 => grp_kernel_mmult_fu_2228_b_M_real_0_address1,
        b_M_real_0_ce1 => grp_kernel_mmult_fu_2228_b_M_real_0_ce1,
        b_M_real_0_q1 => xmat_M_real_0_q1,
        b_M_real_1_address0 => grp_kernel_mmult_fu_2228_b_M_real_1_address0,
        b_M_real_1_ce0 => grp_kernel_mmult_fu_2228_b_M_real_1_ce0,
        b_M_real_1_q0 => xmat_M_real_1_q0,
        b_M_real_1_address1 => grp_kernel_mmult_fu_2228_b_M_real_1_address1,
        b_M_real_1_ce1 => grp_kernel_mmult_fu_2228_b_M_real_1_ce1,
        b_M_real_1_q1 => xmat_M_real_1_q1,
        b_M_real_2_address0 => grp_kernel_mmult_fu_2228_b_M_real_2_address0,
        b_M_real_2_ce0 => grp_kernel_mmult_fu_2228_b_M_real_2_ce0,
        b_M_real_2_q0 => xmat_M_real_2_q0,
        b_M_real_2_address1 => grp_kernel_mmult_fu_2228_b_M_real_2_address1,
        b_M_real_2_ce1 => grp_kernel_mmult_fu_2228_b_M_real_2_ce1,
        b_M_real_2_q1 => xmat_M_real_2_q1,
        b_M_real_3_address0 => grp_kernel_mmult_fu_2228_b_M_real_3_address0,
        b_M_real_3_ce0 => grp_kernel_mmult_fu_2228_b_M_real_3_ce0,
        b_M_real_3_q0 => xmat_M_real_3_q0,
        b_M_real_3_address1 => grp_kernel_mmult_fu_2228_b_M_real_3_address1,
        b_M_real_3_ce1 => grp_kernel_mmult_fu_2228_b_M_real_3_ce1,
        b_M_real_3_q1 => xmat_M_real_3_q1,
        b_M_real_4_address0 => grp_kernel_mmult_fu_2228_b_M_real_4_address0,
        b_M_real_4_ce0 => grp_kernel_mmult_fu_2228_b_M_real_4_ce0,
        b_M_real_4_q0 => xmat_M_real_4_q0,
        b_M_real_4_address1 => grp_kernel_mmult_fu_2228_b_M_real_4_address1,
        b_M_real_4_ce1 => grp_kernel_mmult_fu_2228_b_M_real_4_ce1,
        b_M_real_4_q1 => xmat_M_real_4_q1,
        b_M_real_5_address0 => grp_kernel_mmult_fu_2228_b_M_real_5_address0,
        b_M_real_5_ce0 => grp_kernel_mmult_fu_2228_b_M_real_5_ce0,
        b_M_real_5_q0 => xmat_M_real_5_q0,
        b_M_real_5_address1 => grp_kernel_mmult_fu_2228_b_M_real_5_address1,
        b_M_real_5_ce1 => grp_kernel_mmult_fu_2228_b_M_real_5_ce1,
        b_M_real_5_q1 => xmat_M_real_5_q1,
        b_M_real_6_address0 => grp_kernel_mmult_fu_2228_b_M_real_6_address0,
        b_M_real_6_ce0 => grp_kernel_mmult_fu_2228_b_M_real_6_ce0,
        b_M_real_6_q0 => xmat_M_real_6_q0,
        b_M_real_6_address1 => grp_kernel_mmult_fu_2228_b_M_real_6_address1,
        b_M_real_6_ce1 => grp_kernel_mmult_fu_2228_b_M_real_6_ce1,
        b_M_real_6_q1 => xmat_M_real_6_q1,
        b_M_real_7_address0 => grp_kernel_mmult_fu_2228_b_M_real_7_address0,
        b_M_real_7_ce0 => grp_kernel_mmult_fu_2228_b_M_real_7_ce0,
        b_M_real_7_q0 => xmat_M_real_7_q0,
        b_M_real_7_address1 => grp_kernel_mmult_fu_2228_b_M_real_7_address1,
        b_M_real_7_ce1 => grp_kernel_mmult_fu_2228_b_M_real_7_ce1,
        b_M_real_7_q1 => xmat_M_real_7_q1,
        b_M_real_8_address0 => grp_kernel_mmult_fu_2228_b_M_real_8_address0,
        b_M_real_8_ce0 => grp_kernel_mmult_fu_2228_b_M_real_8_ce0,
        b_M_real_8_q0 => xmat_M_real_8_q0,
        b_M_real_8_address1 => grp_kernel_mmult_fu_2228_b_M_real_8_address1,
        b_M_real_8_ce1 => grp_kernel_mmult_fu_2228_b_M_real_8_ce1,
        b_M_real_8_q1 => xmat_M_real_8_q1,
        b_M_real_9_address0 => grp_kernel_mmult_fu_2228_b_M_real_9_address0,
        b_M_real_9_ce0 => grp_kernel_mmult_fu_2228_b_M_real_9_ce0,
        b_M_real_9_q0 => xmat_M_real_9_q0,
        b_M_real_9_address1 => grp_kernel_mmult_fu_2228_b_M_real_9_address1,
        b_M_real_9_ce1 => grp_kernel_mmult_fu_2228_b_M_real_9_ce1,
        b_M_real_9_q1 => xmat_M_real_9_q1,
        b_M_real_10_address0 => grp_kernel_mmult_fu_2228_b_M_real_10_address0,
        b_M_real_10_ce0 => grp_kernel_mmult_fu_2228_b_M_real_10_ce0,
        b_M_real_10_q0 => xmat_M_real_10_q0,
        b_M_real_10_address1 => grp_kernel_mmult_fu_2228_b_M_real_10_address1,
        b_M_real_10_ce1 => grp_kernel_mmult_fu_2228_b_M_real_10_ce1,
        b_M_real_10_q1 => xmat_M_real_10_q1,
        b_M_real_11_address0 => grp_kernel_mmult_fu_2228_b_M_real_11_address0,
        b_M_real_11_ce0 => grp_kernel_mmult_fu_2228_b_M_real_11_ce0,
        b_M_real_11_q0 => xmat_M_real_11_q0,
        b_M_real_11_address1 => grp_kernel_mmult_fu_2228_b_M_real_11_address1,
        b_M_real_11_ce1 => grp_kernel_mmult_fu_2228_b_M_real_11_ce1,
        b_M_real_11_q1 => xmat_M_real_11_q1,
        b_M_real_12_address0 => grp_kernel_mmult_fu_2228_b_M_real_12_address0,
        b_M_real_12_ce0 => grp_kernel_mmult_fu_2228_b_M_real_12_ce0,
        b_M_real_12_q0 => xmat_M_real_12_q0,
        b_M_real_12_address1 => grp_kernel_mmult_fu_2228_b_M_real_12_address1,
        b_M_real_12_ce1 => grp_kernel_mmult_fu_2228_b_M_real_12_ce1,
        b_M_real_12_q1 => xmat_M_real_12_q1,
        b_M_real_13_address0 => grp_kernel_mmult_fu_2228_b_M_real_13_address0,
        b_M_real_13_ce0 => grp_kernel_mmult_fu_2228_b_M_real_13_ce0,
        b_M_real_13_q0 => xmat_M_real_13_q0,
        b_M_real_13_address1 => grp_kernel_mmult_fu_2228_b_M_real_13_address1,
        b_M_real_13_ce1 => grp_kernel_mmult_fu_2228_b_M_real_13_ce1,
        b_M_real_13_q1 => xmat_M_real_13_q1,
        b_M_real_14_address0 => grp_kernel_mmult_fu_2228_b_M_real_14_address0,
        b_M_real_14_ce0 => grp_kernel_mmult_fu_2228_b_M_real_14_ce0,
        b_M_real_14_q0 => xmat_M_real_14_q0,
        b_M_real_14_address1 => grp_kernel_mmult_fu_2228_b_M_real_14_address1,
        b_M_real_14_ce1 => grp_kernel_mmult_fu_2228_b_M_real_14_ce1,
        b_M_real_14_q1 => xmat_M_real_14_q1,
        b_M_real_15_address0 => grp_kernel_mmult_fu_2228_b_M_real_15_address0,
        b_M_real_15_ce0 => grp_kernel_mmult_fu_2228_b_M_real_15_ce0,
        b_M_real_15_q0 => xmat_M_real_15_q0,
        b_M_real_15_address1 => grp_kernel_mmult_fu_2228_b_M_real_15_address1,
        b_M_real_15_ce1 => grp_kernel_mmult_fu_2228_b_M_real_15_ce1,
        b_M_real_15_q1 => xmat_M_real_15_q1,
        b_M_real_16_address0 => grp_kernel_mmult_fu_2228_b_M_real_16_address0,
        b_M_real_16_ce0 => grp_kernel_mmult_fu_2228_b_M_real_16_ce0,
        b_M_real_16_q0 => xmat_M_real_16_q0,
        b_M_real_16_address1 => grp_kernel_mmult_fu_2228_b_M_real_16_address1,
        b_M_real_16_ce1 => grp_kernel_mmult_fu_2228_b_M_real_16_ce1,
        b_M_real_16_q1 => xmat_M_real_16_q1,
        b_M_real_17_address0 => grp_kernel_mmult_fu_2228_b_M_real_17_address0,
        b_M_real_17_ce0 => grp_kernel_mmult_fu_2228_b_M_real_17_ce0,
        b_M_real_17_q0 => xmat_M_real_17_q0,
        b_M_real_17_address1 => grp_kernel_mmult_fu_2228_b_M_real_17_address1,
        b_M_real_17_ce1 => grp_kernel_mmult_fu_2228_b_M_real_17_ce1,
        b_M_real_17_q1 => xmat_M_real_17_q1,
        b_M_real_18_address0 => grp_kernel_mmult_fu_2228_b_M_real_18_address0,
        b_M_real_18_ce0 => grp_kernel_mmult_fu_2228_b_M_real_18_ce0,
        b_M_real_18_q0 => xmat_M_real_18_q0,
        b_M_real_18_address1 => grp_kernel_mmult_fu_2228_b_M_real_18_address1,
        b_M_real_18_ce1 => grp_kernel_mmult_fu_2228_b_M_real_18_ce1,
        b_M_real_18_q1 => xmat_M_real_18_q1,
        b_M_real_19_address0 => grp_kernel_mmult_fu_2228_b_M_real_19_address0,
        b_M_real_19_ce0 => grp_kernel_mmult_fu_2228_b_M_real_19_ce0,
        b_M_real_19_q0 => xmat_M_real_19_q0,
        b_M_real_19_address1 => grp_kernel_mmult_fu_2228_b_M_real_19_address1,
        b_M_real_19_ce1 => grp_kernel_mmult_fu_2228_b_M_real_19_ce1,
        b_M_real_19_q1 => xmat_M_real_19_q1,
        b_M_real_20_address0 => grp_kernel_mmult_fu_2228_b_M_real_20_address0,
        b_M_real_20_ce0 => grp_kernel_mmult_fu_2228_b_M_real_20_ce0,
        b_M_real_20_q0 => xmat_M_real_20_q0,
        b_M_real_20_address1 => grp_kernel_mmult_fu_2228_b_M_real_20_address1,
        b_M_real_20_ce1 => grp_kernel_mmult_fu_2228_b_M_real_20_ce1,
        b_M_real_20_q1 => xmat_M_real_20_q1,
        b_M_real_21_address0 => grp_kernel_mmult_fu_2228_b_M_real_21_address0,
        b_M_real_21_ce0 => grp_kernel_mmult_fu_2228_b_M_real_21_ce0,
        b_M_real_21_q0 => xmat_M_real_21_q0,
        b_M_real_21_address1 => grp_kernel_mmult_fu_2228_b_M_real_21_address1,
        b_M_real_21_ce1 => grp_kernel_mmult_fu_2228_b_M_real_21_ce1,
        b_M_real_21_q1 => xmat_M_real_21_q1,
        b_M_real_22_address0 => grp_kernel_mmult_fu_2228_b_M_real_22_address0,
        b_M_real_22_ce0 => grp_kernel_mmult_fu_2228_b_M_real_22_ce0,
        b_M_real_22_q0 => xmat_M_real_22_q0,
        b_M_real_22_address1 => grp_kernel_mmult_fu_2228_b_M_real_22_address1,
        b_M_real_22_ce1 => grp_kernel_mmult_fu_2228_b_M_real_22_ce1,
        b_M_real_22_q1 => xmat_M_real_22_q1,
        b_M_real_23_address0 => grp_kernel_mmult_fu_2228_b_M_real_23_address0,
        b_M_real_23_ce0 => grp_kernel_mmult_fu_2228_b_M_real_23_ce0,
        b_M_real_23_q0 => xmat_M_real_23_q0,
        b_M_real_23_address1 => grp_kernel_mmult_fu_2228_b_M_real_23_address1,
        b_M_real_23_ce1 => grp_kernel_mmult_fu_2228_b_M_real_23_ce1,
        b_M_real_23_q1 => xmat_M_real_23_q1,
        b_M_real_24_address0 => grp_kernel_mmult_fu_2228_b_M_real_24_address0,
        b_M_real_24_ce0 => grp_kernel_mmult_fu_2228_b_M_real_24_ce0,
        b_M_real_24_q0 => xmat_M_real_24_q0,
        b_M_real_24_address1 => grp_kernel_mmult_fu_2228_b_M_real_24_address1,
        b_M_real_24_ce1 => grp_kernel_mmult_fu_2228_b_M_real_24_ce1,
        b_M_real_24_q1 => xmat_M_real_24_q1,
        b_M_real_25_address0 => grp_kernel_mmult_fu_2228_b_M_real_25_address0,
        b_M_real_25_ce0 => grp_kernel_mmult_fu_2228_b_M_real_25_ce0,
        b_M_real_25_q0 => xmat_M_real_25_q0,
        b_M_real_25_address1 => grp_kernel_mmult_fu_2228_b_M_real_25_address1,
        b_M_real_25_ce1 => grp_kernel_mmult_fu_2228_b_M_real_25_ce1,
        b_M_real_25_q1 => xmat_M_real_25_q1,
        b_M_real_26_address0 => grp_kernel_mmult_fu_2228_b_M_real_26_address0,
        b_M_real_26_ce0 => grp_kernel_mmult_fu_2228_b_M_real_26_ce0,
        b_M_real_26_q0 => xmat_M_real_26_q0,
        b_M_real_26_address1 => grp_kernel_mmult_fu_2228_b_M_real_26_address1,
        b_M_real_26_ce1 => grp_kernel_mmult_fu_2228_b_M_real_26_ce1,
        b_M_real_26_q1 => xmat_M_real_26_q1,
        b_M_real_27_address0 => grp_kernel_mmult_fu_2228_b_M_real_27_address0,
        b_M_real_27_ce0 => grp_kernel_mmult_fu_2228_b_M_real_27_ce0,
        b_M_real_27_q0 => xmat_M_real_27_q0,
        b_M_real_27_address1 => grp_kernel_mmult_fu_2228_b_M_real_27_address1,
        b_M_real_27_ce1 => grp_kernel_mmult_fu_2228_b_M_real_27_ce1,
        b_M_real_27_q1 => xmat_M_real_27_q1,
        b_M_real_28_address0 => grp_kernel_mmult_fu_2228_b_M_real_28_address0,
        b_M_real_28_ce0 => grp_kernel_mmult_fu_2228_b_M_real_28_ce0,
        b_M_real_28_q0 => xmat_M_real_28_q0,
        b_M_real_28_address1 => grp_kernel_mmult_fu_2228_b_M_real_28_address1,
        b_M_real_28_ce1 => grp_kernel_mmult_fu_2228_b_M_real_28_ce1,
        b_M_real_28_q1 => xmat_M_real_28_q1,
        b_M_real_29_address0 => grp_kernel_mmult_fu_2228_b_M_real_29_address0,
        b_M_real_29_ce0 => grp_kernel_mmult_fu_2228_b_M_real_29_ce0,
        b_M_real_29_q0 => xmat_M_real_29_q0,
        b_M_real_29_address1 => grp_kernel_mmult_fu_2228_b_M_real_29_address1,
        b_M_real_29_ce1 => grp_kernel_mmult_fu_2228_b_M_real_29_ce1,
        b_M_real_29_q1 => xmat_M_real_29_q1,
        b_M_real_30_address0 => grp_kernel_mmult_fu_2228_b_M_real_30_address0,
        b_M_real_30_ce0 => grp_kernel_mmult_fu_2228_b_M_real_30_ce0,
        b_M_real_30_q0 => xmat_M_real_30_q0,
        b_M_real_30_address1 => grp_kernel_mmult_fu_2228_b_M_real_30_address1,
        b_M_real_30_ce1 => grp_kernel_mmult_fu_2228_b_M_real_30_ce1,
        b_M_real_30_q1 => xmat_M_real_30_q1,
        b_M_real_31_address0 => grp_kernel_mmult_fu_2228_b_M_real_31_address0,
        b_M_real_31_ce0 => grp_kernel_mmult_fu_2228_b_M_real_31_ce0,
        b_M_real_31_q0 => xmat_M_real_31_q0,
        b_M_real_31_address1 => grp_kernel_mmult_fu_2228_b_M_real_31_address1,
        b_M_real_31_ce1 => grp_kernel_mmult_fu_2228_b_M_real_31_ce1,
        b_M_real_31_q1 => xmat_M_real_31_q1,
        b_M_imag_0_address0 => grp_kernel_mmult_fu_2228_b_M_imag_0_address0,
        b_M_imag_0_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_0_ce0,
        b_M_imag_0_q0 => xmat_M_imag_0_q0,
        b_M_imag_0_address1 => grp_kernel_mmult_fu_2228_b_M_imag_0_address1,
        b_M_imag_0_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_0_ce1,
        b_M_imag_0_q1 => xmat_M_imag_0_q1,
        b_M_imag_1_address0 => grp_kernel_mmult_fu_2228_b_M_imag_1_address0,
        b_M_imag_1_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_1_ce0,
        b_M_imag_1_q0 => xmat_M_imag_1_q0,
        b_M_imag_1_address1 => grp_kernel_mmult_fu_2228_b_M_imag_1_address1,
        b_M_imag_1_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_1_ce1,
        b_M_imag_1_q1 => xmat_M_imag_1_q1,
        b_M_imag_2_address0 => grp_kernel_mmult_fu_2228_b_M_imag_2_address0,
        b_M_imag_2_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_2_ce0,
        b_M_imag_2_q0 => xmat_M_imag_2_q0,
        b_M_imag_2_address1 => grp_kernel_mmult_fu_2228_b_M_imag_2_address1,
        b_M_imag_2_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_2_ce1,
        b_M_imag_2_q1 => xmat_M_imag_2_q1,
        b_M_imag_3_address0 => grp_kernel_mmult_fu_2228_b_M_imag_3_address0,
        b_M_imag_3_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_3_ce0,
        b_M_imag_3_q0 => xmat_M_imag_3_q0,
        b_M_imag_3_address1 => grp_kernel_mmult_fu_2228_b_M_imag_3_address1,
        b_M_imag_3_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_3_ce1,
        b_M_imag_3_q1 => xmat_M_imag_3_q1,
        b_M_imag_4_address0 => grp_kernel_mmult_fu_2228_b_M_imag_4_address0,
        b_M_imag_4_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_4_ce0,
        b_M_imag_4_q0 => xmat_M_imag_4_q0,
        b_M_imag_4_address1 => grp_kernel_mmult_fu_2228_b_M_imag_4_address1,
        b_M_imag_4_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_4_ce1,
        b_M_imag_4_q1 => xmat_M_imag_4_q1,
        b_M_imag_5_address0 => grp_kernel_mmult_fu_2228_b_M_imag_5_address0,
        b_M_imag_5_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_5_ce0,
        b_M_imag_5_q0 => xmat_M_imag_5_q0,
        b_M_imag_5_address1 => grp_kernel_mmult_fu_2228_b_M_imag_5_address1,
        b_M_imag_5_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_5_ce1,
        b_M_imag_5_q1 => xmat_M_imag_5_q1,
        b_M_imag_6_address0 => grp_kernel_mmult_fu_2228_b_M_imag_6_address0,
        b_M_imag_6_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_6_ce0,
        b_M_imag_6_q0 => xmat_M_imag_6_q0,
        b_M_imag_6_address1 => grp_kernel_mmult_fu_2228_b_M_imag_6_address1,
        b_M_imag_6_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_6_ce1,
        b_M_imag_6_q1 => xmat_M_imag_6_q1,
        b_M_imag_7_address0 => grp_kernel_mmult_fu_2228_b_M_imag_7_address0,
        b_M_imag_7_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_7_ce0,
        b_M_imag_7_q0 => xmat_M_imag_7_q0,
        b_M_imag_7_address1 => grp_kernel_mmult_fu_2228_b_M_imag_7_address1,
        b_M_imag_7_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_7_ce1,
        b_M_imag_7_q1 => xmat_M_imag_7_q1,
        b_M_imag_8_address0 => grp_kernel_mmult_fu_2228_b_M_imag_8_address0,
        b_M_imag_8_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_8_ce0,
        b_M_imag_8_q0 => xmat_M_imag_8_q0,
        b_M_imag_8_address1 => grp_kernel_mmult_fu_2228_b_M_imag_8_address1,
        b_M_imag_8_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_8_ce1,
        b_M_imag_8_q1 => xmat_M_imag_8_q1,
        b_M_imag_9_address0 => grp_kernel_mmult_fu_2228_b_M_imag_9_address0,
        b_M_imag_9_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_9_ce0,
        b_M_imag_9_q0 => xmat_M_imag_9_q0,
        b_M_imag_9_address1 => grp_kernel_mmult_fu_2228_b_M_imag_9_address1,
        b_M_imag_9_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_9_ce1,
        b_M_imag_9_q1 => xmat_M_imag_9_q1,
        b_M_imag_10_address0 => grp_kernel_mmult_fu_2228_b_M_imag_10_address0,
        b_M_imag_10_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_10_ce0,
        b_M_imag_10_q0 => xmat_M_imag_10_q0,
        b_M_imag_10_address1 => grp_kernel_mmult_fu_2228_b_M_imag_10_address1,
        b_M_imag_10_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_10_ce1,
        b_M_imag_10_q1 => xmat_M_imag_10_q1,
        b_M_imag_11_address0 => grp_kernel_mmult_fu_2228_b_M_imag_11_address0,
        b_M_imag_11_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_11_ce0,
        b_M_imag_11_q0 => xmat_M_imag_11_q0,
        b_M_imag_11_address1 => grp_kernel_mmult_fu_2228_b_M_imag_11_address1,
        b_M_imag_11_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_11_ce1,
        b_M_imag_11_q1 => xmat_M_imag_11_q1,
        b_M_imag_12_address0 => grp_kernel_mmult_fu_2228_b_M_imag_12_address0,
        b_M_imag_12_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_12_ce0,
        b_M_imag_12_q0 => xmat_M_imag_12_q0,
        b_M_imag_12_address1 => grp_kernel_mmult_fu_2228_b_M_imag_12_address1,
        b_M_imag_12_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_12_ce1,
        b_M_imag_12_q1 => xmat_M_imag_12_q1,
        b_M_imag_13_address0 => grp_kernel_mmult_fu_2228_b_M_imag_13_address0,
        b_M_imag_13_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_13_ce0,
        b_M_imag_13_q0 => xmat_M_imag_13_q0,
        b_M_imag_13_address1 => grp_kernel_mmult_fu_2228_b_M_imag_13_address1,
        b_M_imag_13_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_13_ce1,
        b_M_imag_13_q1 => xmat_M_imag_13_q1,
        b_M_imag_14_address0 => grp_kernel_mmult_fu_2228_b_M_imag_14_address0,
        b_M_imag_14_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_14_ce0,
        b_M_imag_14_q0 => xmat_M_imag_14_q0,
        b_M_imag_14_address1 => grp_kernel_mmult_fu_2228_b_M_imag_14_address1,
        b_M_imag_14_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_14_ce1,
        b_M_imag_14_q1 => xmat_M_imag_14_q1,
        b_M_imag_15_address0 => grp_kernel_mmult_fu_2228_b_M_imag_15_address0,
        b_M_imag_15_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_15_ce0,
        b_M_imag_15_q0 => xmat_M_imag_15_q0,
        b_M_imag_15_address1 => grp_kernel_mmult_fu_2228_b_M_imag_15_address1,
        b_M_imag_15_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_15_ce1,
        b_M_imag_15_q1 => xmat_M_imag_15_q1,
        b_M_imag_16_address0 => grp_kernel_mmult_fu_2228_b_M_imag_16_address0,
        b_M_imag_16_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_16_ce0,
        b_M_imag_16_q0 => xmat_M_imag_16_q0,
        b_M_imag_16_address1 => grp_kernel_mmult_fu_2228_b_M_imag_16_address1,
        b_M_imag_16_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_16_ce1,
        b_M_imag_16_q1 => xmat_M_imag_16_q1,
        b_M_imag_17_address0 => grp_kernel_mmult_fu_2228_b_M_imag_17_address0,
        b_M_imag_17_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_17_ce0,
        b_M_imag_17_q0 => xmat_M_imag_17_q0,
        b_M_imag_17_address1 => grp_kernel_mmult_fu_2228_b_M_imag_17_address1,
        b_M_imag_17_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_17_ce1,
        b_M_imag_17_q1 => xmat_M_imag_17_q1,
        b_M_imag_18_address0 => grp_kernel_mmult_fu_2228_b_M_imag_18_address0,
        b_M_imag_18_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_18_ce0,
        b_M_imag_18_q0 => xmat_M_imag_18_q0,
        b_M_imag_18_address1 => grp_kernel_mmult_fu_2228_b_M_imag_18_address1,
        b_M_imag_18_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_18_ce1,
        b_M_imag_18_q1 => xmat_M_imag_18_q1,
        b_M_imag_19_address0 => grp_kernel_mmult_fu_2228_b_M_imag_19_address0,
        b_M_imag_19_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_19_ce0,
        b_M_imag_19_q0 => xmat_M_imag_19_q0,
        b_M_imag_19_address1 => grp_kernel_mmult_fu_2228_b_M_imag_19_address1,
        b_M_imag_19_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_19_ce1,
        b_M_imag_19_q1 => xmat_M_imag_19_q1,
        b_M_imag_20_address0 => grp_kernel_mmult_fu_2228_b_M_imag_20_address0,
        b_M_imag_20_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_20_ce0,
        b_M_imag_20_q0 => xmat_M_imag_20_q0,
        b_M_imag_20_address1 => grp_kernel_mmult_fu_2228_b_M_imag_20_address1,
        b_M_imag_20_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_20_ce1,
        b_M_imag_20_q1 => xmat_M_imag_20_q1,
        b_M_imag_21_address0 => grp_kernel_mmult_fu_2228_b_M_imag_21_address0,
        b_M_imag_21_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_21_ce0,
        b_M_imag_21_q0 => xmat_M_imag_21_q0,
        b_M_imag_21_address1 => grp_kernel_mmult_fu_2228_b_M_imag_21_address1,
        b_M_imag_21_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_21_ce1,
        b_M_imag_21_q1 => xmat_M_imag_21_q1,
        b_M_imag_22_address0 => grp_kernel_mmult_fu_2228_b_M_imag_22_address0,
        b_M_imag_22_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_22_ce0,
        b_M_imag_22_q0 => xmat_M_imag_22_q0,
        b_M_imag_22_address1 => grp_kernel_mmult_fu_2228_b_M_imag_22_address1,
        b_M_imag_22_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_22_ce1,
        b_M_imag_22_q1 => xmat_M_imag_22_q1,
        b_M_imag_23_address0 => grp_kernel_mmult_fu_2228_b_M_imag_23_address0,
        b_M_imag_23_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_23_ce0,
        b_M_imag_23_q0 => xmat_M_imag_23_q0,
        b_M_imag_23_address1 => grp_kernel_mmult_fu_2228_b_M_imag_23_address1,
        b_M_imag_23_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_23_ce1,
        b_M_imag_23_q1 => xmat_M_imag_23_q1,
        b_M_imag_24_address0 => grp_kernel_mmult_fu_2228_b_M_imag_24_address0,
        b_M_imag_24_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_24_ce0,
        b_M_imag_24_q0 => xmat_M_imag_24_q0,
        b_M_imag_24_address1 => grp_kernel_mmult_fu_2228_b_M_imag_24_address1,
        b_M_imag_24_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_24_ce1,
        b_M_imag_24_q1 => xmat_M_imag_24_q1,
        b_M_imag_25_address0 => grp_kernel_mmult_fu_2228_b_M_imag_25_address0,
        b_M_imag_25_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_25_ce0,
        b_M_imag_25_q0 => xmat_M_imag_25_q0,
        b_M_imag_25_address1 => grp_kernel_mmult_fu_2228_b_M_imag_25_address1,
        b_M_imag_25_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_25_ce1,
        b_M_imag_25_q1 => xmat_M_imag_25_q1,
        b_M_imag_26_address0 => grp_kernel_mmult_fu_2228_b_M_imag_26_address0,
        b_M_imag_26_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_26_ce0,
        b_M_imag_26_q0 => xmat_M_imag_26_q0,
        b_M_imag_26_address1 => grp_kernel_mmult_fu_2228_b_M_imag_26_address1,
        b_M_imag_26_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_26_ce1,
        b_M_imag_26_q1 => xmat_M_imag_26_q1,
        b_M_imag_27_address0 => grp_kernel_mmult_fu_2228_b_M_imag_27_address0,
        b_M_imag_27_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_27_ce0,
        b_M_imag_27_q0 => xmat_M_imag_27_q0,
        b_M_imag_27_address1 => grp_kernel_mmult_fu_2228_b_M_imag_27_address1,
        b_M_imag_27_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_27_ce1,
        b_M_imag_27_q1 => xmat_M_imag_27_q1,
        b_M_imag_28_address0 => grp_kernel_mmult_fu_2228_b_M_imag_28_address0,
        b_M_imag_28_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_28_ce0,
        b_M_imag_28_q0 => xmat_M_imag_28_q0,
        b_M_imag_28_address1 => grp_kernel_mmult_fu_2228_b_M_imag_28_address1,
        b_M_imag_28_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_28_ce1,
        b_M_imag_28_q1 => xmat_M_imag_28_q1,
        b_M_imag_29_address0 => grp_kernel_mmult_fu_2228_b_M_imag_29_address0,
        b_M_imag_29_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_29_ce0,
        b_M_imag_29_q0 => xmat_M_imag_29_q0,
        b_M_imag_29_address1 => grp_kernel_mmult_fu_2228_b_M_imag_29_address1,
        b_M_imag_29_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_29_ce1,
        b_M_imag_29_q1 => xmat_M_imag_29_q1,
        b_M_imag_30_address0 => grp_kernel_mmult_fu_2228_b_M_imag_30_address0,
        b_M_imag_30_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_30_ce0,
        b_M_imag_30_q0 => xmat_M_imag_30_q0,
        b_M_imag_30_address1 => grp_kernel_mmult_fu_2228_b_M_imag_30_address1,
        b_M_imag_30_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_30_ce1,
        b_M_imag_30_q1 => xmat_M_imag_30_q1,
        b_M_imag_31_address0 => grp_kernel_mmult_fu_2228_b_M_imag_31_address0,
        b_M_imag_31_ce0 => grp_kernel_mmult_fu_2228_b_M_imag_31_ce0,
        b_M_imag_31_q0 => xmat_M_imag_31_q0,
        b_M_imag_31_address1 => grp_kernel_mmult_fu_2228_b_M_imag_31_address1,
        b_M_imag_31_ce1 => grp_kernel_mmult_fu_2228_b_M_imag_31_ce1,
        b_M_imag_31_q1 => xmat_M_imag_31_q1,
        out_M_real_0_0_read => out_vector_M_real_0,
        out_M_real_0_1_read => out_vector_M_real_0_1,
        out_M_real_1_0_read => out_vector_M_real_1,
        out_M_real_1_1_read => out_vector_M_real_1_1,
        out_M_real_2_0_read => out_vector_M_real_2,
        out_M_real_2_1_read => out_vector_M_real_2_1,
        out_M_real_3_0_read => out_vector_M_real_3,
        out_M_real_3_1_read => out_vector_M_real_3_1,
        out_M_real_4_0_read => out_vector_M_real_4,
        out_M_real_4_1_read => out_vector_M_real_4_1,
        out_M_real_5_0_read => out_vector_M_real_5,
        out_M_real_5_1_read => out_vector_M_real_5_1,
        out_M_real_6_0_read => out_vector_M_real_6,
        out_M_real_6_1_read => out_vector_M_real_6_1,
        out_M_real_7_0_read => out_vector_M_real_7,
        out_M_real_7_1_read => out_vector_M_real_7_1,
        out_M_imag_0_0_read => out_vector_M_imag_0,
        out_M_imag_0_1_read => out_vector_M_imag_0_1,
        out_M_imag_1_0_read => out_vector_M_imag_1,
        out_M_imag_1_1_read => out_vector_M_imag_1_1,
        out_M_imag_2_0_read => out_vector_M_imag_2,
        out_M_imag_2_1_read => out_vector_M_imag_2_1,
        out_M_imag_3_0_read => out_vector_M_imag_3,
        out_M_imag_3_1_read => out_vector_M_imag_3_1,
        out_M_imag_4_0_read => out_vector_M_imag_4,
        out_M_imag_4_1_read => out_vector_M_imag_4_1,
        out_M_imag_5_0_read => out_vector_M_imag_5,
        out_M_imag_5_1_read => out_vector_M_imag_5_1,
        out_M_imag_6_0_read => out_vector_M_imag_6,
        out_M_imag_6_1_read => out_vector_M_imag_6_1,
        out_M_imag_7_0_read => out_vector_M_imag_7,
        out_M_imag_7_1_read => out_vector_M_imag_7_1,
        ap_return_0 => grp_kernel_mmult_fu_2228_ap_return_0,
        ap_return_1 => grp_kernel_mmult_fu_2228_ap_return_1,
        ap_return_2 => grp_kernel_mmult_fu_2228_ap_return_2,
        ap_return_3 => grp_kernel_mmult_fu_2228_ap_return_3,
        ap_return_4 => grp_kernel_mmult_fu_2228_ap_return_4,
        ap_return_5 => grp_kernel_mmult_fu_2228_ap_return_5,
        ap_return_6 => grp_kernel_mmult_fu_2228_ap_return_6,
        ap_return_7 => grp_kernel_mmult_fu_2228_ap_return_7,
        ap_return_8 => grp_kernel_mmult_fu_2228_ap_return_8,
        ap_return_9 => grp_kernel_mmult_fu_2228_ap_return_9,
        ap_return_10 => grp_kernel_mmult_fu_2228_ap_return_10,
        ap_return_11 => grp_kernel_mmult_fu_2228_ap_return_11,
        ap_return_12 => grp_kernel_mmult_fu_2228_ap_return_12,
        ap_return_13 => grp_kernel_mmult_fu_2228_ap_return_13,
        ap_return_14 => grp_kernel_mmult_fu_2228_ap_return_14,
        ap_return_15 => grp_kernel_mmult_fu_2228_ap_return_15,
        ap_return_16 => grp_kernel_mmult_fu_2228_ap_return_16,
        ap_return_17 => grp_kernel_mmult_fu_2228_ap_return_17,
        ap_return_18 => grp_kernel_mmult_fu_2228_ap_return_18,
        ap_return_19 => grp_kernel_mmult_fu_2228_ap_return_19,
        ap_return_20 => grp_kernel_mmult_fu_2228_ap_return_20,
        ap_return_21 => grp_kernel_mmult_fu_2228_ap_return_21,
        ap_return_22 => grp_kernel_mmult_fu_2228_ap_return_22,
        ap_return_23 => grp_kernel_mmult_fu_2228_ap_return_23,
        ap_return_24 => grp_kernel_mmult_fu_2228_ap_return_24,
        ap_return_25 => grp_kernel_mmult_fu_2228_ap_return_25,
        ap_return_26 => grp_kernel_mmult_fu_2228_ap_return_26,
        ap_return_27 => grp_kernel_mmult_fu_2228_ap_return_27,
        ap_return_28 => grp_kernel_mmult_fu_2228_ap_return_28,
        ap_return_29 => grp_kernel_mmult_fu_2228_ap_return_29,
        ap_return_30 => grp_kernel_mmult_fu_2228_ap_return_30,
        ap_return_31 => grp_kernel_mmult_fu_2228_ap_return_31);

    dmatmult_mux_165_civ_U676 : component dmatmult_mux_165_civ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => out_vector_M_imag_0_4_reg_3778,
        din1 => out_vector_M_imag_0_5_reg_3783,
        din2 => out_vector_M_imag_1_4_reg_3788,
        din3 => out_vector_M_imag_1_5_reg_3793,
        din4 => out_vector_M_imag_2_4_reg_3798,
        din5 => out_vector_M_imag_2_5_reg_3803,
        din6 => out_vector_M_imag_3_4_reg_3808,
        din7 => out_vector_M_imag_3_5_reg_3813,
        din8 => out_vector_M_imag_4_4_reg_3818,
        din9 => out_vector_M_imag_4_5_reg_3823,
        din10 => out_vector_M_imag_5_4_reg_3828,
        din11 => out_vector_M_imag_5_5_reg_3833,
        din12 => out_vector_M_imag_6_4_reg_3838,
        din13 => out_vector_M_imag_6_5_reg_3843,
        din14 => out_vector_M_imag_7_4_reg_3848,
        din15 => out_vector_M_imag_7_5_reg_3853,
        din16 => zext_ln102_fu_3423_p1,
        dout => tmp_4_fu_3427_p18);

    dmatmult_mux_165_civ_U677 : component dmatmult_mux_165_civ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => out_vector_M_real_0_4_reg_3698,
        din1 => out_vector_M_real_0_5_reg_3703,
        din2 => out_vector_M_real_1_4_reg_3708,
        din3 => out_vector_M_real_1_5_reg_3713,
        din4 => out_vector_M_real_2_4_reg_3718,
        din5 => out_vector_M_real_2_5_reg_3723,
        din6 => out_vector_M_real_3_4_reg_3728,
        din7 => out_vector_M_real_3_5_reg_3733,
        din8 => out_vector_M_real_4_4_reg_3738,
        din9 => out_vector_M_real_4_5_reg_3743,
        din10 => out_vector_M_real_5_4_reg_3748,
        din11 => out_vector_M_real_5_5_reg_3753,
        din12 => out_vector_M_real_6_4_reg_3758,
        din13 => out_vector_M_real_6_5_reg_3763,
        din14 => out_vector_M_real_7_4_reg_3768,
        din15 => out_vector_M_real_7_5_reg_3773,
        din16 => zext_ln102_fu_3423_p1,
        dout => tmp_5_fu_3453_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_kernel_mmult_fu_2228_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mmult_fu_2228_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln86_fu_2724_p2 = ap_const_lv1_1))) then 
                    grp_kernel_mmult_fu_2228_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mmult_fu_2228_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mmult_fu_2228_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i12_0_reg_2217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_0))) then 
                i12_0_reg_2217 <= i_1_fu_3413_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_kernel_mmult_fu_2228_ap_done = ap_const_logic_1))) then 
                i12_0_reg_2217 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i9_0_reg_2195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln74_fu_2534_p2 = ap_const_lv1_1))) then 
                i9_0_reg_2195 <= ap_const_lv5_0;
            elsif ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_1))) then 
                i9_0_reg_2195 <= i_2_reg_3517;
            end if; 
        end if;
    end process;

    i_0_reg_2172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_2172 <= ap_const_lv5_0;
            elsif ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_1))) then 
                i_0_reg_2172 <= i_reg_3498;
            end if; 
        end if;
    end process;

    j10_0_reg_2206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j10_0_reg_2206 <= j_1_reg_3690;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln86_fu_2724_p2 = ap_const_lv1_0))) then 
                j10_0_reg_2206 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_0_reg_2184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_reg_2184 <= j_reg_3506;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln74_fu_2534_p2 = ap_const_lv1_0))) then 
                j_0_reg_2184 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_2_reg_3517 <= i_2_fu_2730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_3498 <= i_fu_2540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                j_1_reg_3690 <= j_1_fu_2906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                j_reg_3506 <= j_fu_2552_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_kernel_mmult_fu_2228_ap_done = ap_const_logic_1))) then
                out_vector_M_imag_0 <= grp_kernel_mmult_fu_2228_ap_return_16;
                out_vector_M_imag_0_1 <= grp_kernel_mmult_fu_2228_ap_return_17;
                out_vector_M_imag_0_4_reg_3778 <= grp_kernel_mmult_fu_2228_ap_return_16;
                out_vector_M_imag_0_5_reg_3783 <= grp_kernel_mmult_fu_2228_ap_return_17;
                out_vector_M_imag_1 <= grp_kernel_mmult_fu_2228_ap_return_18;
                out_vector_M_imag_1_1 <= grp_kernel_mmult_fu_2228_ap_return_19;
                out_vector_M_imag_1_4_reg_3788 <= grp_kernel_mmult_fu_2228_ap_return_18;
                out_vector_M_imag_1_5_reg_3793 <= grp_kernel_mmult_fu_2228_ap_return_19;
                out_vector_M_imag_2 <= grp_kernel_mmult_fu_2228_ap_return_20;
                out_vector_M_imag_2_1 <= grp_kernel_mmult_fu_2228_ap_return_21;
                out_vector_M_imag_2_4_reg_3798 <= grp_kernel_mmult_fu_2228_ap_return_20;
                out_vector_M_imag_2_5_reg_3803 <= grp_kernel_mmult_fu_2228_ap_return_21;
                out_vector_M_imag_3 <= grp_kernel_mmult_fu_2228_ap_return_22;
                out_vector_M_imag_3_1 <= grp_kernel_mmult_fu_2228_ap_return_23;
                out_vector_M_imag_3_4_reg_3808 <= grp_kernel_mmult_fu_2228_ap_return_22;
                out_vector_M_imag_3_5_reg_3813 <= grp_kernel_mmult_fu_2228_ap_return_23;
                out_vector_M_imag_4 <= grp_kernel_mmult_fu_2228_ap_return_24;
                out_vector_M_imag_4_1 <= grp_kernel_mmult_fu_2228_ap_return_25;
                out_vector_M_imag_4_4_reg_3818 <= grp_kernel_mmult_fu_2228_ap_return_24;
                out_vector_M_imag_4_5_reg_3823 <= grp_kernel_mmult_fu_2228_ap_return_25;
                out_vector_M_imag_5 <= grp_kernel_mmult_fu_2228_ap_return_26;
                out_vector_M_imag_5_1 <= grp_kernel_mmult_fu_2228_ap_return_27;
                out_vector_M_imag_5_4_reg_3828 <= grp_kernel_mmult_fu_2228_ap_return_26;
                out_vector_M_imag_5_5_reg_3833 <= grp_kernel_mmult_fu_2228_ap_return_27;
                out_vector_M_imag_6 <= grp_kernel_mmult_fu_2228_ap_return_28;
                out_vector_M_imag_6_1 <= grp_kernel_mmult_fu_2228_ap_return_29;
                out_vector_M_imag_6_4_reg_3838 <= grp_kernel_mmult_fu_2228_ap_return_28;
                out_vector_M_imag_6_5_reg_3843 <= grp_kernel_mmult_fu_2228_ap_return_29;
                out_vector_M_imag_7 <= grp_kernel_mmult_fu_2228_ap_return_30;
                out_vector_M_imag_7_1 <= grp_kernel_mmult_fu_2228_ap_return_31;
                out_vector_M_imag_7_4_reg_3848 <= grp_kernel_mmult_fu_2228_ap_return_30;
                out_vector_M_imag_7_5_reg_3853 <= grp_kernel_mmult_fu_2228_ap_return_31;
                out_vector_M_real_0 <= grp_kernel_mmult_fu_2228_ap_return_0;
                out_vector_M_real_0_1 <= grp_kernel_mmult_fu_2228_ap_return_1;
                out_vector_M_real_0_4_reg_3698 <= grp_kernel_mmult_fu_2228_ap_return_0;
                out_vector_M_real_0_5_reg_3703 <= grp_kernel_mmult_fu_2228_ap_return_1;
                out_vector_M_real_1 <= grp_kernel_mmult_fu_2228_ap_return_2;
                out_vector_M_real_1_1 <= grp_kernel_mmult_fu_2228_ap_return_3;
                out_vector_M_real_1_4_reg_3708 <= grp_kernel_mmult_fu_2228_ap_return_2;
                out_vector_M_real_1_5_reg_3713 <= grp_kernel_mmult_fu_2228_ap_return_3;
                out_vector_M_real_2 <= grp_kernel_mmult_fu_2228_ap_return_4;
                out_vector_M_real_2_1 <= grp_kernel_mmult_fu_2228_ap_return_5;
                out_vector_M_real_2_4_reg_3718 <= grp_kernel_mmult_fu_2228_ap_return_4;
                out_vector_M_real_2_5_reg_3723 <= grp_kernel_mmult_fu_2228_ap_return_5;
                out_vector_M_real_3 <= grp_kernel_mmult_fu_2228_ap_return_6;
                out_vector_M_real_3_1 <= grp_kernel_mmult_fu_2228_ap_return_7;
                out_vector_M_real_3_4_reg_3728 <= grp_kernel_mmult_fu_2228_ap_return_6;
                out_vector_M_real_3_5_reg_3733 <= grp_kernel_mmult_fu_2228_ap_return_7;
                out_vector_M_real_4 <= grp_kernel_mmult_fu_2228_ap_return_8;
                out_vector_M_real_4_1 <= grp_kernel_mmult_fu_2228_ap_return_9;
                out_vector_M_real_4_4_reg_3738 <= grp_kernel_mmult_fu_2228_ap_return_8;
                out_vector_M_real_4_5_reg_3743 <= grp_kernel_mmult_fu_2228_ap_return_9;
                out_vector_M_real_5 <= grp_kernel_mmult_fu_2228_ap_return_10;
                out_vector_M_real_5_1 <= grp_kernel_mmult_fu_2228_ap_return_11;
                out_vector_M_real_5_4_reg_3748 <= grp_kernel_mmult_fu_2228_ap_return_10;
                out_vector_M_real_5_5_reg_3753 <= grp_kernel_mmult_fu_2228_ap_return_11;
                out_vector_M_real_6 <= grp_kernel_mmult_fu_2228_ap_return_12;
                out_vector_M_real_6_1 <= grp_kernel_mmult_fu_2228_ap_return_13;
                out_vector_M_real_6_4_reg_3758 <= grp_kernel_mmult_fu_2228_ap_return_12;
                out_vector_M_real_6_5_reg_3763 <= grp_kernel_mmult_fu_2228_ap_return_13;
                out_vector_M_real_7 <= grp_kernel_mmult_fu_2228_ap_return_14;
                out_vector_M_real_7_1 <= grp_kernel_mmult_fu_2228_ap_return_15;
                out_vector_M_real_7_4_reg_3768 <= grp_kernel_mmult_fu_2228_ap_return_14;
                out_vector_M_real_7_5_reg_3773 <= grp_kernel_mmult_fu_2228_ap_return_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln86_fu_2724_p2 = ap_const_lv1_0))) then
                    zext_ln87_reg_3522(4 downto 0) <= zext_ln87_fu_2736_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln87_reg_3522(5) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state9, icmp_ln100_fu_3407_p2, ap_CS_fsm_state2, ap_CS_fsm_state5, icmp_ln86_fu_2724_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_ap_done, ap_block_state9_io, icmp_ln74_fu_2534_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln74_fu_2534_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln86_fu_2724_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_kernel_mmult_fu_2228_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln90_fu_2942_p2 <= std_logic_vector(unsigned(zext_ln90_fu_2938_p1) + unsigned(zext_ln87_reg_3522));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state3_assign_proc : process(in_stream_TVALID, icmp_ln75_fu_2546_p2)
    begin
                ap_block_state3 <= ((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0));
    end process;


    ap_block_state6_assign_proc : process(in_stream_TVALID, icmp_ln87_fu_2900_p2)
    begin
                ap_block_state6 <= ((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0));
    end process;


    ap_block_state9_io_assign_proc : process(out_stream_TREADY, icmp_ln100_fu_3407_p2)
    begin
                ap_block_state9_io <= ((out_stream_TREADY = ap_const_logic_0) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state9, icmp_ln100_fu_3407_p2, ap_block_state9_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, icmp_ln100_fu_3407_p2, ap_block_state9_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln102_fu_3449_p1 <= tmp_4_fu_3427_p18;
    bitcast_ln105_fu_3475_p1 <= tmp_5_fu_3453_p18;
    bitcast_ln78_fu_2652_p1 <= trunc_ln681_fu_2558_p1;
    bitcast_ln81_fu_2688_p1 <= grp_fu_2524_p4;
    bitcast_ln90_fu_3015_p1 <= trunc_ln681_1_fu_2912_p1;
    bitcast_ln93_fu_3051_p1 <= grp_fu_2524_p4;
    grp_fu_2524_p4 <= in_stream_TDATA(63 downto 32);
    grp_kernel_mmult_fu_2228_ap_start <= grp_kernel_mmult_fu_2228_ap_start_reg;
    i_1_fu_3413_p2 <= std_logic_vector(unsigned(i12_0_reg_2217) + unsigned(ap_const_lv5_1));
    i_2_fu_2730_p2 <= std_logic_vector(unsigned(i9_0_reg_2195) + unsigned(ap_const_lv5_1));
    i_fu_2540_p2 <= std_logic_vector(unsigned(i_0_reg_2172) + unsigned(ap_const_lv5_1));
    icmp_ln100_fu_3407_p2 <= "1" when (i12_0_reg_2217 = ap_const_lv5_10) else "0";
    icmp_ln74_fu_2534_p2 <= "1" when (i_0_reg_2172 = ap_const_lv5_10) else "0";
    icmp_ln75_fu_2546_p2 <= "1" when (j_0_reg_2184 = ap_const_lv7_40) else "0";
    icmp_ln86_fu_2724_p2 <= "1" when (i9_0_reg_2195 = ap_const_lv5_10) else "0";
    icmp_ln87_fu_2900_p2 <= "1" when (j10_0_reg_2206 = ap_const_lv7_40) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0)))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_TREADY_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2)
    begin
        if (((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0)) or (not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0)))) then 
            in_stream_TREADY <= ap_const_logic_1;
        else 
            in_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    j_1_fu_2906_p2 <= std_logic_vector(unsigned(j10_0_reg_2206) + unsigned(ap_const_lv7_1));
    j_fu_2552_p2 <= std_logic_vector(unsigned(j_0_reg_2184) + unsigned(ap_const_lv7_1));
    out_stream_TDATA <= (bitcast_ln102_fu_3449_p1 & bitcast_ln105_fu_3475_p1);

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_CS_fsm_state9, icmp_ln100_fu_3407_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_0))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TKEEP <= ap_const_lv8_FF;
    out_stream_TLAST <= "1" when (i12_0_reg_2217 = ap_const_lv5_F) else "0";
    out_stream_TSTRB <= ap_const_lv8_FF;

    out_stream_TVALID_assign_proc : process(ap_CS_fsm_state9, icmp_ln100_fu_3407_p2, ap_block_state9_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_boolean_0 = ap_block_state9_io) and (icmp_ln100_fu_3407_p2 = ap_const_lv1_0))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_0_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_0_address0 <= grp_kernel_mmult_fu_2228_a_M_imag_address0;
        else 
            rxmat_M_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag_ce0;
        else 
            rxmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_0_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag_ce1;
        else 
            rxmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag41_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_10_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_10_address0 <= grp_kernel_mmult_fu_2228_a_M_imag41_address0;
        else 
            rxmat_M_imag_10_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_10_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag41_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag41_ce0;
        else 
            rxmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag41_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_10_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag41_ce1;
        else 
            rxmat_M_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag42_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_11_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_11_address0 <= grp_kernel_mmult_fu_2228_a_M_imag42_address0;
        else 
            rxmat_M_imag_11_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_11_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag42_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag42_ce0;
        else 
            rxmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag42_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_11_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag42_ce1;
        else 
            rxmat_M_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag43_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_12_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_12_address0 <= grp_kernel_mmult_fu_2228_a_M_imag43_address0;
        else 
            rxmat_M_imag_12_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_12_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag43_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag43_ce0;
        else 
            rxmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag43_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_12_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag43_ce1;
        else 
            rxmat_M_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag44_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_13_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_13_address0 <= grp_kernel_mmult_fu_2228_a_M_imag44_address0;
        else 
            rxmat_M_imag_13_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_13_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag44_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag44_ce0;
        else 
            rxmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag44_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_13_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag44_ce1;
        else 
            rxmat_M_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag45_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_14_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_14_address0 <= grp_kernel_mmult_fu_2228_a_M_imag45_address0;
        else 
            rxmat_M_imag_14_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_14_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag45_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag45_ce0;
        else 
            rxmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag45_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_14_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag45_ce1;
        else 
            rxmat_M_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag46_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_15_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_15_address0 <= grp_kernel_mmult_fu_2228_a_M_imag46_address0;
        else 
            rxmat_M_imag_15_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_15_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag46_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag46_ce0;
        else 
            rxmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag46_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_15_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag46_ce1;
        else 
            rxmat_M_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag47_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_16_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_16_address0 <= grp_kernel_mmult_fu_2228_a_M_imag47_address0;
        else 
            rxmat_M_imag_16_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_16_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag47_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag47_ce0;
        else 
            rxmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag47_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_16_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag47_ce1;
        else 
            rxmat_M_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag48_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_17_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_17_address0 <= grp_kernel_mmult_fu_2228_a_M_imag48_address0;
        else 
            rxmat_M_imag_17_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_17_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag48_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag48_ce0;
        else 
            rxmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag48_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_17_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag48_ce1;
        else 
            rxmat_M_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag49_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_18_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_18_address0 <= grp_kernel_mmult_fu_2228_a_M_imag49_address0;
        else 
            rxmat_M_imag_18_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_18_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag49_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag49_ce0;
        else 
            rxmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag49_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_18_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag49_ce1;
        else 
            rxmat_M_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag50_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_19_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_19_address0 <= grp_kernel_mmult_fu_2228_a_M_imag50_address0;
        else 
            rxmat_M_imag_19_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_19_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag50_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag50_ce0;
        else 
            rxmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag50_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_19_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag50_ce1;
        else 
            rxmat_M_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag32_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_1_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_1_address0 <= grp_kernel_mmult_fu_2228_a_M_imag32_address0;
        else 
            rxmat_M_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag32_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag32_ce0;
        else 
            rxmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag32_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_1_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag32_ce1;
        else 
            rxmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag51_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_20_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_20_address0 <= grp_kernel_mmult_fu_2228_a_M_imag51_address0;
        else 
            rxmat_M_imag_20_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_20_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag51_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag51_ce0;
        else 
            rxmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag51_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_20_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag51_ce1;
        else 
            rxmat_M_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag52_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_21_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_21_address0 <= grp_kernel_mmult_fu_2228_a_M_imag52_address0;
        else 
            rxmat_M_imag_21_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_21_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag52_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag52_ce0;
        else 
            rxmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag52_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_21_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag52_ce1;
        else 
            rxmat_M_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag53_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_22_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_22_address0 <= grp_kernel_mmult_fu_2228_a_M_imag53_address0;
        else 
            rxmat_M_imag_22_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_22_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag53_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag53_ce0;
        else 
            rxmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag53_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_22_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag53_ce1;
        else 
            rxmat_M_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag54_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_23_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_23_address0 <= grp_kernel_mmult_fu_2228_a_M_imag54_address0;
        else 
            rxmat_M_imag_23_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_23_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag54_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag54_ce0;
        else 
            rxmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag54_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_23_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag54_ce1;
        else 
            rxmat_M_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag55_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_24_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_24_address0 <= grp_kernel_mmult_fu_2228_a_M_imag55_address0;
        else 
            rxmat_M_imag_24_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_24_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag55_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag55_ce0;
        else 
            rxmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag55_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_24_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag55_ce1;
        else 
            rxmat_M_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag56_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_25_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_25_address0 <= grp_kernel_mmult_fu_2228_a_M_imag56_address0;
        else 
            rxmat_M_imag_25_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_25_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag56_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag56_ce0;
        else 
            rxmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag56_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_25_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag56_ce1;
        else 
            rxmat_M_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag57_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_26_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_26_address0 <= grp_kernel_mmult_fu_2228_a_M_imag57_address0;
        else 
            rxmat_M_imag_26_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_26_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag57_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag57_ce0;
        else 
            rxmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag57_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_26_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag57_ce1;
        else 
            rxmat_M_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag58_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_27_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_27_address0 <= grp_kernel_mmult_fu_2228_a_M_imag58_address0;
        else 
            rxmat_M_imag_27_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_27_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag58_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag58_ce0;
        else 
            rxmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag58_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_27_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag58_ce1;
        else 
            rxmat_M_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag59_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_28_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_28_address0 <= grp_kernel_mmult_fu_2228_a_M_imag59_address0;
        else 
            rxmat_M_imag_28_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_28_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag59_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag59_ce0;
        else 
            rxmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag59_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_28_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag59_ce1;
        else 
            rxmat_M_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag60_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_29_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_29_address0 <= grp_kernel_mmult_fu_2228_a_M_imag60_address0;
        else 
            rxmat_M_imag_29_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_29_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag60_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag60_ce0;
        else 
            rxmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag60_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_29_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag60_ce1;
        else 
            rxmat_M_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag33_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_2_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_2_address0 <= grp_kernel_mmult_fu_2228_a_M_imag33_address0;
        else 
            rxmat_M_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag33_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag33_ce0;
        else 
            rxmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag33_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_2_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag33_ce1;
        else 
            rxmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag61_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_30_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_30_address0 <= grp_kernel_mmult_fu_2228_a_M_imag61_address0;
        else 
            rxmat_M_imag_30_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_30_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag61_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag61_ce0;
        else 
            rxmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag61_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_30_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag61_ce1;
        else 
            rxmat_M_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag62_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_31_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_31_address0 <= grp_kernel_mmult_fu_2228_a_M_imag62_address0;
        else 
            rxmat_M_imag_31_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_31_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag62_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag62_ce0;
        else 
            rxmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag62_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_31_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag62_ce1;
        else 
            rxmat_M_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_0)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_2)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_3)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_4)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_5)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_6)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_7)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_8)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_9)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_A)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_B)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_C)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_D)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_E)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_F)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_10)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_11)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_12)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_13)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_14)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_15)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_16)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_17)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_18)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_19)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1A)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1B)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1C)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1D)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1E)) and not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag34_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_3_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_3_address0 <= grp_kernel_mmult_fu_2228_a_M_imag34_address0;
        else 
            rxmat_M_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag34_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag34_ce0;
        else 
            rxmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag34_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_3_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag34_ce1;
        else 
            rxmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag35_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_4_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_4_address0 <= grp_kernel_mmult_fu_2228_a_M_imag35_address0;
        else 
            rxmat_M_imag_4_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_4_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag35_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag35_ce0;
        else 
            rxmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag35_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_4_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag35_ce1;
        else 
            rxmat_M_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag36_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_5_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_5_address0 <= grp_kernel_mmult_fu_2228_a_M_imag36_address0;
        else 
            rxmat_M_imag_5_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_5_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag36_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag36_ce0;
        else 
            rxmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag36_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_5_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag36_ce1;
        else 
            rxmat_M_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag37_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_6_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_6_address0 <= grp_kernel_mmult_fu_2228_a_M_imag37_address0;
        else 
            rxmat_M_imag_6_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_6_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag37_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag37_ce0;
        else 
            rxmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag37_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_6_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag37_ce1;
        else 
            rxmat_M_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag38_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_7_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_7_address0 <= grp_kernel_mmult_fu_2228_a_M_imag38_address0;
        else 
            rxmat_M_imag_7_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_7_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag38_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag38_ce0;
        else 
            rxmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag38_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_7_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag38_ce1;
        else 
            rxmat_M_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag39_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_8_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_8_address0 <= grp_kernel_mmult_fu_2228_a_M_imag39_address0;
        else 
            rxmat_M_imag_8_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_8_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag39_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag39_ce0;
        else 
            rxmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag39_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_8_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag39_ce1;
        else 
            rxmat_M_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag40_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_9_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_9_address0 <= grp_kernel_mmult_fu_2228_a_M_imag40_address0;
        else 
            rxmat_M_imag_9_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_imag_9_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag40_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_2228_a_M_imag40_ce0;
        else 
            rxmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_imag40_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_imag_9_ce1 <= grp_kernel_mmult_fu_2228_a_M_imag40_ce1;
        else 
            rxmat_M_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_0_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_0_address0 <= grp_kernel_mmult_fu_2228_a_M_real_address0;
        else 
            rxmat_M_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_0_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_0_ce0 <= grp_kernel_mmult_fu_2228_a_M_real_ce0;
        else 
            rxmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_0_ce1 <= grp_kernel_mmult_fu_2228_a_M_real_ce1;
        else 
            rxmat_M_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real10_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_10_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_10_address0 <= grp_kernel_mmult_fu_2228_a_M_real10_address0;
        else 
            rxmat_M_real_10_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_10_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real10_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_10_ce0 <= grp_kernel_mmult_fu_2228_a_M_real10_ce0;
        else 
            rxmat_M_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_10_ce1 <= grp_kernel_mmult_fu_2228_a_M_real10_ce1;
        else 
            rxmat_M_real_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real11_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_11_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_11_address0 <= grp_kernel_mmult_fu_2228_a_M_real11_address0;
        else 
            rxmat_M_real_11_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_11_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real11_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_11_ce0 <= grp_kernel_mmult_fu_2228_a_M_real11_ce0;
        else 
            rxmat_M_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_11_ce1 <= grp_kernel_mmult_fu_2228_a_M_real11_ce1;
        else 
            rxmat_M_real_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real12_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_12_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_12_address0 <= grp_kernel_mmult_fu_2228_a_M_real12_address0;
        else 
            rxmat_M_real_12_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_12_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real12_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_12_ce0 <= grp_kernel_mmult_fu_2228_a_M_real12_ce0;
        else 
            rxmat_M_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_12_ce1 <= grp_kernel_mmult_fu_2228_a_M_real12_ce1;
        else 
            rxmat_M_real_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real13_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_13_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_13_address0 <= grp_kernel_mmult_fu_2228_a_M_real13_address0;
        else 
            rxmat_M_real_13_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_13_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real13_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_13_ce0 <= grp_kernel_mmult_fu_2228_a_M_real13_ce0;
        else 
            rxmat_M_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_13_ce1 <= grp_kernel_mmult_fu_2228_a_M_real13_ce1;
        else 
            rxmat_M_real_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real14_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_14_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_14_address0 <= grp_kernel_mmult_fu_2228_a_M_real14_address0;
        else 
            rxmat_M_real_14_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_14_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real14_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_14_ce0 <= grp_kernel_mmult_fu_2228_a_M_real14_ce0;
        else 
            rxmat_M_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_14_ce1 <= grp_kernel_mmult_fu_2228_a_M_real14_ce1;
        else 
            rxmat_M_real_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real15_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_15_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_15_address0 <= grp_kernel_mmult_fu_2228_a_M_real15_address0;
        else 
            rxmat_M_real_15_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_15_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real15_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_15_ce0 <= grp_kernel_mmult_fu_2228_a_M_real15_ce0;
        else 
            rxmat_M_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_15_ce1 <= grp_kernel_mmult_fu_2228_a_M_real15_ce1;
        else 
            rxmat_M_real_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real16_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_16_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_16_address0 <= grp_kernel_mmult_fu_2228_a_M_real16_address0;
        else 
            rxmat_M_real_16_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_16_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real16_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_16_ce0 <= grp_kernel_mmult_fu_2228_a_M_real16_ce0;
        else 
            rxmat_M_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_16_ce1 <= grp_kernel_mmult_fu_2228_a_M_real16_ce1;
        else 
            rxmat_M_real_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real17_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_17_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_17_address0 <= grp_kernel_mmult_fu_2228_a_M_real17_address0;
        else 
            rxmat_M_real_17_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_17_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real17_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_17_ce0 <= grp_kernel_mmult_fu_2228_a_M_real17_ce0;
        else 
            rxmat_M_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_17_ce1 <= grp_kernel_mmult_fu_2228_a_M_real17_ce1;
        else 
            rxmat_M_real_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real18_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_18_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_18_address0 <= grp_kernel_mmult_fu_2228_a_M_real18_address0;
        else 
            rxmat_M_real_18_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_18_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real18_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_18_ce0 <= grp_kernel_mmult_fu_2228_a_M_real18_ce0;
        else 
            rxmat_M_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_18_ce1 <= grp_kernel_mmult_fu_2228_a_M_real18_ce1;
        else 
            rxmat_M_real_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real19_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_19_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_19_address0 <= grp_kernel_mmult_fu_2228_a_M_real19_address0;
        else 
            rxmat_M_real_19_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_19_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real19_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_19_ce0 <= grp_kernel_mmult_fu_2228_a_M_real19_ce0;
        else 
            rxmat_M_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_19_ce1 <= grp_kernel_mmult_fu_2228_a_M_real19_ce1;
        else 
            rxmat_M_real_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real1_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_1_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_1_address0 <= grp_kernel_mmult_fu_2228_a_M_real1_address0;
        else 
            rxmat_M_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_1_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real1_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_1_ce0 <= grp_kernel_mmult_fu_2228_a_M_real1_ce0;
        else 
            rxmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_1_ce1 <= grp_kernel_mmult_fu_2228_a_M_real1_ce1;
        else 
            rxmat_M_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real20_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_20_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_20_address0 <= grp_kernel_mmult_fu_2228_a_M_real20_address0;
        else 
            rxmat_M_real_20_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_20_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real20_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_20_ce0 <= grp_kernel_mmult_fu_2228_a_M_real20_ce0;
        else 
            rxmat_M_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_20_ce1 <= grp_kernel_mmult_fu_2228_a_M_real20_ce1;
        else 
            rxmat_M_real_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real21_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_21_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_21_address0 <= grp_kernel_mmult_fu_2228_a_M_real21_address0;
        else 
            rxmat_M_real_21_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_21_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real21_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_21_ce0 <= grp_kernel_mmult_fu_2228_a_M_real21_ce0;
        else 
            rxmat_M_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_21_ce1 <= grp_kernel_mmult_fu_2228_a_M_real21_ce1;
        else 
            rxmat_M_real_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real22_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_22_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_22_address0 <= grp_kernel_mmult_fu_2228_a_M_real22_address0;
        else 
            rxmat_M_real_22_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_22_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real22_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_22_ce0 <= grp_kernel_mmult_fu_2228_a_M_real22_ce0;
        else 
            rxmat_M_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_22_ce1 <= grp_kernel_mmult_fu_2228_a_M_real22_ce1;
        else 
            rxmat_M_real_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real23_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_23_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_23_address0 <= grp_kernel_mmult_fu_2228_a_M_real23_address0;
        else 
            rxmat_M_real_23_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_23_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real23_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_23_ce0 <= grp_kernel_mmult_fu_2228_a_M_real23_ce0;
        else 
            rxmat_M_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_23_ce1 <= grp_kernel_mmult_fu_2228_a_M_real23_ce1;
        else 
            rxmat_M_real_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real24_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_24_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_24_address0 <= grp_kernel_mmult_fu_2228_a_M_real24_address0;
        else 
            rxmat_M_real_24_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_24_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real24_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_24_ce0 <= grp_kernel_mmult_fu_2228_a_M_real24_ce0;
        else 
            rxmat_M_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_24_ce1 <= grp_kernel_mmult_fu_2228_a_M_real24_ce1;
        else 
            rxmat_M_real_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real25_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_25_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_25_address0 <= grp_kernel_mmult_fu_2228_a_M_real25_address0;
        else 
            rxmat_M_real_25_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_25_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real25_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_25_ce0 <= grp_kernel_mmult_fu_2228_a_M_real25_ce0;
        else 
            rxmat_M_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_25_ce1 <= grp_kernel_mmult_fu_2228_a_M_real25_ce1;
        else 
            rxmat_M_real_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real26_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_26_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_26_address0 <= grp_kernel_mmult_fu_2228_a_M_real26_address0;
        else 
            rxmat_M_real_26_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_26_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real26_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_26_ce0 <= grp_kernel_mmult_fu_2228_a_M_real26_ce0;
        else 
            rxmat_M_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_26_ce1 <= grp_kernel_mmult_fu_2228_a_M_real26_ce1;
        else 
            rxmat_M_real_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real27_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_27_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_27_address0 <= grp_kernel_mmult_fu_2228_a_M_real27_address0;
        else 
            rxmat_M_real_27_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_27_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real27_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_27_ce0 <= grp_kernel_mmult_fu_2228_a_M_real27_ce0;
        else 
            rxmat_M_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_27_ce1 <= grp_kernel_mmult_fu_2228_a_M_real27_ce1;
        else 
            rxmat_M_real_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real28_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_28_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_28_address0 <= grp_kernel_mmult_fu_2228_a_M_real28_address0;
        else 
            rxmat_M_real_28_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_28_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real28_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_28_ce0 <= grp_kernel_mmult_fu_2228_a_M_real28_ce0;
        else 
            rxmat_M_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_28_ce1 <= grp_kernel_mmult_fu_2228_a_M_real28_ce1;
        else 
            rxmat_M_real_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real29_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_29_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_29_address0 <= grp_kernel_mmult_fu_2228_a_M_real29_address0;
        else 
            rxmat_M_real_29_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_29_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real29_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_29_ce0 <= grp_kernel_mmult_fu_2228_a_M_real29_ce0;
        else 
            rxmat_M_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_29_ce1 <= grp_kernel_mmult_fu_2228_a_M_real29_ce1;
        else 
            rxmat_M_real_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real2_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_2_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_2_address0 <= grp_kernel_mmult_fu_2228_a_M_real2_address0;
        else 
            rxmat_M_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_2_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real2_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_2_ce0 <= grp_kernel_mmult_fu_2228_a_M_real2_ce0;
        else 
            rxmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_2_ce1 <= grp_kernel_mmult_fu_2228_a_M_real2_ce1;
        else 
            rxmat_M_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real30_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_30_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_30_address0 <= grp_kernel_mmult_fu_2228_a_M_real30_address0;
        else 
            rxmat_M_real_30_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_30_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real30_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_30_ce0 <= grp_kernel_mmult_fu_2228_a_M_real30_ce0;
        else 
            rxmat_M_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_30_ce1 <= grp_kernel_mmult_fu_2228_a_M_real30_ce1;
        else 
            rxmat_M_real_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real31_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_31_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_31_address0 <= grp_kernel_mmult_fu_2228_a_M_real31_address0;
        else 
            rxmat_M_real_31_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_31_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real31_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_31_ce0 <= grp_kernel_mmult_fu_2228_a_M_real31_ce0;
        else 
            rxmat_M_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_31_ce1 <= grp_kernel_mmult_fu_2228_a_M_real31_ce1;
        else 
            rxmat_M_real_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_0)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_2)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_3)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_4)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_5)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_6)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_7)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_8)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_9)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_A)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_B)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_C)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_D)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_E)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_F)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_10)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_11)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_12)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_13)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_14)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_15)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_16)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_17)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_18)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_19)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1A)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1B)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1C)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1D)) and not((trunc_ln78_1_fu_2562_p4 = ap_const_lv6_1E)) and not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real3_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_3_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_3_address0 <= grp_kernel_mmult_fu_2228_a_M_real3_address0;
        else 
            rxmat_M_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_3_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real3_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_3_ce0 <= grp_kernel_mmult_fu_2228_a_M_real3_ce0;
        else 
            rxmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_3_ce1 <= grp_kernel_mmult_fu_2228_a_M_real3_ce1;
        else 
            rxmat_M_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real4_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_4_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_4_address0 <= grp_kernel_mmult_fu_2228_a_M_real4_address0;
        else 
            rxmat_M_real_4_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_4_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real4_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_4_ce0 <= grp_kernel_mmult_fu_2228_a_M_real4_ce0;
        else 
            rxmat_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_4_ce1 <= grp_kernel_mmult_fu_2228_a_M_real4_ce1;
        else 
            rxmat_M_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real5_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_5_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_5_address0 <= grp_kernel_mmult_fu_2228_a_M_real5_address0;
        else 
            rxmat_M_real_5_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_5_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real5_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_5_ce0 <= grp_kernel_mmult_fu_2228_a_M_real5_ce0;
        else 
            rxmat_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_5_ce1 <= grp_kernel_mmult_fu_2228_a_M_real5_ce1;
        else 
            rxmat_M_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real6_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_6_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_6_address0 <= grp_kernel_mmult_fu_2228_a_M_real6_address0;
        else 
            rxmat_M_real_6_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_6_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real6_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_6_ce0 <= grp_kernel_mmult_fu_2228_a_M_real6_ce0;
        else 
            rxmat_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_6_ce1 <= grp_kernel_mmult_fu_2228_a_M_real6_ce1;
        else 
            rxmat_M_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real7_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_7_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_7_address0 <= grp_kernel_mmult_fu_2228_a_M_real7_address0;
        else 
            rxmat_M_real_7_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_7_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real7_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_7_ce0 <= grp_kernel_mmult_fu_2228_a_M_real7_ce0;
        else 
            rxmat_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_7_ce1 <= grp_kernel_mmult_fu_2228_a_M_real7_ce1;
        else 
            rxmat_M_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real8_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_8_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_8_address0 <= grp_kernel_mmult_fu_2228_a_M_real8_address0;
        else 
            rxmat_M_real_8_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_8_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real8_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_8_ce0 <= grp_kernel_mmult_fu_2228_a_M_real8_ce0;
        else 
            rxmat_M_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_8_ce1 <= grp_kernel_mmult_fu_2228_a_M_real8_ce1;
        else 
            rxmat_M_real_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real9_address0, zext_ln78_fu_2584_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_9_address0 <= zext_ln78_fu_2584_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_9_address0 <= grp_kernel_mmult_fu_2228_a_M_real9_address0;
        else 
            rxmat_M_real_9_address0 <= "XXXXX";
        end if; 
    end process;


    rxmat_M_real_9_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real9_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            rxmat_M_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_9_ce0 <= grp_kernel_mmult_fu_2228_a_M_real9_ce0;
        else 
            rxmat_M_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_a_M_real9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rxmat_M_real_9_ce1 <= grp_kernel_mmult_fu_2228_a_M_real9_ce1;
        else 
            rxmat_M_real_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state3, icmp_ln75_fu_2546_p2, trunc_ln78_1_fu_2562_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) and (trunc_ln78_1_fu_2562_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln75_fu_2546_p2 = ap_const_lv1_0))) then 
            rxmat_M_real_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_6_fu_2576_p3 <= (i_0_reg_2172 & trunc_ln78_fu_2572_p1);
    tmp_8_fu_2930_p3 <= (trunc_ln90_fu_2926_p1 & ap_const_lv4_0);
    trunc_ln102_fu_3419_p1 <= i12_0_reg_2217(4 - 1 downto 0);
    trunc_ln681_1_fu_2912_p1 <= in_stream_TDATA(32 - 1 downto 0);
    trunc_ln681_fu_2558_p1 <= in_stream_TDATA(32 - 1 downto 0);
    trunc_ln78_1_fu_2562_p4 <= j_0_reg_2184(6 downto 1);
    trunc_ln78_fu_2572_p1 <= j_0_reg_2184(1 - 1 downto 0);
    trunc_ln90_1_fu_2916_p4 <= j10_0_reg_2206(6 downto 1);
    trunc_ln90_fu_2926_p1 <= j10_0_reg_2206(1 - 1 downto 0);

    xmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_0_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_0_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_0_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_0_address0;
        else 
            xmat_M_imag_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_0_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_0_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_0_ce0;
        else 
            xmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_0_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_0_ce1;
        else 
            xmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_10_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_10_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_10_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_10_address0;
        else 
            xmat_M_imag_10_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_10_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_10_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_10_ce0;
        else 
            xmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_10_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_10_ce1;
        else 
            xmat_M_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_11_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_11_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_11_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_11_address0;
        else 
            xmat_M_imag_11_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_11_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_11_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_11_ce0;
        else 
            xmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_11_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_11_ce1;
        else 
            xmat_M_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_12_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_12_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_12_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_12_address0;
        else 
            xmat_M_imag_12_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_12_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_12_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_12_ce0;
        else 
            xmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_12_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_12_ce1;
        else 
            xmat_M_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_13_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_13_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_13_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_13_address0;
        else 
            xmat_M_imag_13_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_13_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_13_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_13_ce0;
        else 
            xmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_13_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_13_ce1;
        else 
            xmat_M_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_14_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_14_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_14_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_14_address0;
        else 
            xmat_M_imag_14_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_14_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_14_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_14_ce0;
        else 
            xmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_14_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_14_ce1;
        else 
            xmat_M_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_15_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_15_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_15_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_15_address0;
        else 
            xmat_M_imag_15_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_15_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_15_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_15_ce0;
        else 
            xmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_15_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_15_ce1;
        else 
            xmat_M_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_16_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_16_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_16_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_16_address0;
        else 
            xmat_M_imag_16_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_16_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_16_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_16_ce0;
        else 
            xmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_16_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_16_ce1;
        else 
            xmat_M_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_17_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_17_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_17_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_17_address0;
        else 
            xmat_M_imag_17_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_17_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_17_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_17_ce0;
        else 
            xmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_17_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_17_ce1;
        else 
            xmat_M_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_18_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_18_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_18_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_18_address0;
        else 
            xmat_M_imag_18_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_18_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_18_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_18_ce0;
        else 
            xmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_18_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_18_ce1;
        else 
            xmat_M_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_19_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_19_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_19_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_19_address0;
        else 
            xmat_M_imag_19_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_19_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_19_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_19_ce0;
        else 
            xmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_19_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_19_ce1;
        else 
            xmat_M_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_1_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_1_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_1_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_1_address0;
        else 
            xmat_M_imag_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_1_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_1_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_1_ce0;
        else 
            xmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_1_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_1_ce1;
        else 
            xmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_20_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_20_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_20_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_20_address0;
        else 
            xmat_M_imag_20_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_20_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_20_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_20_ce0;
        else 
            xmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_20_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_20_ce1;
        else 
            xmat_M_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_21_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_21_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_21_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_21_address0;
        else 
            xmat_M_imag_21_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_21_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_21_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_21_ce0;
        else 
            xmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_21_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_21_ce1;
        else 
            xmat_M_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_22_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_22_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_22_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_22_address0;
        else 
            xmat_M_imag_22_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_22_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_22_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_22_ce0;
        else 
            xmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_22_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_22_ce1;
        else 
            xmat_M_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_23_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_23_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_23_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_23_address0;
        else 
            xmat_M_imag_23_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_23_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_23_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_23_ce0;
        else 
            xmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_23_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_23_ce1;
        else 
            xmat_M_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_24_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_24_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_24_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_24_address0;
        else 
            xmat_M_imag_24_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_24_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_24_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_24_ce0;
        else 
            xmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_24_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_24_ce1;
        else 
            xmat_M_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_25_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_25_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_25_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_25_address0;
        else 
            xmat_M_imag_25_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_25_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_25_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_25_ce0;
        else 
            xmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_25_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_25_ce1;
        else 
            xmat_M_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_26_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_26_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_26_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_26_address0;
        else 
            xmat_M_imag_26_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_26_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_26_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_26_ce0;
        else 
            xmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_26_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_26_ce1;
        else 
            xmat_M_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_27_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_27_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_27_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_27_address0;
        else 
            xmat_M_imag_27_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_27_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_27_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_27_ce0;
        else 
            xmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_27_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_27_ce1;
        else 
            xmat_M_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_28_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_28_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_28_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_28_address0;
        else 
            xmat_M_imag_28_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_28_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_28_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_28_ce0;
        else 
            xmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_28_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_28_ce1;
        else 
            xmat_M_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_29_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_29_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_29_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_29_address0;
        else 
            xmat_M_imag_29_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_29_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_29_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_29_ce0;
        else 
            xmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_29_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_29_ce1;
        else 
            xmat_M_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_2_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_2_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_2_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_2_address0;
        else 
            xmat_M_imag_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_2_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_2_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_2_ce0;
        else 
            xmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_2_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_2_ce1;
        else 
            xmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_30_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_30_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_30_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_30_address0;
        else 
            xmat_M_imag_30_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_30_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_30_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_30_ce0;
        else 
            xmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_30_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_30_ce1;
        else 
            xmat_M_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_31_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_31_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_31_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_31_address0;
        else 
            xmat_M_imag_31_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_31_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_31_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_31_ce0;
        else 
            xmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_31_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_31_ce1;
        else 
            xmat_M_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_0)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_2)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_3)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_4)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_5)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_6)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_7)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_8)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_9)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_A)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_B)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_C)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_D)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_E)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_F)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_10)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_11)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_12)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_13)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_14)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_15)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_16)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_17)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_18)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_19)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1A)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1B)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1C)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1D)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1E)) and not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_3_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_3_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_3_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_3_address0;
        else 
            xmat_M_imag_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_3_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_3_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_3_ce0;
        else 
            xmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_3_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_3_ce1;
        else 
            xmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_4_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_4_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_4_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_4_address0;
        else 
            xmat_M_imag_4_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_4_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_4_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_4_ce0;
        else 
            xmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_4_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_4_ce1;
        else 
            xmat_M_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_5_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_5_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_5_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_5_address0;
        else 
            xmat_M_imag_5_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_5_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_5_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_5_ce0;
        else 
            xmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_5_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_5_ce1;
        else 
            xmat_M_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_6_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_6_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_6_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_6_address0;
        else 
            xmat_M_imag_6_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_6_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_6_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_6_ce0;
        else 
            xmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_6_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_6_ce1;
        else 
            xmat_M_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_7_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_7_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_7_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_7_address0;
        else 
            xmat_M_imag_7_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_7_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_7_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_7_ce0;
        else 
            xmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_7_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_7_ce1;
        else 
            xmat_M_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_8_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_8_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_8_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_8_address0;
        else 
            xmat_M_imag_8_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_8_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_8_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_8_ce0;
        else 
            xmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_8_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_8_ce1;
        else 
            xmat_M_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_9_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_imag_9_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_9_address0 <= grp_kernel_mmult_fu_2228_b_M_imag_9_address0;
        else 
            xmat_M_imag_9_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_imag_9_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_9_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_2228_b_M_imag_9_ce0;
        else 
            xmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_imag_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_imag_9_ce1 <= grp_kernel_mmult_fu_2228_b_M_imag_9_ce1;
        else 
            xmat_M_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_0_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_0_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_0_address0 <= grp_kernel_mmult_fu_2228_b_M_real_0_address0;
        else 
            xmat_M_real_0_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_0_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_0_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_0_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_0_ce0;
        else 
            xmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_0_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_0_ce1;
        else 
            xmat_M_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_0_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_10_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_10_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_10_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_10_address0 <= grp_kernel_mmult_fu_2228_b_M_real_10_address0;
        else 
            xmat_M_real_10_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_10_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_10_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_10_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_10_ce0;
        else 
            xmat_M_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_10_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_10_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_10_ce1;
        else 
            xmat_M_real_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_10_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_10_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_11_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_11_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_11_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_11_address0 <= grp_kernel_mmult_fu_2228_b_M_real_11_address0;
        else 
            xmat_M_real_11_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_11_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_11_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_11_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_11_ce0;
        else 
            xmat_M_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_11_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_11_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_11_ce1;
        else 
            xmat_M_real_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_11_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_11_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_12_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_12_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_12_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_12_address0 <= grp_kernel_mmult_fu_2228_b_M_real_12_address0;
        else 
            xmat_M_real_12_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_12_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_12_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_12_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_12_ce0;
        else 
            xmat_M_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_12_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_12_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_12_ce1;
        else 
            xmat_M_real_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_12_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_12_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_13_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_13_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_13_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_13_address0 <= grp_kernel_mmult_fu_2228_b_M_real_13_address0;
        else 
            xmat_M_real_13_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_13_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_13_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_13_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_13_ce0;
        else 
            xmat_M_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_13_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_13_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_13_ce1;
        else 
            xmat_M_real_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_13_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_13_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_14_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_14_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_14_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_14_address0 <= grp_kernel_mmult_fu_2228_b_M_real_14_address0;
        else 
            xmat_M_real_14_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_14_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_14_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_14_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_14_ce0;
        else 
            xmat_M_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_14_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_14_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_14_ce1;
        else 
            xmat_M_real_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_14_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_14_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_15_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_15_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_15_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_15_address0 <= grp_kernel_mmult_fu_2228_b_M_real_15_address0;
        else 
            xmat_M_real_15_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_15_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_15_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_15_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_15_ce0;
        else 
            xmat_M_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_15_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_15_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_15_ce1;
        else 
            xmat_M_real_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_15_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_15_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_16_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_16_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_16_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_16_address0 <= grp_kernel_mmult_fu_2228_b_M_real_16_address0;
        else 
            xmat_M_real_16_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_16_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_16_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_16_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_16_ce0;
        else 
            xmat_M_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_16_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_16_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_16_ce1;
        else 
            xmat_M_real_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_16_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_16_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_17_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_17_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_17_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_17_address0 <= grp_kernel_mmult_fu_2228_b_M_real_17_address0;
        else 
            xmat_M_real_17_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_17_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_17_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_17_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_17_ce0;
        else 
            xmat_M_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_17_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_17_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_17_ce1;
        else 
            xmat_M_real_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_17_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_17_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_18_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_18_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_18_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_18_address0 <= grp_kernel_mmult_fu_2228_b_M_real_18_address0;
        else 
            xmat_M_real_18_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_18_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_18_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_18_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_18_ce0;
        else 
            xmat_M_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_18_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_18_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_18_ce1;
        else 
            xmat_M_real_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_18_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_18_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_19_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_19_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_19_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_19_address0 <= grp_kernel_mmult_fu_2228_b_M_real_19_address0;
        else 
            xmat_M_real_19_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_19_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_19_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_19_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_19_ce0;
        else 
            xmat_M_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_19_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_19_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_19_ce1;
        else 
            xmat_M_real_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_19_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_13) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_19_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_1_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_1_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_1_address0 <= grp_kernel_mmult_fu_2228_b_M_real_1_address0;
        else 
            xmat_M_real_1_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_1_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_1_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_1_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_1_ce0;
        else 
            xmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_1_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_1_ce1;
        else 
            xmat_M_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_1_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_20_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_20_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_20_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_20_address0 <= grp_kernel_mmult_fu_2228_b_M_real_20_address0;
        else 
            xmat_M_real_20_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_20_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_20_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_20_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_20_ce0;
        else 
            xmat_M_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_20_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_20_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_20_ce1;
        else 
            xmat_M_real_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_20_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_14) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_20_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_21_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_21_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_21_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_21_address0 <= grp_kernel_mmult_fu_2228_b_M_real_21_address0;
        else 
            xmat_M_real_21_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_21_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_21_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_21_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_21_ce0;
        else 
            xmat_M_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_21_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_21_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_21_ce1;
        else 
            xmat_M_real_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_21_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_15) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_21_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_22_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_22_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_22_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_22_address0 <= grp_kernel_mmult_fu_2228_b_M_real_22_address0;
        else 
            xmat_M_real_22_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_22_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_22_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_22_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_22_ce0;
        else 
            xmat_M_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_22_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_22_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_22_ce1;
        else 
            xmat_M_real_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_22_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_16) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_22_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_23_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_23_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_23_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_23_address0 <= grp_kernel_mmult_fu_2228_b_M_real_23_address0;
        else 
            xmat_M_real_23_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_23_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_23_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_23_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_23_ce0;
        else 
            xmat_M_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_23_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_23_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_23_ce1;
        else 
            xmat_M_real_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_23_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_17) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_23_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_24_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_24_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_24_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_24_address0 <= grp_kernel_mmult_fu_2228_b_M_real_24_address0;
        else 
            xmat_M_real_24_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_24_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_24_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_24_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_24_ce0;
        else 
            xmat_M_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_24_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_24_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_24_ce1;
        else 
            xmat_M_real_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_24_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_18) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_24_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_25_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_25_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_25_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_25_address0 <= grp_kernel_mmult_fu_2228_b_M_real_25_address0;
        else 
            xmat_M_real_25_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_25_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_25_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_25_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_25_ce0;
        else 
            xmat_M_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_25_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_25_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_25_ce1;
        else 
            xmat_M_real_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_25_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_19) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_25_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_26_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_26_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_26_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_26_address0 <= grp_kernel_mmult_fu_2228_b_M_real_26_address0;
        else 
            xmat_M_real_26_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_26_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_26_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_26_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_26_ce0;
        else 
            xmat_M_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_26_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_26_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_26_ce1;
        else 
            xmat_M_real_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_26_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1A) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_26_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_27_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_27_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_27_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_27_address0 <= grp_kernel_mmult_fu_2228_b_M_real_27_address0;
        else 
            xmat_M_real_27_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_27_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_27_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_27_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_27_ce0;
        else 
            xmat_M_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_27_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_27_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_27_ce1;
        else 
            xmat_M_real_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_27_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1B) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_27_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_28_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_28_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_28_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_28_address0 <= grp_kernel_mmult_fu_2228_b_M_real_28_address0;
        else 
            xmat_M_real_28_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_28_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_28_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_28_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_28_ce0;
        else 
            xmat_M_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_28_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_28_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_28_ce1;
        else 
            xmat_M_real_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_28_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1C) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_28_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_29_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_29_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_29_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_29_address0 <= grp_kernel_mmult_fu_2228_b_M_real_29_address0;
        else 
            xmat_M_real_29_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_29_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_29_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_29_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_29_ce0;
        else 
            xmat_M_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_29_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_29_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_29_ce1;
        else 
            xmat_M_real_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_29_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1D) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_29_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_2_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_2_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_2_address0 <= grp_kernel_mmult_fu_2228_b_M_real_2_address0;
        else 
            xmat_M_real_2_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_2_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_2_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_2_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_2_ce0;
        else 
            xmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_2_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_2_ce1;
        else 
            xmat_M_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_2_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_30_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_30_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_30_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_30_address0 <= grp_kernel_mmult_fu_2228_b_M_real_30_address0;
        else 
            xmat_M_real_30_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_30_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_30_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_30_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_30_ce0;
        else 
            xmat_M_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_30_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_30_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_30_ce1;
        else 
            xmat_M_real_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_30_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1E) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_30_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_31_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_31_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_31_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_31_address0 <= grp_kernel_mmult_fu_2228_b_M_real_31_address0;
        else 
            xmat_M_real_31_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_31_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_31_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_31_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_31_ce0;
        else 
            xmat_M_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_31_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_31_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_31_ce1;
        else 
            xmat_M_real_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_31_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_0)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_2)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_3)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_4)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_5)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_6)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_7)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_8)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_9)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_A)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_B)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_C)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_D)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_E)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_F)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_10)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_11)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_12)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_13)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_14)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_15)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_16)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_17)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_18)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_19)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1A)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1B)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1C)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1D)) and not((trunc_ln90_1_fu_2916_p4 = ap_const_lv6_1E)) and not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_31_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_3_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_3_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_3_address0 <= grp_kernel_mmult_fu_2228_b_M_real_3_address0;
        else 
            xmat_M_real_3_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_3_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_3_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_3_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_3_ce0;
        else 
            xmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_3_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_3_ce1;
        else 
            xmat_M_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_3_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_4_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_4_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_4_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_4_address0 <= grp_kernel_mmult_fu_2228_b_M_real_4_address0;
        else 
            xmat_M_real_4_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_4_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_4_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_4_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_4_ce0;
        else 
            xmat_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_4_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_4_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_4_ce1;
        else 
            xmat_M_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_4_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_4_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_5_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_5_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_5_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_5_address0 <= grp_kernel_mmult_fu_2228_b_M_real_5_address0;
        else 
            xmat_M_real_5_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_5_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_5_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_5_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_5_ce0;
        else 
            xmat_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_5_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_5_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_5_ce1;
        else 
            xmat_M_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_5_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_5_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_6_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_6_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_6_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_6_address0 <= grp_kernel_mmult_fu_2228_b_M_real_6_address0;
        else 
            xmat_M_real_6_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_6_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_6_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_6_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_6_ce0;
        else 
            xmat_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_6_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_6_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_6_ce1;
        else 
            xmat_M_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_6_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_6_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_7_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_7_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_7_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_7_address0 <= grp_kernel_mmult_fu_2228_b_M_real_7_address0;
        else 
            xmat_M_real_7_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_7_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_7_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_7_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_7_ce0;
        else 
            xmat_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_7_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_7_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_7_ce1;
        else 
            xmat_M_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_7_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_7_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_8_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_8_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_8_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_8_address0 <= grp_kernel_mmult_fu_2228_b_M_real_8_address0;
        else 
            xmat_M_real_8_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_8_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_8_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_8_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_8_ce0;
        else 
            xmat_M_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_8_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_8_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_8_ce1;
        else 
            xmat_M_real_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_8_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_8_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_9_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_9_address0, zext_ln90_1_fu_2947_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xmat_M_real_9_address0 <= zext_ln90_1_fu_2947_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_9_address0 <= grp_kernel_mmult_fu_2228_b_M_real_9_address0;
        else 
            xmat_M_real_9_address0 <= "XXXXX";
        end if; 
    end process;


    xmat_M_real_9_ce0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_9_ce0)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xmat_M_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_9_ce0 <= grp_kernel_mmult_fu_2228_b_M_real_9_ce0;
        else 
            xmat_M_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_9_ce1_assign_proc : process(ap_CS_fsm_state8, grp_kernel_mmult_fu_2228_b_M_real_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            xmat_M_real_9_ce1 <= grp_kernel_mmult_fu_2228_b_M_real_9_ce1;
        else 
            xmat_M_real_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_real_9_we0_assign_proc : process(in_stream_TVALID, ap_CS_fsm_state6, icmp_ln87_fu_2900_p2, trunc_ln90_1_fu_2916_p4)
    begin
        if ((not(((in_stream_TVALID = ap_const_logic_0) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) and (trunc_ln90_1_fu_2916_p4 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln87_fu_2900_p2 = ap_const_lv1_0))) then 
            xmat_M_real_9_we0 <= ap_const_logic_1;
        else 
            xmat_M_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln102_fu_3423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln102_fu_3419_p1),5));
    zext_ln78_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_2576_p3),64));
    zext_ln87_fu_2736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i9_0_reg_2195),6));
    zext_ln90_1_fu_2947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_fu_2942_p2),64));
    zext_ln90_fu_2938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_2930_p3),6));
end behav;
