Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 17 08:52:59 2023
| Host         : gaphs17.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     206         
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (214)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (482)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (214)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: dm_manag/dspl/ck_1KHz_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: mod/clock_1_int_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod/clock_2_int_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: update_c/rising_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (482)
--------------------------------------------------
 There are 482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.414        0.000                      0                  251        0.144        0.000                      0                  251        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.414        0.000                      0                  251        0.144        0.000                      0                  251        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 3.456ns (61.317%)  route 2.180ns (38.683%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.561 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.561    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.884 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.884    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 3.352ns (60.590%)  route 2.180ns (39.410%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.561 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.561    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.780 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.780    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[28]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 3.339ns (60.497%)  route 2.180ns (39.503%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.767 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.767    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 3.331ns (60.440%)  route 2.180ns (39.560%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.759 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.759    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[27]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 3.255ns (59.887%)  route 2.180ns (40.113%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.683 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.683    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 3.235ns (59.739%)  route 2.180ns (40.261%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.444    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.663 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.663    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 3.222ns (59.642%)  route 2.180ns (40.358%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.650 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.650    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 3.214ns (59.582%)  route 2.180ns (40.418%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.642 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.642    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 3.138ns (59.004%)  route 2.180ns (40.996%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.566 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.566    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.566    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 3.118ns (58.850%)  route 2.180ns (41.150%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.645     5.248    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDCE (Prop_fdce_C_Q)         0.518     5.766 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.587    mod/count_mult_hz_reg[3]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.711 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.711    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.261 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.261    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.375    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.489    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.603 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.603    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.825 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     9.184    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.483 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.483    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.859 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.859    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.976 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.093 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.093    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.210 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.210    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.327 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.327    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.546 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.546    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527    14.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.109    15.298    mod/count_mult_hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mod/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_10hz_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.185ns (35.030%)  route 0.343ns (64.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.480    mod/CLK
    SLICE_X49Y100        FDCE                                         r  mod/count_10hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  mod/count_10hz_reg[0]/Q
                         net (fo=26, routed)          0.343     1.965    mod/count_10hz[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.044     2.009 r  mod/count_10hz[17]_i_1/O
                         net (fo=1, routed)           0.000     2.009    mod/count_10hz_0[17]
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.838     2.003    mod/CLK
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[17]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.107     1.864    mod/count_10hz_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mod/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_10hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.219%)  route 0.342ns (64.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.480    mod/CLK
    SLICE_X49Y100        FDCE                                         r  mod/count_10hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  mod/count_10hz_reg[0]/Q
                         net (fo=26, routed)          0.342     1.964    mod/count_10hz[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.009 r  mod/count_10hz[20]_i_1/O
                         net (fo=1, routed)           0.000     2.009    mod/count_10hz_0[20]
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.838     2.003    mod/CLK
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[20]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.107     1.864    mod/count_10hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mod/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_10hz_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.219%)  route 0.342ns (64.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.480    mod/CLK
    SLICE_X49Y100        FDCE                                         r  mod/count_10hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  mod/count_10hz_reg[0]/Q
                         net (fo=26, routed)          0.342     1.964    mod/count_10hz[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.009 r  mod/count_10hz[19]_i_1/O
                         net (fo=1, routed)           0.000     2.009    mod/count_10hz_0[19]
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.838     2.003    mod/CLK
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[19]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.092     1.849    mod/count_10hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mod/count_10hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_10hz_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.153%)  route 0.343ns (64.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.480    mod/CLK
    SLICE_X49Y100        FDCE                                         r  mod/count_10hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  mod/count_10hz_reg[0]/Q
                         net (fo=26, routed)          0.343     1.965    mod/count_10hz[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.010 r  mod/count_10hz[14]_i_1/O
                         net (fo=1, routed)           0.000     2.010    mod/count_10hz_0[14]
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.838     2.003    mod/CLK
    SLICE_X49Y99         FDCE                                         r  mod/count_10hz_reg[14]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X49Y99         FDCE (Hold_fdce_C_D)         0.091     1.848    mod/count_10hz_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 start_tim/rising_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.765%)  route 0.128ns (36.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_tim/CLK
    SLICE_X7Y94          FDCE                                         r  start_tim/rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  start_tim/rising_reg/Q
                         net (fo=3, routed)           0.128     1.779    start_fib/start_t_ed
    SLICE_X5Y94          LUT6 (Prop_lut6_I3_O)        0.098     1.877 r  start_fib/FSM_onehot_EA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    start_fib_n_2
    SLICE_X5Y94          FDCE                                         r  FSM_onehot_EA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    clock_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  FSM_onehot_EA_reg[3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y94          FDCE (Hold_fdce_C_D)         0.092     1.630    FSM_onehot_EA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/contador_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.190ns (47.821%)  route 0.207ns (52.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X4Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.207     1.871    start_fib/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.049     1.920 r  start_fib/contador[9]_i_1/O
                         net (fo=1, routed)           0.000     1.920    start_fib/contador[9]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  start_fib/contador_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.042    start_fib/CLK
    SLICE_X3Y94          FDCE                                         r  start_fib/contador_reg[9]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.107     1.669    start_fib/contador_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 start_tim/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tim/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.997%)  route 0.165ns (47.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_tim/CLK
    SLICE_X7Y94          FDCE                                         r  start_tim/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  start_tim/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.165     1.828    start_tim/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X7Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  start_tim/FSM_onehot_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    start_tim/FSM_onehot_EA[0]_i_1__0_n_0
    SLICE_X7Y94          FDPE                                         r  start_tim/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    start_tim/CLK
    SLICE_X7Y94          FDPE                                         r  start_tim/FSM_onehot_EA_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDPE (Hold_fdpe_C_D)         0.091     1.613    start_tim/FSM_onehot_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 update_c/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_c/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.997%)  route 0.165ns (47.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    update_c/CLK
    SLICE_X3Y91          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  update_c/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.165     1.828    update_c/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  update_c/FSM_onehot_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.873    update_c/FSM_onehot_EA[0]_i_1__1_n_0
    SLICE_X3Y91          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    update_c/CLK
    SLICE_X3Y91          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDPE (Hold_fdpe_C_D)         0.091     1.613    update_c/FSM_onehot_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/contador_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.290%)  route 0.207ns (52.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X4Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.207     1.871    start_fib/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  start_fib/contador[11]_i_1/O
                         net (fo=1, routed)           0.000     1.916    start_fib/contador[11]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  start_fib/contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.042    start_fib/CLK
    SLICE_X3Y94          FDCE                                         r  start_fib/contador_reg[11]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.092     1.654    start_fib/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gen_mod_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_mod_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  gen_mod_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  gen_mod_int_reg[1]/Q
                         net (fo=10, routed)          0.168     1.833    gen_mod_int_reg_n_0_[1]
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  gen_mod_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    gen_mod_int[1]_i_1_n_0
    SLICE_X3Y95          FDCE                                         r  gen_mod_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.042    clock_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  gen_mod_int_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDCE (Hold_fdce_C_D)         0.091     1.614    gen_mod_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     FSM_onehot_EA_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     FSM_onehot_EA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     FSM_onehot_EA_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     FSM_onehot_EA_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     FSM_onehot_EA_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     FSM_onehot_EA_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     gen_mod_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     gen_mod_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y101   dm_manag/dspl/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     FSM_onehot_EA_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     FSM_onehot_EA_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parity
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.834ns  (logic 4.789ns (44.202%)  route 6.045ns (55.798%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[0]/C
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  wrapped/t_read_pointer_reg[0]/Q
                         net (fo=38, routed)          1.561     2.017    wrapped/t_read_pointer[0]
    SLICE_X5Y98          LUT6 (Prop_lut6_I4_O)        0.124     2.141 r  wrapped/parity_OBUF_inst_i_39/O
                         net (fo=1, routed)           0.000     2.141    wrapped/parity_OBUF_inst_i_39_n_0
    SLICE_X5Y98          MUXF7 (Prop_muxf7_I1_O)      0.217     2.358 r  wrapped/parity_OBUF_inst_i_17/O
                         net (fo=2, routed)           0.815     3.173    wrapped/data_2_int[2]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.299     3.472 r  wrapped/parity_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.706     4.178    wrapped/parity_OBUF_inst_i_4_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.302 r  wrapped/parity_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.963     7.265    parity_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.834 r  parity_OBUF_inst/O
                         net (fo=0)                   0.000    10.834    parity
    V11                                                               r  parity (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.436ns  (logic 4.427ns (52.486%)  route 4.008ns (47.514%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[1]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[1]/Q
                         net (fo=7, routed)           0.826     1.344    dm_manag/dspl/sel0[0]
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.152     1.496 r  dm_manag/dspl/dec_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.182     4.678    dec_cat_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.757     8.436 r  dec_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.436    dec_cat[6]
    R10                                                               r  dec_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.219ns (50.411%)  route 4.150ns (49.589%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           0.826     1.344    dm_manag/dspl/sel0[1]
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.124     1.468 r  dm_manag/dspl/dec_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.324     4.792    dec_cat_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.369 r  dec_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.369    dec_cat[7]
    T10                                                               r  dec_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.035ns  (logic 4.203ns (52.303%)  route 3.833ns (47.697%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           0.830     1.348    dm_manag/dspl/sel0[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     1.472 r  dm_manag/dspl/dec_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.003     4.475    dec_cat_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.035 r  dec_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.035    dec_cat[2]
    T11                                                               r  dec_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.523ns  (logic 4.425ns (58.823%)  route 3.098ns (41.177%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           0.831     1.349    dm_manag/dspl/sel0[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.149     1.498 r  dm_manag/dspl/dec_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.266     3.765    dec_cat_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.523 r  dec_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.523    dec_cat[4]
    K13                                                               r  dec_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/an_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.423ns  (logic 4.144ns (55.828%)  route 3.279ns (44.172%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDPE                         0.000     0.000 r  dm_manag/dspl/an_reg[7]/C
    SLICE_X0Y96          FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  dm_manag/dspl/an_reg[7]/Q
                         net (fo=1, routed)           3.279     3.698    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.725     7.423 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.423    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.397ns  (logic 4.176ns (56.452%)  route 3.221ns (43.548%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           0.831     1.349    dm_manag/dspl/sel0[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I1_O)        0.124     1.473 r  dm_manag/dspl/dec_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.390     3.863    dec_cat_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.397 r  dec_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.397    dec_cat[3]
    P15                                                               r  dec_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/an_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.030ns (56.211%)  route 3.140ns (43.789%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDPE                         0.000     0.000 r  dm_manag/dspl/an_reg[2]/C
    SLICE_X0Y96          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  dm_manag/dspl/an_reg[2]/Q
                         net (fo=1, routed)           3.140     3.596    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.170 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.170    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.412ns (62.034%)  route 2.700ns (37.966%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           0.830     1.348    dm_manag/dspl/sel0[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.154     1.502 r  dm_manag/dspl/dec_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.870     3.372    dec_cat_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.740     7.113 r  dec_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.113    dec_cat[1]
    L18                                                               r  dec_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 1.725ns (25.062%)  route 5.157ns (74.938%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         2.674     4.150    wrapped/reset_IBUF
    SLICE_X6Y97          LUT4 (Prop_lut4_I3_O)        0.124     4.274 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.910     5.184    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.308 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.573     6.881    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  wrapped/t_buffer_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibo/resultado_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  fibo/resultado_reg[10]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[10]/Q
                         net (fo=5, routed)           0.068     0.209    fibo/resultado[10]
    SLICE_X3Y100         FDCE                                         r  fibo/f_out_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE                         0.000     0.000 r  fibo/resultado_reg[2]/C
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[2]/Q
                         net (fo=5, routed)           0.080     0.221    fibo/resultado[2]
    SLICE_X1Y97          FDCE                                         r  fibo/f_out_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE                         0.000     0.000 r  fibo/resultado_reg[9]/C
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[9]/Q
                         net (fo=4, routed)           0.114     0.255    fibo/resultado[9]
    SLICE_X1Y100         FDCE                                         r  fibo/f_out_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.988%)  route 0.120ns (46.012%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  fibo/resultado_reg[11]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    fibo/resultado[11]
    SLICE_X0Y100         FDCE                                         r  fibo/f_out_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  fibo/resultado_reg[13]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[13]/Q
                         net (fo=8, routed)           0.124     0.265    fibo/resultado[13]
    SLICE_X2Y103         FDCE                                         r  fibo/f_out_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE                         0.000     0.000 r  fibo/resultado_reg[4]/C
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[4]/Q
                         net (fo=7, routed)           0.144     0.285    fibo/resultado[4]
    SLICE_X0Y99          FDCE                                         r  fibo/f_out_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.704%)  route 0.174ns (55.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  fibo/resultado_reg[15]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[15]/Q
                         net (fo=7, routed)           0.174     0.315    fibo/resultado[15]
    SLICE_X3Y102         FDCE                                         r  fibo/f_out_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  fibo/resultado_reg[12]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[12]/Q
                         net (fo=26, routed)          0.177     0.318    fibo/resultado[12]
    SLICE_X3Y102         FDCE                                         r  fibo/f_out_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/f_out_int_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_buffer_reg[6][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.859%)  route 0.141ns (43.141%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  fibo/f_out_int_reg[11]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/f_out_int_reg[11]/Q
                         net (fo=2, routed)           0.141     0.282    fibo/f_out[11]
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  fibo/t_buffer[7][11]_i_1/O
                         net (fo=8, routed)           0.000     0.327    wrapped/t_buffer_reg[7][15]_0[11]
    SLICE_X3Y101         FDRE                                         r  wrapped/t_buffer_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/resultado_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.955%)  route 0.146ns (44.045%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  fibo/resultado_reg[12]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fibo/resultado_reg[12]/Q
                         net (fo=26, routed)          0.146     0.287    fibo/resultado[12]
    SLICE_X1Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  fibo/resultado[13]_i_1/O
                         net (fo=1, routed)           0.000     0.332    fibo/resultado_1[13]
    SLICE_X1Y102         FDCE                                         r  fibo/resultado_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 3.976ns (55.869%)  route 3.141ns (44.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          3.141     8.924    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.444 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.444    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.929ns  (logic 4.009ns (57.849%)  route 2.921ns (42.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          2.921     8.703    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.256 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.256    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.712ns  (logic 4.129ns (61.520%)  route 2.583ns (38.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.419     5.746 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.583     8.329    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710    12.039 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.039    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 4.008ns (65.438%)  route 2.117ns (34.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[0]/Q
                         net (fo=6, routed)           2.117     7.899    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.451 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.451    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.980ns  (logic 4.007ns (66.997%)  route 1.974ns (33.003%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          1.974     7.756    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.307 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.307    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.579ns  (logic 0.704ns (15.374%)  route 3.875ns (84.626%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          1.392     7.175    wrapped/Q[5]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.910     8.209    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     8.333 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.573     9.906    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  wrapped/t_buffer_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.732ns (16.033%)  route 3.834ns (83.967%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          1.392     7.175    wrapped/Q[5]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.909     8.208    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.152     8.360 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.532     9.892    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.732ns (16.033%)  route 3.834ns (83.967%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          1.392     7.175    wrapped/Q[5]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.909     8.208    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.152     8.360 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.532     9.892    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.732ns (16.033%)  route 3.834ns (83.967%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          1.392     7.175    wrapped/Q[5]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.909     8.208    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.152     8.360 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.532     9.892    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.566ns  (logic 0.732ns (16.033%)  route 3.834ns (83.967%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.724     5.327    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          1.392     7.175    wrapped/Q[5]
    SLICE_X6Y97          LUT4 (Prop_lut4_I1_O)        0.124     7.299 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.909     8.208    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.152     8.360 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.532     9.892    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  wrapped/t_buffer_reg[3][9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/f_out_int_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.242%)  route 0.259ns (64.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.259     1.922    fibo/Q[3]
    SLICE_X0Y97          FDCE                                         r  fibo/f_out_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/f_out_int_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.242%)  route 0.259ns (64.758%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.259     1.922    fibo/Q[3]
    SLICE_X0Y97          FDCE                                         r  fibo/f_out_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/f_out_int_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.310     1.973    fibo/Q[3]
    SLICE_X1Y97          FDCE                                         r  fibo/f_out_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/resultado_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.310     1.973    fibo/Q[3]
    SLICE_X1Y97          FDCE                                         r  fibo/resultado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/resultado_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.310     1.973    fibo/Q[3]
    SLICE_X1Y97          FDCE                                         r  fibo/resultado_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/soma_b_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.271%)  route 0.310ns (68.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.310     1.973    fibo/Q[3]
    SLICE_X1Y97          FDPE                                         r  fibo/soma_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.186ns (40.506%)  route 0.273ns (59.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.273     1.937    wrapped/Q[5]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  wrapped/t_write_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.982    wrapped/t_write_pointer[2]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  wrapped/t_write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.772%)  route 0.282ns (60.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.282     1.945    wrapped/Q[5]
    SLICE_X6Y96          LUT4 (Prop_lut4_I1_O)        0.045     1.990 r  wrapped/t_write_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    wrapped/t_write_pointer[0]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  wrapped/t_write_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.189ns (40.156%)  route 0.282ns (59.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.282     1.945    wrapped/Q[5]
    SLICE_X6Y96          LUT5 (Prop_lut5_I2_O)        0.048     1.993 r  wrapped/t_write_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    wrapped/t_write_pointer[1]_i_1_n_0
    SLICE_X6Y96          FDCE                                         r  wrapped/t_write_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_mod_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/selected_dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.231ns (48.655%)  route 0.244ns (51.345%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  gen_mod_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  gen_mod_int_reg[1]/Q
                         net (fo=10, routed)          0.190     1.854    dm_manag/dspl/selected_dig_reg[2]_2
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  dm_manag/dspl/selected_dig[2]_i_2/O
                         net (fo=1, routed)           0.054     1.953    dm_manag/dspl/selected_dig[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  dm_manag/dspl/selected_dig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.998    dm_manag/dspl/selected_dig[2]
    SLICE_X2Y96          FDCE                                         r  dm_manag/dspl/selected_dig_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.415ns  (logic 7.391ns (70.967%)  route 3.024ns (29.033%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.415 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.415    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[29]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.311ns  (logic 7.287ns (70.674%)  route 3.024ns (29.326%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.092 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.092    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.311 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y96         FDCE                                         r  mod/count_mult_hz_reg[28]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.298ns  (logic 7.274ns (70.637%)  route 3.024ns (29.363%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.298 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.298    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[25]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.290ns  (logic 7.266ns (70.614%)  route 3.024ns (29.386%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.290 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.290    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[27]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.214ns  (logic 7.190ns (70.396%)  route 3.024ns (29.604%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.214 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.214    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[26]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.194ns  (logic 7.170ns (70.337%)  route 3.024ns (29.663%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.975 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.975    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.194 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y95         FDCE                                         r  mod/count_mult_hz_reg[24]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.181ns  (logic 7.157ns (70.300%)  route 3.024ns (29.700%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.181 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.181    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[21]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.173ns  (logic 7.149ns (70.276%)  route 3.024ns (29.724%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.173 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.173    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[23]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.097ns  (logic 7.073ns (70.053%)  route 3.024ns (29.948%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.097 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.097    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[22]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 7.053ns (69.993%)  route 3.024ns (30.007%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          LDPE                         0.000     0.000 r  mod/multiplier_reg[0]/G
    SLICE_X8Y91          LDPE (EnToQ_ldpe_G_Q)        0.797     0.797 r  mod/multiplier_reg[0]/Q
                         net (fo=1, routed)           0.665     1.462    mod/multiplier[0]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      3.656     5.118 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     6.118    mod/count_mult_hz2_n_103
    SLICE_X11Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.242 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.242    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.792 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.906    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.020    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.134    mod/load
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.356 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.359     8.715    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y89         LUT2 (Prop_lut2_I0_O)        0.299     9.014 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.014    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.390 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.390    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.507    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.624 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.741 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.858 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.858    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.077 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.527     4.950    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  wrapped/data_2_valid_int_reg/Q
                         net (fo=13, routed)          0.145     0.286    wrapped/data_2_valid_int
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.331    wrapped_n_2
    SLICE_X5Y95          FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    clock_IBUF_BUFG
    SLICE_X5Y95          FDPE                                         r  FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.299ns (40.578%)  route 0.437ns (59.422%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.691    update_c/update_IBUF
    SLICE_X3Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.736 r  update_c/FSM_onehot_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.736    update_c/FSM_onehot_EA[1]_i_1__1_n_0
    SLICE_X3Y91          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    update_c/CLK
    SLICE_X3Y91          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.299ns (40.578%)  route 0.437ns (59.422%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.691    update_c/update_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.736 r  update_c/rising_i_1__1/O
                         net (fo=1, routed)           0.000     0.736    update_c/rising_i_1__1_n_0
    SLICE_X3Y91          FDCE                                         r  update_c/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    update_c/CLK
    SLICE_X3Y91          FDCE                                         r  update_c/rising_reg/C

Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.231ns (31.328%)  route 0.506ns (68.672%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wrapped/data_2_valid_int_reg/Q
                         net (fo=13, routed)          0.285     0.426    wrapped/data_2_valid_int
    SLICE_X5Y95          LUT5 (Prop_lut5_I3_O)        0.045     0.471 r  wrapped/FSM_onehot_EA[0]_i_2__3/O
                         net (fo=1, routed)           0.221     0.692    wrapped/FSM_onehot_EA[0]_i_2__3_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.045     0.737 r  wrapped/FSM_onehot_EA[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.737    wrapped_n_3
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.291ns (37.526%)  route 0.484ns (62.474%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[1]/C
    SLICE_X6Y96          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  wrapped/t_write_pointer_reg[1]/Q
                         net (fo=16, routed)          0.178     0.326    wrapped/t_write_pointer[1]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.098     0.424 f  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.306     0.730    start_fib/buffer_full
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     0.775 r  start_fib/FSM_onehot_EA[5]_i_2/O
                         net (fo=1, routed)           0.000     0.775    start_fib_n_1
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    clock_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  FSM_onehot_EA_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_fib_tim/contador_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.536     0.780    stop_fib_tim/reset_IBUF
    SLICE_X1Y92          FDCE                                         f  stop_fib_tim/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X1Y92          FDCE                                         r  stop_fib_tim/contador_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_fib_tim/contador_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.536     0.780    stop_fib_tim/reset_IBUF
    SLICE_X1Y92          FDCE                                         f  stop_fib_tim/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X1Y92          FDCE                                         r  stop_fib_tim/contador_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_fib_tim/contador_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.536     0.780    stop_fib_tim/reset_IBUF
    SLICE_X1Y92          FDCE                                         f  stop_fib_tim/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X1Y92          FDCE                                         r  stop_fib_tim/contador_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_fib_tim/contador_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.536     0.780    stop_fib_tim/reset_IBUF
    SLICE_X1Y92          FDCE                                         f  stop_fib_tim/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X1Y92          FDCE                                         r  stop_fib_tim/contador_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stop_fib_tim/contador_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.244ns (31.339%)  route 0.536ns (68.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.536     0.780    stop_fib_tim/reset_IBUF
    SLICE_X1Y92          FDCE                                         f  stop_fib_tim/contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X1Y92          FDCE                                         r  stop_fib_tim/contador_reg[4]/C





