// Seed: 1545978011
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  module_2();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[""] = 1;
  module_0();
endmodule
module module_2;
  module_3();
endmodule
module module_3;
  wire id_1 = id_1;
  wire id_2;
endmodule
