{
  "design": {
    "design_info": {
      "boundary_crc": "0xFCE7B47AA0C154A6",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../VeSPA.gen/sources_1/bd/mem_ip",
      "name": "mem_ip",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "i_Rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "i_AddrA": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "i_Clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mem_ip_i_Clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "i_DInA": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "i_EnA": {
        "direction": "I"
      },
      "i_WEnA": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "i_AddrB": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "I_DInB": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "i_EnB": {
        "direction": "I"
      },
      "i_WEnB": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "o_DOutA": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "o_DOutB": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "o_RstABusy": {
        "direction": "O"
      },
      "o_RstBBusy": {
        "direction": "O"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "mem_ip_blk_mem_gen_0_0",
        "xci_path": "ip/mem_ip_blk_mem_gen_0_0/mem_ip_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "false"
          },
          "Byte_Size": {
            "value": "8"
          },
          "Coe_File": {
            "value": "../../../../../../../../mem_ip_blk_mem_gen_0_0.coe"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "I_DInB_1": {
        "ports": [
          "I_DInB",
          "blk_mem_gen_0/dinb"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "o_DOutA"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "o_DOutB"
        ]
      },
      "blk_mem_gen_0_rsta_busy": {
        "ports": [
          "blk_mem_gen_0/rsta_busy",
          "o_RstABusy"
        ]
      },
      "blk_mem_gen_0_rstb_busy": {
        "ports": [
          "blk_mem_gen_0/rstb_busy",
          "o_RstBBusy"
        ]
      },
      "i_AddrA_1": {
        "ports": [
          "i_AddrA",
          "blk_mem_gen_0/addra"
        ]
      },
      "i_AddrB_1": {
        "ports": [
          "i_AddrB",
          "blk_mem_gen_0/addrb"
        ]
      },
      "i_Clk_1": {
        "ports": [
          "i_Clk",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb"
        ]
      },
      "i_DInA_1": {
        "ports": [
          "i_DInA",
          "blk_mem_gen_0/dina"
        ]
      },
      "i_EnA_1": {
        "ports": [
          "i_EnA",
          "blk_mem_gen_0/ena"
        ]
      },
      "i_EnB_1": {
        "ports": [
          "i_EnB",
          "blk_mem_gen_0/enb"
        ]
      },
      "i_Rst_1": {
        "ports": [
          "i_Rst",
          "blk_mem_gen_0/rsta",
          "blk_mem_gen_0/rstb"
        ]
      },
      "i_WEnA_1": {
        "ports": [
          "i_WEnA",
          "blk_mem_gen_0/wea"
        ]
      },
      "i_WEnB_1": {
        "ports": [
          "i_WEnB",
          "blk_mem_gen_0/web"
        ]
      }
    }
  }
}