{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668689311391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668689311391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 13:48:31 2022 " "Processing started: Thu Nov 17 13:48:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668689311391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668689311391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_rx -c UART_rx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_rx -c UART_rx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668689311392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668689312106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668689312106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_rx-mixed " "Found design unit 1: UART_rx-mixed" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322258 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668689322258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm-behavioral " "Found design unit 1: rx_fsm-behavioral" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322262 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/rx_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668689322262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategen_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategen_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrategen_rx-Behavioral " "Found design unit 1: baudrategen_rx-Behavioral" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen_rx.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322267 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrategen_rx " "Found entity 1: baudrategen_rx" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668689322267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcounter_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcounter_rx-Behavioral " "Found design unit 1: bitcounter_rx-Behavioral" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter_rx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322272 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcounter_rx " "Found entity 1: bitcounter_rx" {  } { { "bitcounter_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/bitcounter_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668689322272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_rx-behv " "Found design unit 1: shift_rx-behv" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_rx.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322317 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_rx " "Found entity 1: shift_rx" {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668689322317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668689322317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_rx " "Elaborating entity \"UART_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668689322355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fsm rx_fsm:statemachinerx " "Elaborating entity \"rx_fsm\" for hierarchy \"rx_fsm:statemachinerx\"" {  } { { "UART_rx.vhd" "statemachinerx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668689322365 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_err rx_fsm.vhd(15) " "VHDL Signal Declaration warning at rx_fsm.vhd(15): used implicit default value for signal \"rx_err\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rx_fsm.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/rx_fsm.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668689322369 "|UART_rx|rx_fsm:statemachinerx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrategen_rx baudrategen_rx:baudrategeneratorrx " "Elaborating entity \"baudrategen_rx\" for hierarchy \"baudrategen_rx:baudrategeneratorrx\"" {  } { { "UART_rx.vhd" "baudrategeneratorrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668689322371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_enable baudrategen_rx.vhd(24) " "VHDL Process Statement warning at baudrategen_rx.vhd(24): signal \"rx_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen_rx.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668689322372 "|UART_rx|baudrategen_rx:baudrategeneratorrx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen_rx.vhd(35) " "VHDL Process Statement warning at baudrategen_rx.vhd(35): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen_rx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668689322372 "|UART_rx|baudrategen_rx:baudrategeneratorrx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count baudrategen_rx.vhd(41) " "VHDL Process Statement warning at baudrategen_rx.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "baudrategen_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/baudrategen_rx.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1668689322372 "|UART_rx|baudrategen_rx:baudrategeneratorrx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcounter_rx bitcounter_rx:bitcounterrx " "Elaborating entity \"bitcounter_rx\" for hierarchy \"bitcounter_rx:bitcounterrx\"" {  } { { "UART_rx.vhd" "bitcounterrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668689322374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rx shift_rx:shiftregisterrx " "Elaborating entity \"shift_rx\" for hierarchy \"shift_rx:shiftregisterrx\"" {  } { { "UART_rx.vhd" "shiftregisterrx" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1668689322376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "baudrate_r shift_rx.vhd(23) " "VHDL Signal Declaration warning at shift_rx.vhd(23): used implicit default value for signal \"baudrate_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "shift_rx.vhd" "" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_rx.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1668689322377 "|UART_rx|shift_rx:shiftregisterrx"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rx_err rx_err " "Net \"rx_err\", which fans out to \"rx_err\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "rx_fsm:statemachinerx\|rx_err " "Net is fed by \"rx_fsm:statemachinerx\|rx_err\"" {  } { { "rx_fsm.vhd" "rx_err" { Text "C:/Users/zainf/Documents/FYS4220/commproject/rx_fsm.vhd" 15 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1668689322409 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "shift_rx:shiftregisterrx\|rx_err " "Net is fed by \"shift_rx:shiftregisterrx\|rx_err\"" {  } { { "shift_rx.vhd" "rx_err" { Text "C:/Users/zainf/Documents/FYS4220/commproject/shift_rx.vhd" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1668689322409 ""}  } { { "UART_rx.vhd" "rx_err" { Text "C:/Users/zainf/Documents/FYS4220/commproject/UART_rx.vhd" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1668689322409 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668689322489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 13:48:42 2022 " "Processing ended: Thu Nov 17 13:48:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668689322489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668689322489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668689322489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668689322489 ""}
