14:39:03
"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "test_syn.prj" -log "test_Implmnt/test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of test_Implmnt/test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\eda\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: WE2332207

# Thu Jul 27 14:39:05 2023

#Implementation: test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Top entity is set to EC5LP.
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
File C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd changed - recompiling
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":570:43:570:46|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":573:12:573:15|done is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1216:23:1216:30|count_go is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1220:8:1220:16|adc_clock is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd changed - recompiling
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Synthesizing work.ec5lp.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":616:7:616:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":678:7:678:9|Synthesizing work.tff.sim.
Post processing for work.tff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":147:7:147:9|Synthesizing work.dff.sim.
Post processing for work.dff.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1663:7:1663:18|Synthesizing work.ice40_sbiood.rtl.
@N: CD630 :"C:\eda\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40_components_syn.vhd":3592:10:3592:17|Synthesizing sb_ice40_components_syn.sb_io_od.syn_black_box.
Post processing for sb_ice40_components_syn.sb_io_od.syn_black_box
Post processing for work.ice40_sbiood.rtl
@W: CL167 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1686:2:1686:7|Input dout1 of instance ODInst is floating
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":113:7:113:12|Synthesizing work.logic1.sim.
Post processing for work.logic1.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":75:7:75:14|Synthesizing work.inverter.sim.
Post processing for work.inverter.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":884:7:884:18|Synthesizing work.bufferulogic.sim.
Post processing for work.bufferulogic.sim
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":198:7:198:17|Synthesizing work.maincircuit.struct.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":616:7:616:17|Synthesizing work.freqdivider.rtl.
Post processing for work.freqdivider.rtl
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":646:4:646:5|Optimizing register bit count(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":646:4:646:5|Pruning unused register count(0). Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":806:7:806:23|Synthesizing work.memory_to_process.student.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":842:8:842:15|Signal done_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.memory_to_process.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Pruning unused register count_2(18 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Pruning unused register count_memory_2(18 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":846:2:846:3|Pruning unused register start_bit_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":325:7:325:15|Synthesizing work.cont_done.v3_test.
Post processing for work.cont_done.v3_test
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|Latch generated from process for signal Trigg_in; possible missing assignment in an if or case statement.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(3) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(9) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(11) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(13) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(15) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(16) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":587:4:587:5|All reachable assignments to memoryTrig(18) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":734:7:734:19|Synthesizing work.pretrig_value.student.
Post processing for work.pretrig_value.student
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1021:7:1021:14|Synthesizing work.main_mux.student.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1063:6:1063:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1090:14:1090:21|Referenced variable af_ncs_f is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1091:16:1091:26|Referenced variable af_fram_sdi is not in sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1111:17:1111:27|Referenced variable fw_fram_sdi is not in sensitivity list.
Post processing for work.main_mux.student
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FRAM_SDI(3 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal ADC_CLOCK; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1067:2:1067:5|Latch generated from process for signal FR_NCS(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":924:7:924:20|Synthesizing work.fram_writeread.student_v3.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":987:14:987:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":989:15:989:15|Referenced variable m is not in sensitivity list.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":954:8:954:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":955:8:955:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":956:8:956:17|Signal countvalue is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.fram_writeread.student_v3
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:4:963:5|Latch generated from process for signal SDI(2); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:4:963:5|Latch generated from process for signal SDI(1); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:4:963:5|Latch generated from process for signal SDI(0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:4:963:5|Latch generated from process for signal SDI(3); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":963:4:963:5|Latch generated from process for signal NCs(3 downto 0); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":247:7:247:15|Synthesizing work.adc_write.student_v3.
@W: CD434 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":283:19:283:21|Signal sdo in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":294:14:294:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":296:15:296:15|Referenced variable m is not in sensitivity list.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":277:8:277:12|Signal count is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":278:8:278:9|Signal go is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":279:8:279:14|Signal miso_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":281:8:281:14|Signal clockgo is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.adc_write.student_v3
@W: CL240 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":255:8:255:11|Signal MISO is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1144:7:1144:17|Synthesizing work.adc_to_fpga.student.
Post processing for work.adc_to_fpga.student
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1193:2:1193:3|Pruning unused register done16_1. Make sure that there are no unused intermediate registers.
Post processing for work.maincircuit.struct
@W: CL240 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":214:8:214:10|Signal cal is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1629:4:1629:7|Removing instance U_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1609:4:1609:7|Removing instance U_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.ec5lp.struct
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":2001:4:2001:6|Removing instance U_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1991:4:1991:6|Removing instance U_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1898:6:1898:7|Pruning unused register fpga_miso_in_2. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1193:2:1193:3|Pruning register bits 3 to 1 of fram_clock(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1193:2:1193:3|Pruning register bits 3 to 1 of ncs_fram(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":250:8:250:10|Input SDO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":251:8:251:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":253:8:253:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":928:8:928:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":930:8:930:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":1030:8:1030:14|Input AW_MISO is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":335:8:335:18|Input preTriggVal is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":812:8:812:8|Input m is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":813:8:813:16|Input memoryAdd is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":622:8:622:12|Input clock is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":623:8:623:12|Input reset is unused.
@N: CL159 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":207:8:207:13|Input clk_en is unused.
@W: CL190 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":646:4:646:5|Optimizing register bit count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":646:4:646:5|Pruning register bit 5 of count(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 27 14:39:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 27 14:39:05 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 27 14:39:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level
@N: NF107 :"C:\Users\christop.grobety\Bachelor\Bachelor\Board\concat\bachelor.vhd":13:7:13:11|Selected library: work cell: EC5LP view struct as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 27 14:39:06 2023

###########################################################]
Pre-mapping Report

# Thu Jul 27 14:39:06 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt 
Printing clock  summary report in "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1956:4:1956:6|Removing instance I28 (in view: work.EC5LP(struct)) of type view:work.logic1(sim) because it does not drive other instances.
@N: BN115 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1549:4:1549:7|Removing instance U_12 (in view: work.mainCircuit(struct)) of type view:work.PRETRIG_VALUE(student) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance clk_en (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":554:4:554:5|Removing sequential instance Memory[18:0] (in view: work.cont_done(v3_test)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance acq_pretrig (in view: work.EC5LP(struct)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist EC5LP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                             Clock                     Clock
Clock                            Frequency     Period        Type                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
EC5LP|fpga_sck_derived_clock     1.0 MHz       1000.000      derived (from EC5LP|iGCK_clk)     Autoconstr_clkgroup_0     2    
EC5LP|iGCK_clk                   1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     74   
System                           978.2 MHz     1.022         system                            system_clkgroup           18   
TFF|q_int_derived_clock          1.0 MHz       1000.000      derived (from EC5LP|iGCK_clk)     Autoconstr_clkgroup_0     1    
==============================================================================================================================

@W: MT531 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":963:4:963:5|Found signal identified as System clock which controls 18 sequential elements including I_DUT.U_4.NCs_1[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1193:2:1193:3|Found inferred clock EC5LP|iGCK_clk which controls 74 sequential elements including I_DUT.U_6.count[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 27 14:39:07 2023

###########################################################]
Map & Optimize Report

# Thu Jul 27 14:39:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":554:4:554:5|Removing sequential instance count_memory[18:0] (in view: work.cont_done(v3_test)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":646:4:646:5|Found counter in view:work.mainCircuit(struct) instance U_2.count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1193:2:1193:3|Found counter in view:work.ADC_TO_FPGA(student) instance count[4:0] 
@N: MO231 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":554:4:554:5|Found counter in view:work.cont_done(v3_test) instance count_preTrig[18:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MF578 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":587:4:587:5|Incompatible asynchronous control logic preventing generated clock conversion of I_DUT.U_1.Trigg_in (in view: work.EC5LP(struct)).
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_ret[0] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_ret[1] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_ret[3] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_ret[2] (in view: ScratchLib.cell48(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[1] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[3] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[0] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0_ret[2] (in view: ScratchLib.cell58(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1_ret[3] (in view: ScratchLib.cell71(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1_ret[2] (in view: ScratchLib.cell71(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1_ret[1] (in view: ScratchLib.cell78(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1_ret[0] (in view: ScratchLib.cell78(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2_ret[0] (in view: ScratchLib.cell84(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2_ret[2] (in view: ScratchLib.cell88(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2_ret[3] (in view: ScratchLib.cell96(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_0[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_0[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_0[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_0[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_0[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_1[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_1[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_1[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_1[1] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_1[1] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_2[0] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2[0] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_2[2] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2[2] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Removing sequential instance fpga_m_2[3] (in view: work.EC5LP(struct)) because it does not drive other instances.
@A: BN291 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Boundary register fpga_m_2[3] (in view: work.EC5LP(struct)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		 154 /        78
   2		0h:00m:00s		    -2.28ns		 152 /        78
   3		0h:00m:00s		    -1.63ns		 152 /        78
@N: FX271 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Replicating instance I_DUT.U_1.fpga_m_ret_5 (in view: work.EC5LP(struct)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1867:6:1867:7|Replicating instance I_DUT.U_1.fpga_m_ret_7 (in view: work.EC5LP(struct)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication



@N: FX1016 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":20:8:20:15|SB_GB_IO inserted on the port iGCK_clk.
@N: FX1017 :|SB_GB inserted on the net lsig_resetSynch_n_i.
@N: FX1017 :|SB_GB inserted on the net N_29.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Warning: Found 18 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[0]
1) instance I_DUT.U_4.SDI_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[0]
    input  pin I_DUT.U_4.SDI_1_latch[0]/I1
    instance   I_DUT.U_4.SDI_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[0]/O
    net        I_DUT.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[1]
2) instance I_DUT.U_4.SDI_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[1]
    input  pin I_DUT.U_4.SDI_1_latch[1]/I1
    instance   I_DUT.U_4.SDI_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[1]/O
    net        I_DUT.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[2]
3) instance I_DUT.U_4.SDI_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[2]
    input  pin I_DUT.U_4.SDI_1_latch[2]/I1
    instance   I_DUT.U_4.SDI_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[2]/O
    net        I_DUT.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_sdiFW[3]
4) instance I_DUT.U_4.SDI_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.fram_sdiFW[3] (in view: work.EC5LP(struct))
    net        I_DUT.fram_sdiFW[3]
    input  pin I_DUT.U_4.SDI_1_latch[3]/I1
    instance   I_DUT.U_4.SDI_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[3]/O
    net        I_DUT.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.Trigg_in
5) instance I_DUT.U_1.Trigg_in_latch (in view: work.EC5LP(struct)), output net I_DUT.U_1.Trigg_in (in view: work.EC5LP(struct))
    net        I_DUT.U_1.Trigg_in
    input  pin I_DUT.U_1.Trigg_in_latch/I1
    instance   I_DUT.U_1.Trigg_in_latch (cell SB_LUT4)
    output pin I_DUT.U_1.Trigg_in_latch/O
    net        I_DUT.U_1.Trigg_in
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
6) instance I_DUT.U_4.NCs_1_latch[3] (in view: work.EC5LP(struct)), output net I_DUT.U_4.NCs_1[3] (in view: work.EC5LP(struct))
    net        I_DUT.U_4.NCs_1[3]
    input  pin I_DUT.U_4.NCs_1_latch[3]/I1
    instance   I_DUT.U_4.NCs_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[3]/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[2]
7) instance I_DUT.U_4.NCs_1_latch[2] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[2] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[2]
    input  pin I_DUT.U_4.NCs_1_latch[2]/I1
    instance   I_DUT.U_4.NCs_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[2]/O
    net        I_DUT.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[1]
8) instance I_DUT.U_4.NCs_1_latch[1] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[1] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[1]
    input  pin I_DUT.U_4.NCs_1_latch[1]/I1
    instance   I_DUT.U_4.NCs_1_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[1]/O
    net        I_DUT.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.fram_ncsFW[0]
9) instance I_DUT.U_4.NCs_1_latch[0] (in view: work.EC5LP(struct)), output net I_DUT.fram_ncsFW[0] (in view: work.EC5LP(struct))
    net        I_DUT.fram_ncsFW[0]
    input  pin I_DUT.U_4.NCs_1_latch[0]/I1
    instance   I_DUT.U_4.NCs_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[0]/O
    net        I_DUT.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[2]
10) instance I_DUT.U_5.FRAM_SDI_latch[2] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[2] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[2]
    input  pin I_DUT.U_5.FRAM_SDI_latch[2]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[2]/O
    net        o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[1]
11) instance I_DUT.U_5.FRAM_SDI_latch[1] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[1] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[1]
    input  pin I_DUT.U_5.FRAM_SDI_latch[1]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[1]/O
    net        o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[0]
12) instance I_DUT.U_5.FRAM_SDI_latch[0] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[0] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[0]
    input  pin I_DUT.U_5.FRAM_SDI_latch[0]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[0]/O
    net        o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[3]
13) instance I_DUT.U_5.FR_NCS_latch[3] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[3] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[3]
    input  pin I_DUT.U_5.FR_NCS_latch[3]/I1
    instance   I_DUT.U_5.FR_NCS_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[3]/O
    net        o_fram_ncs_c[3]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[2]
14) instance I_DUT.U_5.FR_NCS_latch[2] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[2] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[2]
    input  pin I_DUT.U_5.FR_NCS_latch[2]/I1
    instance   I_DUT.U_5.FR_NCS_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[2]/O
    net        o_fram_ncs_c[2]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[1]
15) instance I_DUT.U_5.FR_NCS_latch[1] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[1] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[1]
    input  pin I_DUT.U_5.FR_NCS_latch[1]/I1
    instance   I_DUT.U_5.FR_NCS_latch[1] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[1]/O
    net        o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net o_fram_ncs_c[0]
16) instance I_DUT.U_5.FR_NCS_latch[0] (in view: work.EC5LP(struct)), output net o_fram_ncs_c[0] (in view: work.EC5LP(struct))
    net        o_fram_ncs_c[0]
    input  pin I_DUT.U_5.FR_NCS_latch[0]/I1
    instance   I_DUT.U_5.FR_NCS_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_5.FR_NCS_latch[0]/O
    net        o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net o_adc_sclk_c
17) instance I_DUT.U_5.ADC_CLOCK_latch (in view: work.EC5LP(struct)), output net o_adc_sclk_c (in view: work.EC5LP(struct))
    net        o_adc_sclk_c
    input  pin I_DUT.U_5.ADC_CLOCK_latch/I1
    instance   I_DUT.U_5.ADC_CLOCK_latch (cell SB_LUT4)
    output pin I_DUT.U_5.ADC_CLOCK_latch/O
    net        o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net o_fram_sdi_c[3]
18) instance I_DUT.U_5.FRAM_SDI_latch[3] (in view: work.EC5LP(struct)), output net o_fram_sdi_c[3] (in view: work.EC5LP(struct))
    net        o_fram_sdi_c[3]
    input  pin I_DUT.U_5.FRAM_SDI_latch[3]/I1
    instance   I_DUT.U_5.FRAM_SDI_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_5.FRAM_SDI_latch[3]/O
    net        o_fram_sdi_c[3]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock EC5LP|fpga_sck_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock TFF|q_int_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 80 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0001       iGCK_clk_ibuf_gb_io     SB_GB_IO               80         adc_sdo[0]     
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\synwork\test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Warning: Found 18 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[1]
1) instance fpga_m_ret_8_RNI8BNN1 (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_ncsFW[1]
    input  pin I_DUT.U_4.fpga_m_ret_8_RNI8BNN1/I1
    instance   I_DUT.U_4.fpga_m_ret_8_RNI8BNN1 (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_8_RNI8BNN1/O
    net        I_DUT.U_4.fram_ncsFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[3]
2) instance fpga_m_1_ret_RNISA5U (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[3]
    input  pin I_DUT.U_4.fpga_m_1_ret_RNISA5U/I1
    instance   I_DUT.U_4.fpga_m_1_ret_RNISA5U (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_1_ret_RNISA5U/O
    net        I_DUT.U_4.fram_sdiFW[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[2]
3) instance fpga_m_ret_RNIC1HJ (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[2]
    input  pin I_DUT.U_4.fpga_m_ret_RNIC1HJ/I1
    instance   I_DUT.U_4.fpga_m_ret_RNIC1HJ (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_RNIC1HJ/O
    net        I_DUT.U_4.fram_sdiFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[1]
4) instance fpga_m_ret_1_RNISU7L (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[1] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.fram_sdiFW[1]
    input  pin I_DUT.U_4.fpga_m_ret_1_RNISU7L/I1
    instance   I_DUT.U_4.fpga_m_ret_1_RNISU7L (cell SB_LUT4)
    output pin I_DUT.U_4.fpga_m_ret_1_RNISU7L/O
    net        I_DUT.U_4.fram_sdiFW[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_sdiFW[0]
5) instance SDI_1_latch[0] (in view: work.FRAM_WriteRead(netlist)), output net fram_sdiFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.G_87
    input  pin I_DUT.U_4.SDI_1_latch[0]/I1
    instance   I_DUT.U_4.SDI_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.SDI_1_latch[0]/O
    net        I_DUT.U_4.fram_sdiFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[2]
6) instance NCs_1_latch[2] (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[2] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.G_93
    input  pin I_DUT.U_4.NCs_1_latch[2]/I1
    instance   I_DUT.U_4.NCs_1_latch[2] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[2]/O
    net        I_DUT.U_4.fram_ncsFW[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.fram_ncsFW[0]
7) instance NCs_1_latch[0] (in view: work.FRAM_WriteRead(netlist)), output net fram_ncsFW[0] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.G_95
    input  pin I_DUT.U_4.NCs_1_latch[0]/I1
    instance   I_DUT.U_4.NCs_1_latch[0] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[0]/O
    net        I_DUT.U_4.fram_ncsFW[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_4.NCs_1[3]
8) instance NCs_1_latch[3] (in view: work.FRAM_WriteRead(netlist)), output net NCs_1[3] (in view: work.FRAM_WriteRead(netlist))
    net        I_DUT.U_4.G_92
    input  pin I_DUT.U_4.NCs_1_latch[3]/I1
    instance   I_DUT.U_4.NCs_1_latch[3] (cell SB_LUT4)
    output pin I_DUT.U_4.NCs_1_latch[3]/O
    net        I_DUT.U_4.NCs_1[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[3]
9) instance fpga_m_ret_3_RNI2CIG2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNI2CIG2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNI2CIG2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNI2CIG2/O
    net        I_DUT.U_5.o_fram_sdi_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_adc_sclk_c
10) instance fpga_m_ret_2_RNISAES2 (in view: work.MAIN_MUX(netlist)), output net o_adc_sclk_c (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_adc_sclk_c
    input  pin I_DUT.U_5.fpga_m_ret_2_RNISAES2/I1
    instance   I_DUT.U_5.fpga_m_ret_2_RNISAES2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_2_RNISAES2/O
    net        I_DUT.U_5.o_adc_sclk_c
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[0]
11) instance fpga_m_ret_5_RNII2FR1_2 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2/I1
    instance   I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2/O
    net        I_DUT.U_5.o_fram_ncs_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[1]
12) instance fpga_m_ret_5_RNII2FR1_1 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1/I1
    instance   I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1/O
    net        I_DUT.U_5.o_fram_ncs_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[2]
13) instance fpga_m_ret_5_RNII2FR1_0 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0/I1
    instance   I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0/O
    net        I_DUT.U_5.o_fram_ncs_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_ncs_c[3]
14) instance fpga_m_ret_5_RNII2FR1 (in view: work.MAIN_MUX(netlist)), output net o_fram_ncs_c[3] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_ncs_c[3]
    input  pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1/I1
    instance   I_DUT.U_5.fpga_m_ret_5_RNII2FR1 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_5_RNII2FR1/O
    net        I_DUT.U_5.o_fram_ncs_c[3]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[0]
15) instance fpga_m_ret_3_RNIV8IG2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[0] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[0]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNIV8IG2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNIV8IG2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNIV8IG2/O
    net        I_DUT.U_5.o_fram_sdi_c[0]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[1]
16) instance fpga_m_ret_3_RNI0AIG2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[1] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[1]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNI0AIG2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNI0AIG2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNI0AIG2/O
    net        I_DUT.U_5.o_fram_sdi_c[1]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_5.o_fram_sdi_c[2]
17) instance fpga_m_ret_3_RNI1BIG2 (in view: work.MAIN_MUX(netlist)), output net o_fram_sdi_c[2] (in view: work.MAIN_MUX(netlist))
    net        I_DUT.U_5.o_fram_sdi_c[2]
    input  pin I_DUT.U_5.fpga_m_ret_3_RNI1BIG2/I1
    instance   I_DUT.U_5.fpga_m_ret_3_RNI1BIG2 (cell SB_LUT4)
    output pin I_DUT.U_5.fpga_m_ret_3_RNI1BIG2/O
    net        I_DUT.U_5.o_fram_sdi_c[2]
@W: BN137 :|Found combinational loop during mapping at net I_DUT.U_1.Trigg_in
18) instance fpga_m_ret_7_fast_RNI2UT01 (in view: work.cont_done(netlist)), output net Trigg_in (in view: work.cont_done(netlist))
    net        I_DUT.U_1.Trigg_in
    input  pin I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01/I1
    instance   I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01 (cell SB_LUT4)
    output pin I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01/O
    net        I_DUT.U_1.Trigg_in
End of loops
@W: MT246 :"c:\users\christop.grobety\bachelor\bachelor\board\concat\bachelor.vhd":1686:2:1686:7|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock EC5LP|iGCK_clk with period 8.31ns. Please declare a user-defined clock on object "p:iGCK_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jul 27 14:39:08 2023
#


Top view:               EC5LP
Requested Frequency:    120.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.466

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk     120.4 MHz     102.3 MHz     8.308         9.774         -1.466     inferred     Autoconstr_clkgroup_0
System             344.2 MHz     NA            2.906         NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
EC5LP|iGCK_clk  System          |  8.308       1.912   |  No paths    -      |  No paths    -      |  No paths    -    
EC5LP|iGCK_clk  EC5LP|iGCK_clk  |  8.308       -1.466  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: EC5LP|iGCK_clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                      Arrival           
Instance                        Reference          Type         Pin     Net                   Time        Slack 
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast     EC5LP|iGCK_clk     SB_DFFR      Q       fpga_m_ret_5_fast     0.796       -1.466
I_DUT.U_1.fpga_m_ret_7_fast     EC5LP|iGCK_clk     SB_DFFS      Q       fpga_m_ret_7_fast     0.796       -1.456
I_DUT.U_2.count[2]              EC5LP|iGCK_clk     SB_DFFR      Q       count[2]              0.796       -0.403
I_DUT.U_6.down_ncs              EC5LP|iGCK_clk     SB_DFFS      Q       down_ncs              0.796       -0.372
I_DUT.U_2.count[3]              EC5LP|iGCK_clk     SB_DFFR      Q       count[3]              0.796       -0.331
I_DUT.U_1.count_preTrig[1]      EC5LP|iGCK_clk     SB_DFFER     Q       count_preTrig[1]      0.796       -0.310
I_DUT.U_6.count[1]              EC5LP|iGCK_clk     SB_DFFER     Q       count[1]              0.796       -0.300
I_DUT.U_2.count[4]              EC5LP|iGCK_clk     SB_DFFR      Q       count[4]              0.796       -0.300
I_DUT.U_1.count_preTrig[3]      EC5LP|iGCK_clk     SB_DFFER     Q       count_preTrig[3]      0.796       -0.300
I_DUT.U_6.down_ncs_old          EC5LP|iGCK_clk     SB_DFFS      Q       down_ncs_old          0.796       -0.300
================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                           Required           
Instance                       Reference          Type         Pin     Net        Time         Slack 
                               Clock                                                                 
-----------------------------------------------------------------------------------------------------
I_DUT.U_1.count_preTrig[0]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[1]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[2]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[3]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[4]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[5]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[6]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[7]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[8]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
I_DUT.U_1.count_preTrig[9]     EC5LP|iGCK_clk     SB_DFFER     E       N_29_g     8.308        -1.466
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.308
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.466

    Number of logic level(s):                5
    Starting point:                          I_DUT.U_1.fpga_m_ret_5_fast / Q
    Ending point:                            I_DUT.U_1.count_preTrig[0] / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                        Pin                              Pin               Arrival     No. of    
Name                                     Type         Name                             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast              SB_DFFR      Q                                Out     0.796     0.796       -         
fpga_m_ret_5_fast                        Net          -                                -       1.599     -           2         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      I0                               In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      O                                Out     0.569     2.963       -         
m_i_0                                    Net          -                                -       1.371     -           4         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      I3                               In      -         4.334       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      O                                Out     0.465     4.800       -         
Trigg_in                                 Net          -                                -       1.371     -           3         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      I0                               In      -         6.170       -         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      O                                Out     0.661     6.832       -         
count_preTriglde_i_a3_1_rn_0             Net          -                                -       1.371     -           1         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      I0                               In      -         8.203       -         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      O                                Out     0.661     8.864       -         
N_29                                     Net          -                                -       0.000     -           1         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.864       -         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.774       -         
N_29_g                                   Net          -                                -       0.000     -           19        
I_DUT.U_1.count_preTrig[0]               SB_DFFER     E                                In      -         9.774       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.774 is 4.062(41.6%) logic and 5.712(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.308
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.466

    Number of logic level(s):                5
    Starting point:                          I_DUT.U_1.fpga_m_ret_5_fast / Q
    Ending point:                            I_DUT.U_1.count_preTrig[18] / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                        Pin                              Pin               Arrival     No. of    
Name                                     Type         Name                             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast              SB_DFFR      Q                                Out     0.796     0.796       -         
fpga_m_ret_5_fast                        Net          -                                -       1.599     -           2         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      I0                               In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      O                                Out     0.569     2.963       -         
m_i_0                                    Net          -                                -       1.371     -           4         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      I3                               In      -         4.334       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      O                                Out     0.465     4.800       -         
Trigg_in                                 Net          -                                -       1.371     -           3         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      I0                               In      -         6.170       -         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      O                                Out     0.661     6.832       -         
count_preTriglde_i_a3_1_rn_0             Net          -                                -       1.371     -           1         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      I0                               In      -         8.203       -         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      O                                Out     0.661     8.864       -         
N_29                                     Net          -                                -       0.000     -           1         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.864       -         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.774       -         
N_29_g                                   Net          -                                -       0.000     -           19        
I_DUT.U_1.count_preTrig[18]              SB_DFFER     E                                In      -         9.774       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.774 is 4.062(41.6%) logic and 5.712(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.308
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.466

    Number of logic level(s):                5
    Starting point:                          I_DUT.U_1.fpga_m_ret_5_fast / Q
    Ending point:                            I_DUT.U_1.count_preTrig[17] / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                        Pin                              Pin               Arrival     No. of    
Name                                     Type         Name                             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast              SB_DFFR      Q                                Out     0.796     0.796       -         
fpga_m_ret_5_fast                        Net          -                                -       1.599     -           2         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      I0                               In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      O                                Out     0.569     2.963       -         
m_i_0                                    Net          -                                -       1.371     -           4         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      I3                               In      -         4.334       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      O                                Out     0.465     4.800       -         
Trigg_in                                 Net          -                                -       1.371     -           3         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      I0                               In      -         6.170       -         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      O                                Out     0.661     6.832       -         
count_preTriglde_i_a3_1_rn_0             Net          -                                -       1.371     -           1         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      I0                               In      -         8.203       -         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      O                                Out     0.661     8.864       -         
N_29                                     Net          -                                -       0.000     -           1         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.864       -         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.774       -         
N_29_g                                   Net          -                                -       0.000     -           19        
I_DUT.U_1.count_preTrig[17]              SB_DFFER     E                                In      -         9.774       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.774 is 4.062(41.6%) logic and 5.712(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.308
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.466

    Number of logic level(s):                5
    Starting point:                          I_DUT.U_1.fpga_m_ret_5_fast / Q
    Ending point:                            I_DUT.U_1.count_preTrig[16] / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                        Pin                              Pin               Arrival     No. of    
Name                                     Type         Name                             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast              SB_DFFR      Q                                Out     0.796     0.796       -         
fpga_m_ret_5_fast                        Net          -                                -       1.599     -           2         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      I0                               In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      O                                Out     0.569     2.963       -         
m_i_0                                    Net          -                                -       1.371     -           4         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      I3                               In      -         4.334       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      O                                Out     0.465     4.800       -         
Trigg_in                                 Net          -                                -       1.371     -           3         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      I0                               In      -         6.170       -         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      O                                Out     0.661     6.832       -         
count_preTriglde_i_a3_1_rn_0             Net          -                                -       1.371     -           1         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      I0                               In      -         8.203       -         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      O                                Out     0.661     8.864       -         
N_29                                     Net          -                                -       0.000     -           1         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.864       -         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.774       -         
N_29_g                                   Net          -                                -       0.000     -           19        
I_DUT.U_1.count_preTrig[16]              SB_DFFER     E                                In      -         9.774       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.774 is 4.062(41.6%) logic and 5.712(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.308
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.308

    - Propagation time:                      9.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.466

    Number of logic level(s):                5
    Starting point:                          I_DUT.U_1.fpga_m_ret_5_fast / Q
    Ending point:                            I_DUT.U_1.count_preTrig[15] / E
    The start point is clocked by            EC5LP|iGCK_clk [rising] on pin C
    The end   point is clocked by            EC5LP|iGCK_clk [rising] on pin C

Instance / Net                                        Pin                              Pin               Arrival     No. of    
Name                                     Type         Name                             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
I_DUT.U_1.fpga_m_ret_5_fast              SB_DFFR      Q                                Out     0.796     0.796       -         
fpga_m_ret_5_fast                        Net          -                                -       1.599     -           2         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      I0                               In      -         2.395       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNIOGEJ      SB_LUT4      O                                Out     0.569     2.963       -         
m_i_0                                    Net          -                                -       1.371     -           4         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      I3                               In      -         4.334       -         
I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01     SB_LUT4      O                                Out     0.465     4.800       -         
Trigg_in                                 Net          -                                -       1.371     -           3         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      I0                               In      -         6.170       -         
I_DUT.U_1.done_RNILDRF                   SB_LUT4      O                                Out     0.661     6.832       -         
count_preTriglde_i_a3_1_rn_0             Net          -                                -       1.371     -           1         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      I0                               In      -         8.203       -         
I_DUT.U_1.done_RNIHHC03                  SB_LUT4      O                                Out     0.661     8.864       -         
N_29                                     Net          -                                -       0.000     -           1         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         8.864       -         
I_DUT.U_1.done_RNIHHC03_0                SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.910     9.774       -         
N_29_g                                   Net          -                                -       0.000     -           19        
I_DUT.U_1.count_preTrig[15]              SB_DFFER     E                                In      -         9.774       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 9.774 is 4.062(41.6%) logic and 5.712(58.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for EC5LP 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             13 uses
SB_CARRY        32 uses
SB_DFFER        25 uses
SB_DFFES        2 uses
SB_DFFR         36 uses
SB_DFFS         17 uses
SB_GB           2 uses
SB_IO_OD        3 uses
VCC             13 uses
SB_LUT4         141 uses

I/O ports: 35
I/O primitives: 30
SB_GB_IO       1 use
SB_IO          29 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (8%)
Total load per clock:
   EC5LP|iGCK_clk: 1

@S |Mapping Summary:
Total  LUTs: 141 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 141 = 141 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jul 27 14:39:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation test_Implmnt its sbt path: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.edf...
Parsing edif file: C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:/Users/christop.grobety/Bachelor/Bachelor/Board/concat/bachelor.pcf ...
start to read sdc/scf file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
sdc_reader OK C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/test.scf
Stored edif netlist at C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP...
Warning: The terminal connectivity U_7.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_7.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_7.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_7.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_7.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_8.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_8.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_8.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_8.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_8.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:INPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity U_4.ODInst:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001
Warning: The terminal I6.Q:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: EC5LP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc"
starting placerrunning placerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --outdir C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP
SDC file             - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer
Timing library       - C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	141
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	141/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	13
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	19
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	41
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_acq_pretrig, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_clk_en, as it is not connected to any PAD
Warning-1035: Removing timing arc from pin "I_DUT.U_4.SDI_1_latch[0]_LC_72/in1" to pin "I_DUT.U_4.SDI_1_latch[0]_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_101/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_101/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_73/in1" to pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_73/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_95/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_95/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_75/in1" to pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_75/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_93/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_79/in1" to pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_79/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_94/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_94/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch[3]_LC_71/in1" to pin "I_DUT.U_4.NCs_1_latch[3]_LC_71/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_103/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_103/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_77/in1" to pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_77/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_105/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_105/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch[0]_LC_69/in1" to pin "I_DUT.U_4.NCs_1_latch[0]_LC_69/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_106/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_106/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch[2]_LC_70/in1" to pin "I_DUT.U_4.NCs_1_latch[2]_LC_70/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_104/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_104/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_53/in1" to pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_53/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_91/in1" to pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_91/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	183
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	71
        LUT, DFF and CARRY	:	29
    Combinational LogicCells
        Only LUT         	:	82
        CARRY Only       	:	2
        LUT with CARRY   	:	1
    LogicCells                  :	185
    PLBs                        :	45/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.9 (sec)

Final Design Statistics
    Number of LUTs      	:	183
    Number of DFFs      	:	100
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	29
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	3
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	185
    PLBs                        :	72/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	3/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: EC5LP|iGCK_clk | Frequency: 94.16 MHz | Target: 120.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 819
used logic cells: 185
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer" --translator "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc" --dst_sdc_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 819
used logic cells: 185
Translating sdc file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\placer\EC5LP_pl.sdc...
Translated sdc file is C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --outdir "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\netlist\oadb-EC5LP C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc --outdir C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\router --sdf_file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design EC5LP
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_13_3_7/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_13_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_2_LC_15_5_5/in1" to pin "I_DUT.U_4.NCs_1_latch_2_LC_15_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_8_5_7/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_14_2_2/in1" to pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_14_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_13_3_2/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_13_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_15_3_5/in1" to pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_15_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_14_4_5/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_14_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_13_3_3/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_13_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_13_5_4/in1" to pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_13_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_8_5_0/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_8_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_12_6_2/in1" to pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_9_5_5/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_3_LC_9_3_1/in1" to pin "I_DUT.U_4.NCs_1_latch_3_LC_9_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_9_6_0/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_9_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_0_LC_10_2_5/in1" to pin "I_DUT.U_4.NCs_1_latch_0_LC_10_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_11_1_0/in1" to pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_11_1_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.SDI_1_latch_0_LC_11_3_4/in1" to pin "I_DUT.U_4.SDI_1_latch_0_LC_11_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_9_2_4/in1" to pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_9_2_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 236 
I1212: Iteration  1 :    68 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     5 unrouted : 0 seconds
I1212: Iteration  6 :     5 unrouted : 0 seconds
I1212: Iteration  7 :     3 unrouted : 0 seconds
I1212: Iteration  8 :     3 unrouted : 0 seconds
I1212: Iteration  9 :     3 unrouted : 0 seconds
I1212: Iteration 10 :     3 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     3 unrouted : 0 seconds
I1212: Iteration 13 :     3 unrouted : 0 seconds
I1212: Iteration 14 :     3 unrouted : 0 seconds
I1212: Iteration 15 :     3 unrouted : 0 seconds
I1212: Iteration 16 :     3 unrouted : 0 seconds
I1212: Iteration 17 :     3 unrouted : 0 seconds
I1212: Iteration 18 :     3 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design EC5LP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v" --vhdl "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd" --lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --view rt --device "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\packer\EC5LP_pk.sdc" --out-sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.v
Writing C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt/sbt/outputs/simulation_netlist\EC5LP_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --lib-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc" --sdf-file "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf" --report-file "C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt" --device-file "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\eda\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP --lib-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\netlister\EC5LP_sbt.sdc --sdf-file C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\simulation_netlist\EC5LP_sbt.sdf --report-file C:\Users\christop.grobety\Bachelor\Bachelor\Board\icecube2\test\test_Implmnt\sbt\outputs\timer\EC5LP_timing.rpt --device-file C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_12_6_2/in0" to pin "I_DUT.U_5.fpga_m_ret_2_RNISAES2_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_13_3_7/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI0AIG2_LC_13_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_13_3_2/in3" to pin "I_DUT.U_5.fpga_m_ret_3_RNI2CIG2_LC_13_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_13_3_3/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNIV8IG2_LC_13_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_14_4_5/in1" to pin "I_DUT.U_5.fpga_m_ret_3_RNI1BIG2_LC_14_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_9_6_0/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_2_LC_9_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_8_5_0/in3" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_1_LC_8_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_9_5_5/in1" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_8_5_7/in2" to pin "I_DUT.U_5.fpga_m_ret_5_RNII2FR1_0_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_13_5_4/in0" to pin "I_DUT.U_4.fpga_m_ret_8_RNI8BNN1_LC_13_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_3_LC_9_3_1/in0" to pin "I_DUT.U_4.NCs_1_latch_3_LC_9_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_2_LC_15_5_5/in1" to pin "I_DUT.U_4.NCs_1_latch_2_LC_15_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.NCs_1_latch_0_LC_10_2_5/in1" to pin "I_DUT.U_4.NCs_1_latch_0_LC_10_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_11_1_0/in3" to pin "I_DUT.U_1.fpga_m_ret_7_fast_RNI2UT01_LC_11_1_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.SDI_1_latch_0_LC_11_3_4/in1" to pin "I_DUT.U_4.SDI_1_latch_0_LC_11_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_14_2_2/in2" to pin "I_DUT.U_4.fpga_m_1_ret_RNISA5U_LC_14_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_15_3_5/in0" to pin "I_DUT.U_4.fpga_m_ret_RNIC1HJ_LC_15_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_9_2_4/in2" to pin "I_DUT.U_4.fpga_m_ret_1_RNISU7L_LC_9_2_4/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/eda/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\eda\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --design "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\netlist\oadb-EC5LP" --device_name iCE5LP1K --package SG48 --outdir "C:/Users/christop.grobety/Bachelor/Bachelor/Board/icecube2/test/test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
14:48:45
