{"Source Block": ["oh/common/hdl/oh_oddr.v@25:36@HdlStmProcess", "   reg [DW-1:0]    q1;   \n   reg [DW-1:0]    q2;\n   reg [DW-1:0]    q2_reg;\n   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n"], "Clone Blocks": [["oh/common/hdl/oh_oddr.v@31:42", "     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n      \nendmodule // oh_oddr\n\n"], ["oh/common/hdl/oh_iddr.v@32:44", "   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n"], ["oh/common/hdl/oh_oddr.v@28:39", "   \n   //Generate different logic based on parameters\n   always @ (posedge clk)\n     q1[DW-1:0] <= din1[DW-1:0];\n\n   always @ (posedge clk)\n     q2[DW-1:0] <= din2[DW-1:0];\n  \n   always @ (negedge clk)\n     q2_reg[DW-1:0] <= q2[DW-1:0];\n       \n   assign q = clk ? q1[DW-1:0] : q2_reg[DW-1:0];\n"]], "Diff Content": {"Delete": [[31, "     q1[DW-1:0] <= din1[DW-1:0];\n"]], "Add": []}}