{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 15:47:07 2008 " "Info: Processing started: Sat Dec 13 15:47:07 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off nBitAddSub2_vhdl -c nBitAddSub2_vhdl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] seg2\[6\] 20.710 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"seg2\[6\]\" is 20.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns a\[1\] 1 PIN PIN_T4 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T4; Fanout = 7; PIN Node = 'a\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.960 ns) + CELL(0.575 ns) 9.010 ns Add1~31COUT1 2 COMB LC_X14_Y1_N1 1 " "Info: 2: + IC(6.960 ns) + CELL(0.575 ns) = 9.010 ns; Loc. = LC_X14_Y1_N1; Fanout = 1; COMB Node = 'Add1~31COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.535 ns" { a[1] Add1~31COUT1 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.090 ns Add1~29COUT1 3 COMB LC_X14_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 9.090 ns; Loc. = LC_X14_Y1_N2; Fanout = 1; COMB Node = 'Add1~29COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~31COUT1 Add1~29COUT1 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.170 ns Add1~27COUT1 4 COMB LC_X14_Y1_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.170 ns; Loc. = LC_X14_Y1_N3; Fanout = 1; COMB Node = 'Add1~27COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~29COUT1 Add1~27COUT1 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.778 ns Add1~24 5 COMB LC_X14_Y1_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 9.778 ns; Loc. = LC_X14_Y1_N4; Fanout = 3; COMB Node = 'Add1~24'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add1~27COUT1 Add1~24 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 11.798 ns res\[5\]~39 6 COMB LC_X17_Y3_N7 4 " "Info: 6: + IC(1.728 ns) + CELL(0.292 ns) = 11.798 ns; Loc. = LC_X17_Y3_N7; Fanout = 4; COMB Node = 'res\[5\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Add1~24 res[5]~39 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.590 ns) 13.854 ns seg2Reg\[3\]~314 7 COMB LC_X24_Y3_N7 7 " "Info: 7: + IC(1.466 ns) + CELL(0.590 ns) = 13.854 ns; Loc. = LC_X24_Y3_N7; Fanout = 7; COMB Node = 'seg2Reg\[3\]~314'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { res[5]~39 seg2Reg[3]~314 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.590 ns) 15.664 ns Mux7~3 8 COMB LC_X24_Y4_N4 1 " "Info: 8: + IC(1.220 ns) + CELL(0.590 ns) = 15.664 ns; Loc. = LC_X24_Y4_N4; Fanout = 1; COMB Node = 'Mux7~3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { seg2Reg[3]~314 Mux7~3 } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.938 ns) + CELL(2.108 ns) 20.710 ns seg2\[6\] 9 PIN PIN_B15 0 " "Info: 9: + IC(2.938 ns) + CELL(2.108 ns) = 20.710 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'seg2\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.046 ns" { Mux7~3 seg2[6] } "NODE_NAME" } } { "nBitAddSub2_vhdl.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/DigitalDesign/nBitAddSub2_vhdl/nBitAddSub2_vhdl.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.398 ns ( 30.89 % ) " "Info: Total cell delay = 6.398 ns ( 30.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.312 ns ( 69.11 % ) " "Info: Total interconnect delay = 14.312 ns ( 69.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.710 ns" { a[1] Add1~31COUT1 Add1~29COUT1 Add1~27COUT1 Add1~24 res[5]~39 seg2Reg[3]~314 Mux7~3 seg2[6] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.710 ns" { a[1] {} a[1]~out0 {} Add1~31COUT1 {} Add1~29COUT1 {} Add1~27COUT1 {} Add1~24 {} res[5]~39 {} seg2Reg[3]~314 {} Mux7~3 {} seg2[6] {} } { 0.000ns 0.000ns 6.960ns 0.000ns 0.000ns 0.000ns 1.728ns 1.466ns 1.220ns 2.938ns } { 0.000ns 1.475ns 0.575ns 0.080ns 0.080ns 0.608ns 0.292ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Peak virtual memory: 121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 15:47:09 2008 " "Info: Processing ended: Sat Dec 13 15:47:09 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
