DSCH 3.5
VERSION 5/18/2022 12:17:42 PM
BB(-45,100,325,345)
SYM  #kbd
BB(-45,195,5,235)
TITLE -45 237  #A
MODEL 85
PROP                                                                                                                                   
REC(-45,195,40,40,r)
VIS 4
PIN(5,230,0.000,0.000)A[0]
PIN(5,220,0.000,0.000)A[1]
PIN(5,210,0.000,0.000)A[2]
PIN(5,200,0.000,0.000)A[3]
LIG(-5,195,-5,235)
LIG(-45,195,-5,195)
LIG(-45,195,-45,235)
LIG(-11,200,-11,203)
LIG(-45,215,-5,215)
LIG(-25,195,-25,235)
LIG(-35,235,-35,195)
LIG(-45,205,-5,205)
LIG(-15,195,-15,235)
LIG(-45,225,-5,225)
LIG(-5,230,5,230)
LIG(5,220,-5,220)
LIG(-5,210,5,210)
LIG(5,200,-5,200)
LIG(-41,233,-41,227)
LIG(-41,227,-39,227)
LIG(-39,227,-39,233)
LIG(-39,233,-41,233)
LIG(-29,233,-29,227)
LIG(-21,227,-19,227)
LIG(-19,227,-19,229)
LIG(-19,229,-21,229)
LIG(-21,229,-21,233)
LIG(-21,233,-19,233)
LIG(-11,233,-9,233)
LIG(-9,227,-11,227)
LIG(-9,227,-9,233)
LIG(-11,229,-9,229)
LIG(-41,217,-41,221)
LIG(-41,221,-39,221)
LIG(-39,217,-39,223)
LIG(-29,217,-31,217)
LIG(-31,217,-31,219)
LIG(-31,219,-29,219)
LIG(-29,219,-29,223)
LIG(-29,223,-31,223)
LIG(-21,217,-21,223)
LIG(-21,223,-19,223)
LIG(-19,223,-19,219)
LIG(-19,219,-21,219)
LIG(-11,217,-9,217)
LIG(-9,217,-9,223)
LIG(-41,207,-41,213)
LIG(-41,207,-39,207)
LIG(-39,207,-39,213)
LIG(-39,213,-41,213)
LIG(-41,209,-39,209)
LIG(-11,200,-9,200)
LIG(-45,235,-5,235)
LIG(-31,207,-29,207)
LIG(-11,197,-11,200)
LIG(-22,203,-22,200)
LIG(-22,197,-19,197)
LIG(-31,197,-31,203)
LIG(-42,203,-42,197)
LIG(-42,197,-39,197)
LIG(-12,207,-9,207)
LIG(-9,207,-8,208)
LIG(-8,208,-9,209)
LIG(-12,209,-9,209)
LIG(-12,213,-12,209)
LIG(-31,209,-29,209)
LIG(-42,203,-39,203)
LIG(-31,207,-31,209)
LIG(-29,209,-29,213)
LIG(-29,207,-29,209)
LIG(-29,213,-31,213)
LIG(-22,203,-19,203)
LIG(-22,213,-20,207)
LIG(-20,207,-18,213)
LIG(-12,209,-12,207)
LIG(-9,209,-8,210)
LIG(-11,197,-8,197)
LIG(-8,210,-8,212)
LIG(-22,211,-18,211)
LIG(-28,202,-29,203)
LIG(-8,212,-9,213)
LIG(-22,200,-22,197)
LIG(-22,200,-20,200)
LIG(-28,198,-28,202)
LIG(-29,197,-28,198)
LIG(-32,203,-31,203)
LIG(-32,197,-31,197)
LIG(-12,213,-9,213)
LIG(-31,197,-29,197)
LIG(-31,203,-29,203)
FSYM
SYM  #inv
BB(40,200,75,220)
TITLE 55 210  #inv_1
MODEL 101
PROP                                                                                                                                    
REC(-5,5,0,0, )
VIS 0
PIN(40,210,0.000,0.000)in
PIN(75,210,0.005,0.002)out
LIG(40,210,50,210)
LIG(50,200,50,220)
LIG(50,200,65,210)
LIG(50,220,65,210)
LIG(67,210,67,210)
LIG(69,210,75,210)
VLG not not1(out,in);
FSYM
SYM  #inv
BB(40,230,75,250)
TITLE 55 240  #inv_2
MODEL 101
PROP                                                                                                                                    
REC(-10,20,0,0, )
VIS 0
PIN(40,240,0.000,0.000)in
PIN(75,240,0.005,0.002)out
LIG(40,240,50,240)
LIG(50,230,50,250)
LIG(50,230,65,240)
LIG(50,250,65,240)
LIG(67,240,67,240)
LIG(69,240,75,240)
VLG not not1(out,in);
FSYM
SYM  #inv
BB(40,260,75,280)
TITLE 55 270  #inv_3
MODEL 101
PROP                                                                                                                                    
REC(-15,15,0,0, )
VIS 0
PIN(40,270,0.000,0.000)in
PIN(75,270,0.005,0.002)out
LIG(40,270,50,270)
LIG(50,260,50,280)
LIG(50,260,65,270)
LIG(50,280,65,270)
LIG(67,270,67,270)
LIG(69,270,75,270)
VLG not not1(out,in);
FSYM
SYM  #inv
BB(40,290,75,310)
TITLE 55 300  #inv_4
MODEL 101
PROP                                                                                                                                    
REC(-20,10,0,0, )
VIS 0
PIN(40,300,0.000,0.000)in
PIN(75,300,0.005,0.002)out
LIG(40,300,50,300)
LIG(50,290,50,310)
LIG(50,290,65,300)
LIG(50,310,65,300)
LIG(67,300,67,300)
LIG(69,300,75,300)
VLG not not1(out,in);
FSYM
SYM  #mux
BB(90,195,110,220)
TITLE 97 202  #mux_5
MODEL 143
PROP                                                                                                                                    
REC(-15,0,0,0, )
VIS 3
PIN(90,200,0.000,0.000)i0
PIN(90,210,0.000,0.000)i1
PIN(100,220,0.000,0.000)sel
PIN(110,205,0.005,0.006)f
LIG(90,200,95,200)
LIG(95,195,95,200)
LIG(95,200,95,210)
LIG(90,210,95,210)
LIG(95,210,95,215)
LIG(105,200,105,205)
LIG(105,205,110,205)
LIG(105,205,105,210)
LIG(95,195,105,200)
LIG(95,215,105,210)
LIG(100,220,100,212)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #mux
BB(90,225,110,250)
TITLE 97 232  #mux_6
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(90,230,0.000,0.000)i0
PIN(90,240,0.000,0.000)i1
PIN(100,250,0.000,0.000)sel
PIN(110,235,0.005,0.006)f
LIG(90,230,95,230)
LIG(95,225,95,230)
LIG(95,230,95,240)
LIG(90,240,95,240)
LIG(95,240,95,245)
LIG(105,230,105,235)
LIG(105,235,110,235)
LIG(105,235,105,240)
LIG(95,225,105,230)
LIG(95,245,105,240)
LIG(100,250,100,242)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #mux
BB(90,255,110,280)
TITLE 97 262  #mux_7
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(90,260,0.000,0.000)i0
PIN(90,270,0.000,0.000)i1
PIN(100,280,0.000,0.000)sel
PIN(110,265,0.005,0.006)f
LIG(90,260,95,260)
LIG(95,255,95,260)
LIG(95,260,95,270)
LIG(90,270,95,270)
LIG(95,270,95,275)
LIG(105,260,105,265)
LIG(105,265,110,265)
LIG(105,265,105,270)
LIG(95,255,105,260)
LIG(95,275,105,270)
LIG(100,280,100,272)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #mux
BB(90,285,110,310)
TITLE 97 292  #mux_8
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(90,290,0.000,0.000)i0
PIN(90,300,0.000,0.000)i1
PIN(100,310,0.000,0.000)sel
PIN(110,295,0.005,0.006)f
LIG(90,290,95,290)
LIG(95,285,95,290)
LIG(95,290,95,300)
LIG(90,300,95,300)
LIG(95,300,95,305)
LIG(105,290,105,295)
LIG(105,295,110,295)
LIG(105,295,105,300)
LIG(95,285,105,290)
LIG(95,305,105,300)
LIG(100,310,100,302)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #FullAdder
BB(165,170,205,210)
TITLE 175 217  #FullAdder
MODEL 6000
PROP                                                                                                                                    
REC(170,175,30,30,r)
VIS 5
PIN(165,180,0.000,0.000)A
PIN(165,190,0.000,0.000)B
PIN(165,200,0.000,0.000)C
PIN(205,200,0.010,0.004)Sum
PIN(205,190,0.005,0.006)Carry
LIG(165,180,170,180)
LIG(165,190,170,190)
LIG(165,200,170,200)
LIG(200,200,205,200)
LIG(200,190,205,190)
LIG(170,205,170,175)
LIG(170,205,200,205)
LIG(200,205,200,175)
LIG(200,175,170,175)
VLG module FullAdder( A,B,C,Sum,Carry);
VLG input A,B,C;
VLG output Sum,Carry;
VLG wire w4,;
VLG xor #(3) xor2_1(w4,A,B);
VLG xor #(3) xor2_2(Sum,w4,C);
VLG assign Carry=(A&B)|(C&(A|B));
VLG endmodule
FSYM
SYM  #kbd
BB(-45,125,5,165)
TITLE -45 167  #B
MODEL 85
PROP                                                                                                                                    
REC(-45,125,40,40,r)
VIS 4
PIN(5,160,0.000,0.000)B[0]
PIN(5,150,0.000,0.000)B[1]
PIN(5,140,0.000,0.000)B[2]
PIN(5,130,0.000,0.000)B[3]
LIG(-5,125,-5,165)
LIG(-45,125,-5,125)
LIG(-45,125,-45,165)
LIG(-11,130,-11,133)
LIG(-45,145,-5,145)
LIG(-25,125,-25,165)
LIG(-35,165,-35,125)
LIG(-45,135,-5,135)
LIG(-15,125,-15,165)
LIG(-45,155,-5,155)
LIG(-5,160,5,160)
LIG(5,150,-5,150)
LIG(-5,140,5,140)
LIG(5,130,-5,130)
LIG(-41,163,-41,157)
LIG(-41,157,-39,157)
LIG(-39,157,-39,163)
LIG(-39,163,-41,163)
LIG(-29,163,-29,157)
LIG(-21,157,-19,157)
LIG(-19,157,-19,159)
LIG(-19,159,-21,159)
LIG(-21,159,-21,163)
LIG(-21,163,-19,163)
LIG(-11,163,-9,163)
LIG(-9,157,-11,157)
LIG(-9,157,-9,163)
LIG(-11,159,-9,159)
LIG(-41,147,-41,151)
LIG(-41,151,-39,151)
LIG(-39,147,-39,153)
LIG(-29,147,-31,147)
LIG(-31,147,-31,149)
LIG(-31,149,-29,149)
LIG(-29,149,-29,153)
LIG(-29,153,-31,153)
LIG(-21,147,-21,153)
LIG(-21,153,-19,153)
LIG(-19,153,-19,149)
LIG(-19,149,-21,149)
LIG(-11,147,-9,147)
LIG(-9,147,-9,153)
LIG(-41,137,-41,143)
LIG(-41,137,-39,137)
LIG(-39,137,-39,143)
LIG(-39,143,-41,143)
LIG(-41,139,-39,139)
LIG(-11,130,-9,130)
LIG(-45,165,-5,165)
LIG(-31,137,-29,137)
LIG(-11,127,-11,130)
LIG(-22,133,-22,130)
LIG(-22,127,-19,127)
LIG(-31,127,-31,133)
LIG(-42,133,-42,127)
LIG(-42,127,-39,127)
LIG(-12,137,-9,137)
LIG(-9,137,-8,138)
LIG(-8,138,-9,139)
LIG(-12,139,-9,139)
LIG(-12,143,-12,139)
LIG(-31,139,-29,139)
LIG(-42,133,-39,133)
LIG(-31,137,-31,139)
LIG(-29,139,-29,143)
LIG(-29,137,-29,139)
LIG(-29,143,-31,143)
LIG(-22,133,-19,133)
LIG(-22,143,-20,137)
LIG(-20,137,-18,143)
LIG(-12,139,-12,137)
LIG(-9,139,-8,140)
LIG(-11,127,-8,127)
LIG(-8,140,-8,142)
LIG(-22,141,-18,141)
LIG(-28,132,-29,133)
LIG(-8,142,-9,143)
LIG(-22,130,-22,127)
LIG(-22,130,-20,130)
LIG(-28,128,-28,132)
LIG(-29,127,-28,128)
LIG(-32,133,-31,133)
LIG(-32,127,-31,127)
LIG(-12,143,-9,143)
LIG(-31,127,-29,127)
LIG(-31,133,-29,133)
FSYM
SYM  #FullAdder
BB(165,125,205,165)
TITLE 175 172  #FullAdder
MODEL 6000
PROP                                                                                                                                    
REC(170,130,30,30,r)
VIS 5
PIN(165,135,0.000,0.000)A
PIN(165,145,0.000,0.000)B
PIN(165,155,0.000,0.000)C
PIN(205,155,0.010,0.004)Sum
PIN(205,145,0.005,0.004)Carry
LIG(165,135,170,135)
LIG(165,145,170,145)
LIG(165,155,170,155)
LIG(200,155,205,155)
LIG(200,145,205,145)
LIG(170,160,170,130)
LIG(170,160,200,160)
LIG(200,160,200,130)
LIG(200,130,170,130)
VLG module FullAdder( A,B,C,Sum,Carry);
VLG input A,B,C;
VLG output Sum,Carry;
VLG wire w4,;
VLG xor #(3) xor2_1(w4,A,B);
VLG xor #(3) xor2_2(Sum,w4,C);
VLG assign Carry=(A&B)|(C&(A|B));
VLG endmodule
FSYM
SYM  #vss
BB(125,312,135,320)
TITLE 129 317  #vss
MODEL 0
PROP                                                                                                                                    
REC(125,310,0,0,b)
VIS 0
PIN(130,310,0.000,0.000)vss
LIG(130,310,130,315)
LIG(125,315,135,315)
LIG(125,318,127,315)
LIG(127,318,129,315)
LIG(129,318,131,315)
LIG(131,318,133,315)
FSYM
SYM  #mux
BB(140,305,160,330)
TITLE 147 312  #mux_9
MODEL 143
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 3
PIN(140,310,0.000,0.000)i0
PIN(140,320,0.000,0.000)i1
PIN(150,330,0.000,0.000)sel
PIN(160,315,0.005,0.004)f
LIG(140,310,145,310)
LIG(145,305,145,310)
LIG(145,310,145,320)
LIG(140,320,145,320)
LIG(145,320,145,325)
LIG(155,310,155,315)
LIG(155,315,160,315)
LIG(155,315,155,320)
LIG(145,305,155,310)
LIG(145,325,155,320)
LIG(150,330,150,322)
VLG mux mux1(f,i0,i1,sel);
FSYM
SYM  #button
BB(-14,321,-5,329)
TITLE -10 325  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(-13,322,6,6,r)
VIS 1
PIN(-5,325,0.000,0.000)AddSub
LIG(-6,325,-5,325)
LIG(-14,329,-14,321)
LIG(-6,329,-14,329)
LIG(-6,321,-6,329)
LIG(-14,321,-6,321)
LIG(-13,328,-13,322)
LIG(-7,328,-13,328)
LIG(-7,322,-7,328)
LIG(-13,322,-7,322)
FSYM
SYM  #vdd
BB(125,335,135,345)
TITLE 128 341  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(130,345,0.000,0.000)vdd
LIG(130,345,130,340)
LIG(130,340,125,340)
LIG(125,340,130,335)
LIG(130,335,135,340)
LIG(135,340,130,340)
FSYM
SYM  #FullAdder
BB(165,215,205,255)
TITLE 175 262  #FullAdder
MODEL 6000
PROP                                                                                                                                    
REC(170,220,30,30,r)
VIS 5
PIN(165,225,0.000,0.000)A
PIN(165,235,0.000,0.000)B
PIN(165,245,0.000,0.000)C
PIN(205,245,0.010,0.004)Sum
PIN(205,235,0.005,0.006)Carry
LIG(165,225,170,225)
LIG(165,235,170,235)
LIG(165,245,170,245)
LIG(200,245,205,245)
LIG(200,235,205,235)
LIG(170,250,170,220)
LIG(170,250,200,250)
LIG(200,250,200,220)
LIG(200,220,170,220)
VLG module FullAdder( A,B,C,Sum,Carry);
VLG input A,B,C;
VLG output Sum,Carry;
VLG wire w4,;
VLG xor #(3) xor2_1(w4,A,B);
VLG xor #(3) xor2_2(Sum,w4,C);
VLG assign Carry=(A&B)|(C&(A|B));
VLG endmodule
FSYM
SYM  #FullAdder
BB(165,260,205,300)
TITLE 175 307  #FullAdder
MODEL 6000
PROP                                                                                                                                    
REC(170,265,30,30,r)
VIS 5
PIN(165,270,0.000,0.000)A
PIN(165,280,0.000,0.000)B
PIN(165,290,0.000,0.000)C
PIN(205,290,0.010,0.004)Sum
PIN(205,280,0.005,0.006)Carry
LIG(165,270,170,270)
LIG(165,280,170,280)
LIG(165,290,170,290)
LIG(200,290,205,290)
LIG(200,280,205,280)
LIG(170,295,170,265)
LIG(170,295,200,295)
LIG(200,295,200,265)
LIG(200,265,170,265)
VLG module FullAdder( A,B,C,Sum,Carry);
VLG input A,B,C;
VLG output Sum,Carry;
VLG wire w4,;
VLG xor #(3) xor2_1(w4,A,B);
VLG xor #(3) xor2_2(Sum,w4,C);
VLG assign Carry=(A&B)|(C&(A|B));
VLG endmodule
FSYM
SYM  #bufif1
BB(240,280,275,300)
TITLE 255 290  #bufif1_10
MODEL 131
PROP                                                                                                                                    
REC(-5,0,0,0, )
VIS 0
PIN(240,290,0.000,0.000)in
PIN(255,275,0.000,0.000)en
PIN(275,290,0.005,0.002)out
LIG(240,290,250,290)
LIG(250,280,250,300)
LIG(250,280,265,290)
LIG(250,300,265,290)
LIG(265,290,275,290)
LIG(255,275,255,284)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(240,235,275,255)
TITLE 255 245  #bufif1_11
MODEL 131
PROP                                                                                                                                    
REC(0,10,0,0, )
VIS 0
PIN(240,245,0.000,0.000)in
PIN(255,230,0.000,0.000)en
PIN(275,245,0.005,0.002)out
LIG(240,245,250,245)
LIG(250,235,250,255)
LIG(250,235,265,245)
LIG(250,255,265,245)
LIG(265,245,275,245)
LIG(255,230,255,239)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(240,190,275,210)
TITLE 255 200  #bufif1_12
MODEL 131
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(240,200,0.000,0.000)in
PIN(255,185,0.000,0.000)en
PIN(275,200,0.005,0.002)out
LIG(240,200,250,200)
LIG(250,190,250,210)
LIG(250,190,265,200)
LIG(250,210,265,200)
LIG(265,200,275,200)
LIG(255,185,255,194)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #bufif1
BB(240,145,275,165)
TITLE 255 155  #bufif1_13
MODEL 131
PROP                                                                                                                                    
REC(5,5,0,0, )
VIS 0
PIN(240,155,0.000,0.000)in
PIN(255,140,0.000,0.000)en
PIN(275,155,0.005,0.002)out
LIG(240,155,250,155)
LIG(250,145,250,165)
LIG(250,145,265,155)
LIG(250,165,265,155)
LIG(265,155,275,155)
LIG(255,140,255,149)
VLG bufif1 bufif1(out,in,en);
FSYM
SYM  #button
BB(-14,101,-5,109)
TITLE -10 105  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(-13,102,6,6,r)
VIS 1
PIN(-5,105,0.000,0.000)EnableAlu
LIG(-6,105,-5,105)
LIG(-14,109,-14,101)
LIG(-6,109,-14,109)
LIG(-6,101,-6,109)
LIG(-14,101,-6,101)
LIG(-13,108,-13,102)
LIG(-7,108,-13,108)
LIG(-7,102,-7,108)
LIG(-13,102,-7,102)
FSYM
SYM  #light
BB(268,105,274,119)
TITLE 270 119  #Carry
MODEL 49
PROP                                                                                                                                    
REC(269,106,4,4,r)
VIS 1
PIN(270,120,0.000,0.000)Carry
LIG(273,111,273,106)
LIG(273,106,272,105)
LIG(269,106,269,111)
LIG(272,116,272,113)
LIG(271,116,274,116)
LIG(271,118,273,116)
LIG(272,118,274,116)
LIG(268,113,274,113)
LIG(270,113,270,120)
LIG(268,111,268,113)
LIG(274,111,268,111)
LIG(274,113,274,111)
LIG(270,105,269,106)
LIG(272,105,270,105)
FSYM
SYM  #digit
BB(300,100,325,135)
TITLE 300 132  #IB_Alu
MODEL 89
PROP                                                                                                                                    
REC(305,105,15,21,r)
VIS 4
PIN(305,135,0.000,0.000)IB_Alu[3]
PIN(310,135,0.000,0.000)IB_Alu[2]
PIN(315,135,0.000,0.000)IB_Alu[1]
PIN(320,135,0.000,0.000)IB_Alu[0]
LIG(300,100,300,130)
LIG(325,100,300,100)
LIG(325,130,325,100)
LIG(300,130,325,130)
LIG(305,130,305,135)
LIG(310,130,310,135)
LIG(315,130,315,135)
LIG(320,130,320,135)
FSYM
CNC(40 200)
CNC(40 230)
CNC(40 260)
CNC(40 260)
CNC(40 290)
CNC(115 310)
CNC(115 310)
CNC(115 325)
CNC(115 280)
CNC(115 250)
CNC(280 230)
CNC(280 185)
LIG(5,200,40,200)
LIG(75,210,90,210)
LIG(40,200,40,210)
LIG(40,200,90,200)
LIG(5,210,30,210)
LIG(30,210,30,230)
LIG(40,290,90,290)
LIG(90,230,40,230)
LIG(75,240,90,240)
LIG(40,230,40,240)
LIG(40,230,30,230)
LIG(5,220,20,220)
LIG(20,220,20,260)
LIG(20,260,40,260)
LIG(40,260,40,270)
LIG(40,260,90,260)
LIG(75,300,90,300)
LIG(75,270,90,270)
LIG(5,230,10,230)
LIG(10,230,10,290)
LIG(10,290,40,290)
LIG(40,300,40,290)
LIG(135,145,165,145)
LIG(130,310,140,310)
LIG(100,220,115,220)
LIG(115,220,115,250)
LIG(100,310,115,310)
LIG(150,330,115,330)
LIG(115,330,115,325)
LIG(100,280,115,280)
LIG(115,280,115,310)
LIG(100,250,115,250)
LIG(115,250,115,280)
LIG(115,325,-5,325)
LIG(115,325,115,310)
LIG(140,320,140,345)
LIG(130,345,140,345)
LIG(165,290,165,315)
LIG(160,315,165,315)
LIG(110,295,150,295)
LIG(150,295,150,280)
LIG(150,280,165,280)
LIG(135,205,135,145)
LIG(5,130,160,130)
LIG(160,130,160,135)
LIG(160,135,165,135)
LIG(5,140,155,140)
LIG(155,140,155,180)
LIG(155,180,165,180)
LIG(5,150,150,150)
LIG(150,150,150,225)
LIG(150,225,165,225)
LIG(5,160,145,160)
LIG(145,160,145,270)
LIG(145,270,165,270)
LIG(110,265,130,265)
LIG(130,265,130,260)
LIG(130,260,150,260)
LIG(150,260,150,235)
LIG(150,235,165,235)
LIG(110,235,140,235)
LIG(140,235,140,190)
LIG(140,190,165,190)
LIG(110,205,135,205)
LIG(320,290,320,135)
LIG(205,155,240,155)
LIG(205,235,210,235)
LIG(205,280,210,280)
LIG(210,280,210,255)
LIG(210,255,160,255)
LIG(160,255,160,245)
LIG(160,245,165,245)
LIG(210,235,210,210)
LIG(210,210,160,210)
LIG(160,210,160,200)
LIG(160,200,165,200)
LIG(205,190,210,190)
LIG(210,190,210,165)
LIG(160,165,210,165)
LIG(205,200,240,200)
LIG(160,165,160,155)
LIG(160,155,165,155)
LIG(205,290,240,290)
LIG(205,245,240,245)
LIG(-5,105,240,105)
LIG(240,105,240,140)
LIG(240,140,280,140)
LIG(275,290,320,290)
LIG(280,140,280,185)
LIG(255,275,280,275)
LIG(255,230,280,230)
LIG(280,230,280,275)
LIG(255,185,280,185)
LIG(280,185,280,230)
LIG(205,145,230,145)
LIG(230,145,230,125)
LIG(230,125,270,125)
LIG(270,125,270,115)
LIG(275,155,305,155)
LIG(305,155,305,135)
LIG(275,200,310,200)
LIG(310,200,310,135)
LIG(275,245,315,245)
LIG(315,245,315,135)
FFIG C:\Users\andreea.olescu\Desktop\vlsi\proiect-bun\scheme\ArithmeticUnit.sch
