#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Fri Nov 24 09:08:44 2023
# Process ID: 11437
# Current directory: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.runs/synth_1
# Command line: vivado -log PID_PWM_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PID_PWM_test.tcl
# Log file: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.runs/synth_1/PID_PWM_test.vds
# Journal file: /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.runs/synth_1/vivado.jou
# Running On: Mikkel-laptop, OS: Linux, CPU Frequency: 2824.269 MHz, CPU Physical cores: 4, Host memory: 16695 MB
#-----------------------------------------------------------
source PID_PWM_test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.441 ; gain = 0.023 ; free physical = 9633 ; free virtual = 12850
Command: read_checkpoint -auto_incremental -incremental /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/utils_1/imports/synth_1/PID.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/utils_1/imports/synth_1/PID.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PID_PWM_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11469
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.125 ; gain = 377.801 ; free physical = 8518 ; free virtual = 11776
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PID_PWM_test' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:35]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:65]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:69]
WARNING: [Synth 8-614] signal 'prevPIDOut' is read in the process but is not in the sensitivity list [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:56]
WARNING: [Synth 8-614] signal 'PIDOut' is read in the process but is not in the sensitivity list [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:56]
INFO: [Synth 8-3491] module 'PID_Controller' declared at '/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:35' bound to instance 'PID_ALTITUDE' of component 'PID_Controller' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PID_Controller' [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:47]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:57]
WARNING: [Synth 8-7143] Equality comparison of non constant with static metalogical value is evaluated as 'false'. This may cause simulation-synthesis differences [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PID_Controller' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PID_PWM_test' (0#1) [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID_PWM_test.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element prevMeasured_reg was removed.  [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/sources_1/new/PID-Controller.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2198.719 ; gain = 581.395 ; free physical = 8300 ; free virtual = 11560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2198.719 ; gain = 581.395 ; free physical = 8299 ; free virtual = 11559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2198.719 ; gain = 581.395 ; free physical = 8299 ; free virtual = 11559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2198.719 ; gain = 0.000 ; free physical = 8314 ; free virtual = 11574
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PID_PWM_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PID_PWM_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2297.547 ; gain = 0.000 ; free physical = 8239 ; free virtual = 11499
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2297.547 ; gain = 0.000 ; free physical = 8239 ; free virtual = 11499
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8230 ; free virtual = 11490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8230 ; free virtual = 11490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8230 ; free virtual = 11490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8227 ; free virtual = 11489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8227 ; free virtual = 11489
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PID_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              calc_error |                              001 |                               00
                     pid |                              010 |                               01
                   reset |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PID_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2297.547 ; gain = 680.223 ; free physical = 8239 ; free virtual = 11501
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   2 Input   31 Bit       Adders := 10    
	   3 Input   28 Bit       Adders := 6     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 27    
	   4 Input   10 Bit       Adders := 3     
	   5 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 9     
	   3 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 17    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 66    
	   5 Input   32 Bit        Muxes := 9     
	   3 Input   32 Bit        Muxes := 1     
	  29 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 10    
	  29 Input   29 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 81    
	   2 Input   26 Bit        Muxes := 10    
	  25 Input   25 Bit        Muxes := 6     
	   2 Input   24 Bit        Muxes := 21    
	   4 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 20    
	   2 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 14    
	   2 Input    9 Bit        Muxes := 29    
	   4 Input    8 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 50    
	   3 Input    4 Bit        Muxes := 44    
	   2 Input    4 Bit        Muxes := 15    
	   6 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 29    
	   2 Input    1 Bit        Muxes := 645   
	   4 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP fract0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: operator fract0 is absorbed into DSP fract0.
DSP Report: Generating DSP result0, operation Mode is: (0 or C)+(A*B or 0).
DSP Report: operator result0 is absorbed into DSP result0.
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-23]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-22]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-21]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-20]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-19]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-18]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-17]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-16]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-15]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-14]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-13]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-12]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-11]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-10]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-9]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-8]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-7]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-6]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-5]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-4]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-3]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-2]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[-1]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[0]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[1]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[2]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[3]' (FDS) to 'setPoint_reg[7]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[4]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[5]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3886] merging instance 'setPoint_reg[6]' (FDR) to 'setPoint_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\setPoint_reg[8] )
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[0]' (FD_1) to 'OutPWM_reg[1]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[1]' (FD_1) to 'OutPWM_reg[2]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[2]' (FD_1) to 'OutPWM_reg[3]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[3]' (FD_1) to 'OutPWM_reg[4]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[4]' (FD_1) to 'OutPWM_reg[5]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[5]' (FD_1) to 'OutPWM_reg[6]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[6]' (FD_1) to 'OutPWM_reg[7]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[7]' (FD_1) to 'OutPWM_reg[8]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[8]' (FD_1) to 'OutPWM_reg[9]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[9]' (FD_1) to 'OutPWM_reg[10]'
INFO: [Synth 8-3886] merging instance 'OutPWM_reg[10]' (FD_1) to 'OutPWM_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OutPWM_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:42 . Memory (MB): peak = 2301.469 ; gain = 684.145 ; free physical = 3137 ; free virtual = 6420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID_Controller | A*B                 | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_Controller | (PCIN>>17)+A*B      | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_Controller | A*B                 | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_Controller | (PCIN>>17)+A*B      | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_Controller | A*B                 | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_Controller | (PCIN>>17)+A*B      | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PID_PWM_test   | (0 or C)+(A*B or 0) | 12     | 12     | 12     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:49 . Memory (MB): peak = 2301.469 ; gain = 684.145 ; free physical = 3122 ; free virtual = 6418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:50 . Memory (MB): peak = 2301.469 ; gain = 684.145 ; free physical = 3120 ; free virtual = 6416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:02:00 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3052 ; free virtual = 6351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (PID_ALTITUDE/FSM_onehot_state_reg[2]) is unused and will be removed from module PID_PWM_test.
WARNING: [Synth 8-3332] Sequential element (PID_ALTITUDE/FSM_onehot_state_reg[1]) is unused and will be removed from module PID_PWM_test.
WARNING: [Synth 8-3332] Sequential element (PID_ALTITUDE/FSM_onehot_state_reg[0]) is unused and will be removed from module PID_PWM_test.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:02:06 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 3050 ; free virtual = 6357
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:07 . Memory (MB): peak = 2309.473 ; gain = 593.320 ; free physical = 8487 ; free virtual = 11793
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:02:10 . Memory (MB): peak = 2309.473 ; gain = 692.148 ; free physical = 8487 ; free virtual = 11788
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.473 ; gain = 0.000 ; free physical = 8487 ; free virtual = 11788
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.473 ; gain = 0.000 ; free physical = 8480 ; free virtual = 11781
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ac0756c4
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:02:14 . Memory (MB): peak = 2309.473 ; gain = 1015.219 ; free physical = 8478 ; free virtual = 11779
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7052.933; main = 1610.590; forked = 5609.382
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11955.328; main = 2305.555; forked = 9649.777
INFO: [Common 17-1381] The checkpoint '/home/mikkel/repoes/ESD3/ESD3-Projekt/PID/PID-Controller/PID-Controller.runs/synth_1/PID_PWM_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PID_PWM_test_utilization_synth.rpt -pb PID_PWM_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 09:11:13 2023...
