// Seed: 1489977465
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_12;
  wire  id_13;
  assign id_5 = id_1 + id_9 - id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  assign id_7 = id_15.id_1;
  id_21 :
  assert property (@(posedge id_6) id_20)
  else $signed(57);
  ;
  wire id_22;
  ;
  always_comb @(negedge -1) if (1) if (1) id_15[-1'b0] <= 1 == id_21;
  logic id_23;
  ;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_2,
      id_6,
      id_20,
      id_20,
      id_7,
      id_18,
      id_6,
      id_21,
      id_12
  );
endmodule
