
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.717773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.717773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.823242 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.823242 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009487    0.057919    1.556145 2315.379395 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.057919    0.000000 2315.379395 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.279724    0.343562 2315.722900 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.279724    0.000455 2315.723389 ^ io_west_out[6] (out)
                                           2315.723389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.723389   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.026367   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.717773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.717773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.823242 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.823242 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005100    0.039873    1.486114 2315.309326 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.039873    0.000000 2315.309326 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275698    0.332420 2315.641846 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.275698    0.000455 2315.642334 ^ io_south_out[6] (out)
                                           2315.642334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.642334   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.107910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.401611 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.401611 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.614258 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.614258 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007154    0.048674    1.669605 2315.283936 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.048674    0.000000 2315.283936 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035364    0.280184    0.339696 2315.623535 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.280184    0.000455 2315.624023 ^ io_west_out[4] (out)
                                           2315.624023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.624023   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.125977   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.684082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.684082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.528320 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.528320 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022184    0.112965    1.660055 2315.188477 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.112965    0.000000 2315.188477 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035115    0.278477    0.368118 2315.556641 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.278477    0.000455 2315.556885 ^ io_west_out[12] (out)
                                           2315.556885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.556885   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.192871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.684082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.684082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.528320 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.528320 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004489    0.037969    1.614126 2315.142578 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.037969    0.000000 2315.142578 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.275624    0.331511 2315.473877 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.275624    0.000455 2315.474365 ^ io_south_out[12] (out)
                                           2315.474365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.474365   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.275879   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.679443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.679443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.371582 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.371582 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005099    0.041401    1.767148 2315.138916 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.041401    0.000000 2315.138916 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275698    0.333102 2315.471924 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.275698    0.000455 2315.472412 ^ io_south_out[13] (out)
                                           2315.472412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.472412   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.277344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.679443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.679443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.371582 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.371582 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024610    0.123456    1.701892 2315.073486 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.123456    0.000000 2315.073486 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.277719    0.372665 2315.446289 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.277719    0.000455 2315.446777 ^ io_west_out[13] (out)
                                           2315.446777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.446777   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.303223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.401611 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.401611 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.614258 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.614258 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004728    0.034937    1.494755 2315.109131 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.034937    0.000000 2315.109131 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034729    0.275474    0.329919 2315.438965 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.275474    0.000455 2315.439453 ^ io_south_out[4] (out)
                                           2315.439453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.439453   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.310547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.665283 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.665283 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.475342 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.475342 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008865    0.054509    1.623675 2315.099121 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.054509    0.000000 2315.099121 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.278219    0.340833 2315.439941 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.278219    0.000455 2315.440430 ^ io_west_out[7] (out)
                                           2315.440430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.440430   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.309570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.665283 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.665283 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.475342 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.475342 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.004960    0.036277    1.490435 2314.965820 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.036277    0.000000 2314.965820 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275690    0.330829 2315.296631 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.275690    0.000455 2315.297119 ^ io_south_out[7] (out)
                                           2315.297119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.297119   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.453125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2311.005859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2311.005859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.080811 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.080811 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007787    0.060021    1.710987 2314.791748 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.060021    0.000000 2314.791748 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.277808    0.343107 2315.135010 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.277808    0.000455 2315.135498 ^ io_west_out[5] (out)
                                           2315.135498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.135498   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.614746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2311.005859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2311.005859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.080811 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.080811 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004389    0.042525    1.490889 2314.571777 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.042525    0.000000 2314.571777 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.275631    0.333557 2314.905273 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.275631    0.000455 2314.905762 ^ io_south_out[5] (out)
                                           2314.905762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.905762   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.844238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.665283 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.665283 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006019    0.041200    2.249635 2313.914795 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.041200    0.000000 2313.914795 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.278716    0.335376 2314.250244 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.278716    0.000455 2314.250732 ^ io_east_out[7] (out)
                                           2314.250732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.250732   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.499512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.717773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.717773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009045    0.052903    2.183015 2313.900879 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.052903    0.000000 2313.900879 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.279346    0.341061 2314.241943 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.279346    0.000455 2314.242188 ^ io_east_out[6] (out)
                                           2314.242188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.242188   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.507812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.401611 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.401611 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.008741    0.051847    2.444949 2313.846436 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.051847    0.000000 2313.846436 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035196    0.278948    0.340378 2314.186768 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.278948    0.000455 2314.187256 ^ io_east_out[4] (out)
                                           2314.187256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.187256   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.562500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.717773 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.717773 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.004984    0.039442    2.012939 2313.730713 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.039442    0.000000 2313.730713 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.276027    0.332420 2314.063232 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.276027    0.000455 2314.063477 ^ io_south_out[22] (out)
                                           2314.063477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.063477   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.686523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.684082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.684082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005452    0.038077    1.996568 2313.680664 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.038077    0.000000 2313.680664 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.278711    0.333785 2314.014404 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.278711    0.000455 2314.014893 ^ io_east_out[12] (out)
                                           2314.014893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.014893   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.735352   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.679443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.679443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004577    0.034987    1.914941 2313.594238 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.034987    0.000000 2313.594238 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035311    0.279776    0.333102 2313.927490 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.279776    0.000455 2313.927734 ^ io_east_out[13] (out)
                                           2313.927734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.927734   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.822266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.684082 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.684082 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004634    0.038488    1.733270 2313.417480 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.038488    0.000000 2313.417480 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275693    0.331738 2313.749023 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.275693    0.000455 2313.749512 ^ io_south_out[28] (out)
                                           2313.749512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.749512   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.000488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.679443 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.679443 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004978    0.040970    1.724402 2313.403809 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.040970    0.000000 2313.403809 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.276029    0.333102 2313.736816 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.276029    0.000455 2313.737305 ^ io_south_out[29] (out)
                                           2313.737305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.737305   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.012695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.401611 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.401611 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.004776    0.035128    1.997250 2313.398682 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035128    0.000000 2313.398682 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.275952    0.330374 2313.729004 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.275952    0.000455 2313.729492 ^ io_south_out[20] (out)
                                           2313.729492   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.729492   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.020508   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.665283 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.665283 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.004778    0.035554    1.632316 2313.297607 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.035554    0.000000 2313.297607 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.275620    0.330374 2313.627930 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.275620    0.000455 2313.628418 ^ io_south_out[23] (out)
                                           2313.628418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.628418   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.122070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2311.005859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2311.005859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006989    0.044397    2.115257 2313.121094 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.044397    0.000000 2313.121094 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035220    0.279116    0.336968 2313.458008 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.279116    0.000455 2313.458496 ^ io_east_out[5] (out)
                                           2313.458496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.458496   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.291504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.567627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.567627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.139648 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.139648 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006881    0.043683    1.973831 2313.113281 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.043683    0.000000 2313.113281 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.275359    0.334012 2313.447510 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.275359    0.000455 2313.447754 ^ io_north_out[1] (out)
                                           2313.447754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.447754   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.302246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2311.005859 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2311.005859 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004526    0.042961    1.827175 2312.833008 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.042961    0.000000 2312.833008 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275701    0.333785 2313.166748 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.275701    0.000455 2313.167236 ^ io_south_out[21] (out)
                                           2313.167236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.167236   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.583008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.567627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.567627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.139648 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.139648 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006407    0.044670    1.544095 2312.683594 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.044670    0.000000 2312.683594 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277548    0.336058 2313.019775 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.277548    0.000455 2313.020264 ^ io_west_out[17] (out)
                                           2313.020264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.020264   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.729980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.008758    0.051752    2.458364 2312.387939 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.051752    0.000000 2312.387939 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034943    0.277100    0.338787 2312.726562 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.277100    0.000455 2312.727051 ^ io_north_out[23] (out)
                                           2312.727051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.727051   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.023438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008911    0.052344    2.493607 2312.281006 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.052344    0.000000 2312.281006 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.276359    0.338559 2312.619629 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.276359    0.000455 2312.619873 ^ io_north_out[22] (out)
                                           2312.619873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.619873   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.129883   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.929443 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.929443 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006124    0.041623    2.278966 2312.208496 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.041623    0.000000 2312.208496 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035141    0.278484    0.335376 2312.543701 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.278484    0.000227 2312.543945 ^ io_east_out[23] (out)
                                           2312.543945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.543945   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.206055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011477    0.063705    2.040679 2312.070801 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.063705    0.000000 2312.070801 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275902    0.343334 2312.414307 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.275902    0.000455 2312.414795 ^ io_north_out[28] (out)
                                           2312.414795   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.414795   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.334961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009811    0.056289    2.051593 2311.874023 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.056289    0.000000 2311.874023 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.275940    0.340151 2312.214111 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.275940    0.000455 2312.214600 ^ io_north_out[20] (out)
                                           2312.214600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.214600   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.535156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.030273 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.030273 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005495    0.038253    1.841727 2311.871826 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.038253    0.000000 2311.871826 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035114    0.278275    0.333785 2312.205811 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.278275    0.000227 2312.206055 ^ io_east_out[28] (out)
                                           2312.206055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.206055   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.544434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004361    0.034133    2.259412 2311.855225 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034133    0.000000 2311.855225 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.278652    0.331966 2312.187012 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.278652    0.000455 2312.187500 ^ io_east_out[29] (out)
                                           2312.187500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.187500   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.562500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.787354 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.787354 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009094    0.053111    2.013621 2311.801025 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.053111    0.000000 2311.801025 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035281    0.279549    0.341515 2312.142578 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.279549    0.000227 2312.142822 ^ io_east_out[22] (out)
                                           2312.142822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.142822   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.606934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.822266 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.822266 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008968    0.052831    1.929720 2311.752197 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.052831    0.000000 2311.752197 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035186    0.278868    0.340606 2312.092773 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.278868    0.000455 2312.093262 ^ io_east_out[20] (out)
                                           2312.093262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.093262   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.657227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.595703 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.595703 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.013711    0.073116    1.965418 2311.561035 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.073116    0.000000 2311.561035 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.276392    0.348109 2311.909180 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.276392    0.000455 2311.909668 ^ io_north_out[29] (out)
                                           2311.909668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.909668   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.840332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.567627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.567627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006941    0.043936    1.995886 2311.563721 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.043936    0.000000 2311.563721 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034837    0.276294    0.334694 2311.898193 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.276294    0.000455 2311.898682 ^ io_north_out[17] (out)
                                           2311.898682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.898682   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.851562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005077    0.035966    2.038860 2311.463867 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.035966    0.000000 2311.463867 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275858    0.330829 2311.794678 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.275858    0.000455 2311.795166 ^ io_north_out[21] (out)
                                           2311.795166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.795166   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.955078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.567627 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.567627 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004423    0.034960    1.788976 2311.356689 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.034960    0.000000 2311.356689 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035249    0.279282    0.332875 2311.689697 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.279282    0.000227 2311.689697 ^ io_east_out[17] (out)
                                           2311.689697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.689697   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.060059   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.425049 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.425049 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.006912    0.044075    1.809895 2311.234863 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.044075    0.000000 2311.234863 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035082    0.278083    0.336058 2311.570801 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.278083    0.000455 2311.571289 ^ io_east_out[21] (out)
                                           2311.571289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.571289   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.178711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008917    0.052370    2.135948 2310.258057 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052370    0.000000 2310.258057 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.277080    0.339014 2310.597168 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.277080    0.000455 2310.597412 ^ io_north_out[6] (out)
                                           2310.597412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.597412   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.152344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011287    0.062867    2.076376 2310.208008 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.062867    0.000000 2310.208008 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.275917    0.343107 2310.551025 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.275917    0.000455 2310.551514 ^ io_north_out[12] (out)
                                           2310.551514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.551514   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.198730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008692    0.051465    2.286697 2310.092773 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.051465    0.000000 2310.092773 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275883    0.337877 2310.430664 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.275883    0.000455 2310.431152 ^ io_north_out[7] (out)
                                           2310.431152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.431152   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.318848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009735    0.055955    2.065235 2309.934570 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.055955    0.000000 2309.934570 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.275370    0.339469 2310.273926 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.275370    0.000455 2310.274414 ^ io_north_out[4] (out)
                                           2310.274414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.274414   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.475586   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.379150 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.379150 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.131592 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.131592 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022178    0.112934    1.660055 2309.791748 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.112934    0.000000 2309.791748 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.278422    0.368118 2310.159912 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.278422    0.000455 2310.160156 ^ io_west_out[28] (out)
                                           2310.160156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.160156   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.589844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.531738 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.531738 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.122070 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.122070 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008999    0.055892    1.554327 2309.676514 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.055892    0.000000 2309.676514 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277566    0.341061 2310.017578 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.277566    0.000455 2310.017822 ^ io_west_out[22] (out)
                                           2310.017822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.017822   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.731934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.004887    0.035191    2.007482 2309.650391 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.035191    0.000000 2309.650391 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.275873    0.330374 2309.980957 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.275873    0.000455 2309.981201 ^ io_north_out[5] (out)
                                           2309.981201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.981201   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.769043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.143066 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.143066 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.869141 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.869141 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007194    0.048834    1.669832 2309.539062 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.048834    0.000000 2309.539062 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277556    0.337877 2309.876953 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.277556    0.000455 2309.877441 ^ io_west_out[20] (out)
                                           2309.877441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.877441   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.872559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.277832 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.277832 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.806152 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.806152 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008899    0.054649    1.623675 2309.429688 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.054649    0.000000 2309.429688 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035155    0.278669    0.341288 2309.770996 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.278669    0.000455 2309.771484 ^ io_west_out[23] (out)
                                           2309.771484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.771484   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.978516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.139404 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.139404 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.643066 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.643066 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008130    0.061239    1.712351 2309.355469 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.061239    0.000000 2309.355469 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.279278    0.344926 2309.700195 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.279278    0.000455 2309.700684 ^ io_west_out[21] (out)
                                           2309.700684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.700684   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.049316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004317    0.034558    1.645731 2309.355713 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.034558    0.000000 2309.355713 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.279246    0.332648 2309.688477 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.279246    0.000455 2309.688965 ^ io_east_out[1] (out)
                                           2309.688965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.688965   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.061035   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024598    0.123394    1.701892 2309.311035 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.123394    0.000000 2309.311035 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.277843    0.372665 2309.683594 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.277843    0.000455 2309.684082 ^ io_west_out[29] (out)
                                           2309.684082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.684082   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.065918   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.723877 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.723877 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.609131 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.609131 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013691    0.073024    1.666649 2309.275879 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.073024    0.000000 2309.275879 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275917    0.347654 2309.623535 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.275917    0.000455 2309.623779 ^ io_north_out[13] (out)
                                           2309.623779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.623779   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.126465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.710205 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.710205 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004957    0.037406    1.345598 2309.055664 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.037406    0.000000 2309.055664 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.276198    0.331738 2309.387451 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.276198    0.000455 2309.387939 ^ io_south_out[17] (out)
                                           2309.387939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.387939   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.361816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.034030   14.216766 2305.801270 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034030    0.000000 2305.801270 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006183    0.030388    1.937906 2307.739258 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030388    0.000000 2307.739258 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.168119    0.328100 2308.067383 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.168119    0.000455 2308.067627 v io_north_out[19] (out)
                                           2308.067627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.067627   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.682617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.050738   14.473472 2306.058105 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050738    0.000000 2306.058105 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007569    0.048466    1.604803 2307.662842 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.048466    0.000000 2307.662842 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035126    0.278413    0.338332 2308.001221 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.278413    0.000455 2308.001465 ^ io_east_out[19] (out)
                                           2308.001465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.001465   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.748535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006883    0.046572    1.545686 2307.488281 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.046572    0.000000 2307.488281 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035310    0.279774    0.338559 2307.826660 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.279774    0.000455 2307.827148 ^ io_west_out[1] (out)
                                           2307.827148   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.827148   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.922852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.942383 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.942383 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004879    0.037106    1.466333 2307.408936 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.037106    0.000000 2307.408936 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.275148    0.330829 2307.739746 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.275148    0.000455 2307.739990 ^ io_south_out[1] (out)
                                           2307.739990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.739990   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.009766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006819    0.044161   14.712214 2306.296631 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.044161    0.000000 2306.296631 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.279735    0.337423 2306.634033 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.279735    0.000455 2306.634521 ^ io_east_out[8] (out)
                                           2306.634521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.634521   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.115723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006244    0.041834   14.657189 2306.241699 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.041834    0.000000 2306.241699 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035255    0.279366    0.336058 2306.577881 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.279366    0.000455 2306.578125 ^ io_east_out[11] (out)
                                           2306.578125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.578125   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.171875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007643    0.048772   14.581701 2306.166260 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.048772    0.000000 2306.166260 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.279743    0.339469 2306.505615 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.279743    0.000455 2306.506104 ^ io_east_out[3] (out)
                                           2306.506104   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.506104   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.244141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006837    0.044160   14.550551 2306.135010 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.044160    0.000000 2306.135010 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.278779    0.336740 2306.471924 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.278779    0.000455 2306.472168 ^ io_east_out[9] (out)
                                           2306.472168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.472168   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.277832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004644    0.039266   14.338184 2305.922607 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.039266    0.000000 2305.922607 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.276201    0.332420 2306.255127 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.276201    0.000455 2306.255615 ^ io_south_out[24] (out)
                                           2306.255615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.255615   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.494141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005869    0.040442   14.194712 2305.779297 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040442    0.000000 2305.779297 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.275752    0.332648 2306.111816 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.275752    0.000455 2306.112305 ^ io_south_out[27] (out)
                                           2306.112305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.112305   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.638184   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004891    0.036411   14.131502 2305.716064 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.036411    0.000000 2305.716064 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.275622    0.330829 2306.046875 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.275622    0.000455 2306.047363 ^ io_south_out[19] (out)
                                           2306.047363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.047363   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.702637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004719    0.035396   14.137868 2305.722412 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.035396    0.000000 2305.722412 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.275146    0.329919 2306.052246 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.275146    0.000455 2306.052734 ^ io_south_out[25] (out)
                                           2306.052734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.052734   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.697266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008035    0.050384   13.876843 2305.461426 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.050384    0.000000 2305.461426 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.278676    0.339469 2305.800781 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.278676    0.000455 2305.801270 ^ io_east_out[2] (out)
                                           2305.801270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.801270   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.949219   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005218    0.038194   13.789759 2305.374268 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.038194    0.000000 2305.374268 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.279325    0.334239 2305.708496 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.279325    0.000455 2305.708984 ^ io_east_out[10] (out)
                                           2305.708984   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.708984   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.041016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006503    0.042872   13.774298 2305.358887 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.042872    0.000000 2305.358887 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035243    0.279280    0.336513 2305.695312 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.279280    0.000455 2305.695801 ^ io_east_out[0] (out)
                                           2305.695801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.695801   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.054688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013082    0.070985   11.790462 2301.470215 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.070985    0.000000 2301.470215 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034841    0.276369    0.347200 2301.817383 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.276369    0.000455 2301.817871 ^ io_north_out[24] (out)
                                           2301.817871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.817871   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.932129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006803    0.044090   11.744306 2301.424072 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.044090    0.000000 2301.424072 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.278668    0.336513 2301.760742 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.278668    0.000455 2301.760986 ^ io_east_out[24] (out)
                                           2301.760986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.760986   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.989258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006295    0.042043   11.689508 2301.369385 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042043    0.000000 2301.369385 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.279204    0.336058 2301.705322 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.279204    0.000227 2301.705566 ^ io_east_out[27] (out)
                                           2301.705566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.705566   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.044434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015165    0.079736   11.665407 2301.345215 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.079736    0.000000 2301.345215 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.275944    0.350838 2301.696045 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.275944    0.000455 2301.696533 ^ io_north_out[27] (out)
                                           2301.696533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.696533   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.053711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010572    0.059699   11.601742 2301.281494 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.059699    0.000000 2301.281494 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.275376    0.341288 2301.622803 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.275376    0.000455 2301.623291 ^ io_north_out[25] (out)
                                           2301.623291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.623291   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.126953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007268    0.045995   11.584462 2301.264160 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.045995    0.000000 2301.264160 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035193    0.278913    0.337650 2301.601807 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.278913    0.000455 2301.602295 ^ io_east_out[25] (out)
                                           2301.602295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.602295   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.147949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008130    0.050778   10.909389 2300.589111 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.050778    0.000000 2300.589111 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035120    0.278337    0.339469 2300.928711 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.278337    0.000227 2300.928955 ^ io_east_out[18] (out)
                                           2300.928955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.928955   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.821289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005082    0.037660   10.821623 2300.501465 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.037660    0.000000 2300.501465 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035138    0.278489    0.333557 2300.834961 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.278489    0.000455 2300.835449 ^ io_east_out[26] (out)
                                           2300.835449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.835449   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.915039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006450    0.042650   10.806389 2300.486084 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.042650    0.000000 2300.486084 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035070    0.277954    0.335604 2300.821777 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.277954    0.000227 2300.822021 ^ io_east_out[16] (out)
                                           2300.822021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.822021   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.928223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005303    0.028767    7.882363 2299.466797 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.028767    0.000000 2299.466797 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167707    0.327191 2299.794189 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.167707    0.000455 2299.794434 v io_south_out[18] (out)
                                           2299.794434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.794434   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.955566   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.584473 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.584473 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004150    0.026640    4.573849 2296.158447 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.026640    0.000000 2296.158447 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.167940    0.326509 2296.484863 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.167940    0.000455 2296.485352 v io_south_out[26] (out)
                                           2296.485352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.485352   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.265137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005438    0.029007    5.656147 2295.335938 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029007    0.000000 2295.335938 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.167810    0.327418 2295.663330 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.167810    0.000455 2295.663818 v io_north_out[18] (out)
                                           2295.663818   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.663818   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.086426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.011883    0.042407    5.065658 2294.745361 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042407    0.000000 2294.745361 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.168061    0.333785 2295.079346 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.168061    0.000455 2295.079590 v io_north_out[26] (out)
                                           2295.079590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.079590   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.669922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.875244 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.875244 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.202637 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.202637 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.973145 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.973145 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.337158 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.337158 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.679688 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.679688 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007528    0.046450    4.468120 2294.147949 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.046450    0.000000 2294.147949 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.275891    0.335604 2294.483643 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.275891    0.000455 2294.483887 ^ io_north_out[16] (out)
                                           2294.483887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.483887   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.266113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006337    0.041348    1.811941 2269.759033 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.041348    0.000000 2269.759033 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275867    0.333102 2270.092041 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.275867    0.000455 2270.092529 ^ io_north_out[3] (out)
                                           2270.092529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.092529   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.657715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.481201 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.481201 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.947021 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.947021 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008014    0.054813    1.718945 2269.666016 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.054813    0.000000 2269.666016 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.277799    0.340833 2270.006836 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.277799    0.000455 2270.007324 ^ io_west_out[19] (out)
                                           2270.007324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.007324   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.743164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012981    0.070533   15.616934 2253.465576 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.070533    0.000000 2253.465576 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.275402    0.346290 2253.811768 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.275402    0.000455 2253.812256 ^ io_north_out[8] (out)
                                           2253.812256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.812256   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.937500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015135    0.079604   15.492105 2253.340820 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.079604    0.000000 2253.340820 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.275408    0.350383 2253.691162 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.275408    0.000455 2253.691650 ^ io_north_out[11] (out)
                                           2253.691650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.691650   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.058594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010594    0.059802   15.428669 2253.277344 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.059802    0.000000 2253.277344 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.276376    0.341970 2253.619141 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.276376    0.000455 2253.619629 ^ io_north_out[9] (out)
                                           2253.619629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.619629   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.130371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009607    0.060066   15.278602 2253.127197 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.060066    0.000000 2253.127197 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.277807    0.343107 2253.470215 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.277807    0.000455 2253.470703 ^ io_west_out[24] (out)
                                           2253.470703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.470703   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.279785   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.026724    0.135466   15.168553 2253.017090 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.135466    0.000000 2253.017090 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277707    0.378122 2253.395264 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.277707    0.000455 2253.395752 ^ io_west_out[27] (out)
                                           2253.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.354004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009938    0.060420   15.170827 2253.019531 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.060420    0.000000 2253.019531 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035002    0.277535    0.343107 2253.362549 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.277535    0.000455 2253.363037 ^ io_west_out[25] (out)
                                           2253.363037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.363037   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.386719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005468    0.029060    9.483074 2247.331787 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029060    0.000000 2247.331787 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.168348    0.327645 2247.659424 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.168348    0.000455 2247.659668 v io_north_out[2] (out)
                                           2247.659668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.659668   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.090332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007514    0.055409    8.953294 2246.802002 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.055409    0.000000 2246.802002 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035162    0.278719    0.341743 2247.143555 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.278719    0.000455 2247.144043 ^ io_west_out[18] (out)
                                           2247.144043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.144043   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.605957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012037    0.066227    8.891903 2246.740479 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.066227    0.000000 2246.740479 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275906    0.344698 2247.085205 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.275906    0.000455 2247.085693 ^ io_north_out[10] (out)
                                           2247.085693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.085693   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.664062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007716    0.047255    8.473763 2246.322266 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.047255    0.000000 2246.322266 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.275876    0.335831 2246.658203 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.275876    0.000455 2246.658691 ^ io_north_out[0] (out)
                                           2246.658691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.658691   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.091797   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007542    0.034037    5.557467 2243.406006 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034037    0.000000 2243.406006 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.170369    0.331738 2243.737793 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.170369    0.000455 2243.738281 v io_west_out[26] (out)
                                           2243.738281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.738281   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.012207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.416016 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.416016 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.444824 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.444824 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.289551 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.289551 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.179199 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.179199 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.831055 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.831055 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.405518 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.405518 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.848633 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.848633 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005613    0.042021    1.488616 2239.337158 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042021    0.000000 2239.337158 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.279204    0.336058 2239.673340 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.279204    0.000227 2239.673584 ^ io_west_out[16] (out)
                                           2239.673584   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.673584   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.076660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027202    0.137672    1.526132 2221.052734 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.137672    0.000000 2221.052734 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035429    0.280826    0.381533 2221.434326 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.280826    0.000455 2221.434814 ^ io_west_out[11] (out)
                                           2221.434814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.434814   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.315430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.273193 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.273193 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2200.076660 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2200.076660 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.928223 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.928223 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.710205 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.710205 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2205.094727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2205.094727 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.526611 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.526611 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005833    0.040296    1.409944 2220.936523 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040296    0.000000 2220.936523 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.275153    0.332193 2221.268799 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.275153    0.000455 2221.269287 ^ io_south_out[11] (out)
                                           2221.269287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.269287   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.480957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010053    0.060897    1.526132 2198.017578 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.060897    0.000000 2198.017578 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035376    0.280287    0.345381 2198.362793 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.280287    0.000455 2198.363281 ^ io_west_out[9] (out)
                                           2198.363281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.363281   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.386719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.997070 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.997070 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.206055 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.206055 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.048828 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.048828 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.999756 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.999756 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.916992 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.916992 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.491455 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.491455 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.004807    0.035745    1.352191 2197.843506 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.035745    0.000000 2197.843506 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.276195    0.330829 2198.174316 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.276195    0.000455 2198.174805 ^ io_south_out[9] (out)
                                           2198.174805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.174805   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.575195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009583    0.059972    1.645731 2173.691895 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.059972    0.000000 2173.691895 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.277419    0.342880 2174.034912 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.277419    0.000455 2174.035156 ^ io_west_out[8] (out)
                                           2174.035156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.035156   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.714844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.663574 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.663574 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.046143 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.046143 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004579    0.039037    1.564331 2173.610596 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.039037    0.000000 2173.610596 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.275151    0.331738 2173.942383 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.275151    0.000455 2173.942627 ^ io_south_out[8] (out)
                                           2173.942627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.942627   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.807617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008013    0.054812   15.233809 2161.233887 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.054812    0.000000 2161.233887 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277564    0.340606 2161.574463 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.277564    0.000455 2161.574951 ^ io_west_out[3] (out)
                                           2161.574951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.574951   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.174805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004982    0.036769   14.990746 2160.990967 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.036769    0.000000 2160.990967 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.275954    0.331283 2161.322021 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.275954    0.000455 2161.322510 ^ io_south_out[3] (out)
                                           2161.322510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.322510   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.427734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007483    0.055295    8.953066 2154.953125 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.055295    0.000000 2154.953125 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.278220    0.341288 2155.294434 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.278220    0.000455 2155.294922 ^ io_west_out[2] (out)
                                           2155.294922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.294922   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.455078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005379    0.028900    8.741609 2154.741699 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.028900    0.000000 2154.741699 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.168271    0.327645 2155.069336 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.168271    0.000455 2155.069824 v io_south_out[2] (out)
                                           2155.069824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.069824   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.680664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007138    0.033214    5.556558 2151.556641 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033214    0.000000 2151.556641 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.169065    0.330374 2151.886963 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.169065    0.000455 2151.887451 v io_west_out[10] (out)
                                           2151.887451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.887451   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.862793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004316    0.027153    5.433549 2151.433594 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027153    0.000000 2151.433594 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.167985    0.326736 2151.760498 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.167985    0.000455 2151.760742 v io_south_out[10] (out)
                                           2151.760742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.760742   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.989258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005265    0.040700    1.487251 2147.487305 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.040700    0.000000 2147.487305 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.277696    0.334239 2147.821533 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.277696    0.000455 2147.822021 ^ io_west_out[0] (out)
                                           2147.822021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.822021   data arrival time
---------------------------------------------------------------------------------------------
                                           5851.928223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.000000 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.000000 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005962    0.039796    1.316948 2147.317139 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039796    0.000000 2147.317139 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275695    0.332420 2147.649414 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.275695    0.000455 2147.649902 ^ io_south_out[0] (out)
                                           2147.649902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.649902   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.100098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003674    0.038100    0.020464 2000.020508 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038100    0.000000 2000.020508 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.149970    0.193495 2000.213989 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149970    0.000000 2000.213989 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.607178 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.607178 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.425171 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.425171 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.774658 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.774658 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.731812 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.731812 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.521484 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.521484 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.952759 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.952759 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.584473 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.584473 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.402344 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.402344 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.629883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.629883 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.400391 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.400391 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.764404 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.764404 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.805176 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.805176 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.674316 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.674561 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.464111 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.464111 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2104.112305 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2104.112305 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.249756 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.249756 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.154297 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.154297 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.831787 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.831787 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.598633 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.598633 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.327881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.327881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.004891    0.035373    1.486796 2145.814453 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.035373    0.000000 2145.814453 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.275620    0.330374 2146.145020 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.275620    0.000455 2146.145508 ^ io_south_out[16] (out)
                                           2146.145508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.145508   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.604492   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.145210    0.099113    0.099113 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000    0.099113 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.287909    0.387022 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000113    0.387136 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339148    0.726283 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194428    0.004946    0.731229 ^ cell3/clk (fpgacell)
     2    0.025376    0.130893    1.916535    2.647765 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.130893    0.002808    2.650573 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035118    0.278471    0.376789    3.027362 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.278471    0.000227    3.027589 ^ config_data_out (out)
                                              3.027589   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.027589   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.722168   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010623    0.085384    0.055479 2000.055542 ^ config_en (in)
                                                         config_en (net)
                      0.085384    0.000000 2000.055542 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109524    0.206421    0.291038 2000.346558 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.206439    0.001592 2000.348145 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.287901    0.369482 2000.717651 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.308057    0.058890 2000.776489 ^ cell0/config_en (fpgacell)
                                           2000.776489   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.203461    0.006366 10000.739258 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.489258   clock uncertainty
                                  0.000000 10000.489258   clock reconvergence pessimism
                                 -2.448860 9998.040039   library setup time
                                           9998.040039   data required time
---------------------------------------------------------------------------------------------
                                           9998.040039   data required time
                                           -2000.776489   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.263672   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010623    0.085384    0.055479 2000.055542 ^ config_en (in)
                                                         config_en (net)
                      0.085384    0.000000 2000.055542 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109524    0.206421    0.291038 2000.346558 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.206439    0.001592 2000.348145 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.287901    0.369482 2000.717651 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.303073    0.051386 2000.769043 ^ cell1/config_en (fpgacell)
                                           2000.769043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.205035    0.015461 10000.749023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.498047   clock uncertainty
                                  0.000000 10000.498047   clock reconvergence pessimism
                                 -2.448860 9998.048828   library setup time
                                           9998.048828   data required time
---------------------------------------------------------------------------------------------
                                           9998.048828   data required time
                                           -2000.769043   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.279785   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010623    0.085384    0.055479 2000.055542 ^ config_en (in)
                                                         config_en (net)
                      0.085384    0.000000 2000.055542 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109524    0.206421    0.291038 2000.346558 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.207258    0.010687 2000.357300 ^ cell2/config_en (fpgacell)
                                           2000.357300   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194517    0.005457 10000.732422 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.482422   clock uncertainty
                                  0.000000 10000.482422   clock reconvergence pessimism
                                 -2.448860 9998.033203   library setup time
                                           9998.033203   data required time
---------------------------------------------------------------------------------------------
                                           9998.033203   data required time
                                           -2000.357300   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.675781   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010623    0.085384    0.055479 2000.055542 ^ config_en (in)
                                                         config_en (net)
                      0.085384    0.000000 2000.055542 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109524    0.206421    0.291038 2000.346558 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.206466    0.002501 2000.349121 ^ cell3/config_en (fpgacell)
                                           2000.349121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194428    0.004547 10000.731445 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.481445   clock uncertainty
                                  0.000000 10000.481445   clock reconvergence pessimism
                                 -2.448860 9998.032227   library setup time
                                           9998.032227   data required time
---------------------------------------------------------------------------------------------
                                           9998.032227   data required time
                                           -2000.349121   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.682617   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010914    0.087378    0.056843 2000.056885 ^ nrst (in)
                                                         nrst (net)
                      0.087378    0.000000 2000.056885 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114093    0.214063    0.296495 2000.353394 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.214072    0.001137 2000.354492 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.296637    0.376076 2000.730591 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.318995    0.062755 2000.793335 ^ cell0/nrst (fpgacell)
                                           2000.793335   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.203461    0.006366 10000.739258 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.489258   clock uncertainty
                                  0.000000 10000.489258   clock reconvergence pessimism
                                 -1.055470 9999.433594   library setup time
                                           9999.433594   data required time
---------------------------------------------------------------------------------------------
                                           9999.433594   data required time
                                           -2000.793335   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.640625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010914    0.087378    0.056843 2000.056885 ^ nrst (in)
                                                         nrst (net)
                      0.087378    0.000000 2000.056885 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114093    0.214063    0.296495 2000.353394 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.214072    0.001137 2000.354492 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.296637    0.376076 2000.730591 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.313024    0.054115 2000.784668 ^ cell1/nrst (fpgacell)
                                           2000.784668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.205035    0.015461 10000.749023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.498047   clock uncertainty
                                  0.000000 10000.498047   clock reconvergence pessimism
                                 -1.055470 9999.442383   library setup time
                                           9999.442383   data required time
---------------------------------------------------------------------------------------------
                                           9999.442383   data required time
                                           -2000.784668   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.657715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010914    0.087378    0.056843 2000.056885 ^ nrst (in)
                                                         nrst (net)
                      0.087378    0.000000 2000.056885 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114093    0.214063    0.296495 2000.353394 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.215137    0.012278 2000.365723 ^ cell2/nrst (fpgacell)
                                           2000.365723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194517    0.005457 10000.732422 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.482422   clock uncertainty
                                  0.000000 10000.482422   clock reconvergence pessimism
                                 -1.055470 9999.425781   library setup time
                                           9999.425781   data required time
---------------------------------------------------------------------------------------------
                                           9999.425781   data required time
                                           -2000.365723   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.060547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010914    0.087378    0.056843 2000.056885 ^ nrst (in)
                                                         nrst (net)
                      0.087378    0.000000 2000.056885 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114093    0.214063    0.296495 2000.353394 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.214110    0.002728 2000.356079 ^ cell3/nrst (fpgacell)
                                           2000.356079   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194428    0.004547 10000.731445 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.481445   clock uncertainty
                                  0.000000 10000.481445   clock reconvergence pessimism
                                 -1.055470 9999.424805   library setup time
                                           9999.424805   data required time
---------------------------------------------------------------------------------------------
                                           9999.424805   data required time
                                           -2000.356079   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.068848   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003774    0.022244    0.012278 2000.012329 v config_data_in (in)
                                                         config_data_in (net)
                      0.022244    0.000000 2000.012329 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037104    0.147807    0.309456 2000.321777 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.147817    0.001364 2000.323120 v cell0/config_data_in (fpgacell)
                                           2000.323120   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.203461    0.006366 10000.739258 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.489258   clock uncertainty
                                  0.000000 10000.489258   clock reconvergence pessimism
                                  0.225470 10000.714844   library setup time
                                           10000.714844   data required time
---------------------------------------------------------------------------------------------
                                           10000.714844   data required time
                                           -2000.323120   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.392090   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.145210    0.099113    0.099113 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000    0.099113 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.287909    0.387022 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.004437    0.391459 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341961    0.733421 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.205035    0.015458    0.748878 ^ cell1/clk (fpgacell)
     1    0.094579    0.456162    2.135751    2.884629 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.457270    0.020252    2.904880 ^ cell2/config_data_in (fpgacell)
                                              2.904880   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194517    0.005457 10000.732422 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.482422   clock uncertainty
                                  0.000000 10000.482422   clock reconvergence pessimism
                                  0.387480 10000.869141   library setup time
                                           10000.869141   data required time
---------------------------------------------------------------------------------------------
                                           10000.869141   data required time
                                             -2.904880   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.964844   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.145210    0.099113    0.099113 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000    0.099113 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.287909    0.387022 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.004437    0.391459 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341961    0.733421 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.203461    0.006086    0.739506 ^ cell0/clk (fpgacell)
     1    0.084614    0.408970    2.105532    2.845038 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.409408    0.012054    2.857092 ^ cell1/config_data_in (fpgacell)
                                              2.857092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098699    0.003638 10000.390625 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.203196    0.341970 10000.733398 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.205035    0.015461 10000.749023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.498047   clock uncertainty
                                  0.000000 10000.498047   clock reconvergence pessimism
                                  0.387480 10000.885742   library setup time
                                           10000.885742   data required time
---------------------------------------------------------------------------------------------
                                           10000.885742   data required time
                                             -2.857092   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.029297   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019316    0.145210    0.099113    0.099113 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000    0.099113 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.287909    0.387022 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000113    0.387136 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339148    0.726283 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194517    0.005961    0.732244 ^ cell2/clk (fpgacell)
     1    0.082089    0.397038    2.097519    2.829763 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.397457    0.011633    2.841396 ^ cell3/config_data_in (fpgacell)
                                              2.841396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019316    0.145210    0.099135 10000.099609 ^ clk (in)
                                                         clk (net)
                      0.145225    0.000000 10000.099609 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043434    0.098278    0.288310 10000.387695 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.098278    0.000000 10000.387695 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.194150    0.339242 10000.726562 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.194428    0.004547 10000.731445 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.481445   clock uncertainty
                                  0.000000 10000.481445   clock reconvergence pessimism
                                  0.387480 10000.868164   library setup time
                                           10000.868164   data required time
---------------------------------------------------------------------------------------------
                                           10000.868164   data required time
                                             -2.841396   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.027344   slack (MET)



