{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -60 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -60 -y 720 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -60 -y 700 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -60 -y 860 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -60 -y 880 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 8 -x 3880 -y 1060 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -60 -y 760 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -60 -y 740 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 8 -x 3880 -y 980 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 8 -x 3880 -y 1000 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 8 -x 3880 -y 1120 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 8 -x 3880 -y 1140 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1270 -y 280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 32 28 26 27 25 24 29 31 30 36 33 34 35 23} -defaultsOSRD -pinY s_axi 100L -pinY m_axis_rx 0R -pinY refclk_p 140L -pinY refclk_n 120L -pinY rx_core_clk_out 100R -pinY s_axi_aclk 260L -pinY s_axi_aresetn 220L -pinY rx_reset 240L -pinBusY rxp 200L -pinBusY rxn 160L -pinY rx_aresetn 40R -pinBusY rx_start_of_frame 80R -pinBusY rx_end_of_frame 60R -pinBusY rx_start_of_multiframe 280R -pinBusY rx_end_of_multiframe 120R -pinBusY rx_frame_error 140R -pinY rx_sysref 280L -pinY rx_sync 20R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 740 -y 840 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 7 -x 3570 -y 980 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 7 -x 3570 -y 1120 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst fifo_generator_0 -pg 1 -lvl 6 -x 2910 -y 460 -swap {0 1 2 3 4 5 6 7 8 11 9 10 16 15 12 14 13} -defaultsOSRD -pinY FIFO_WRITE 0L -pinY FIFO_WRITE.din 60L -pinY FIFO_WRITE.wr_en 80L -pinY FIFO_READ 100L -pinY FIFO_READ.almost_empty 120L -pinY FIFO_READ.empty 140L -pinY FIFO_READ.dout 160L -pinY FIFO_READ.rd_en 180L -pinY rst 240L -pinY wr_clk 200L -pinY rd_clk 220L -pinY valid 240R -pinY prog_full 60R -pinY prog_empty 0R -pinY wr_rst_busy 40R -pinY rd_rst_busy 20R
preplace inst ila_0 -pg 1 -lvl 7 -x 3570 -y 140 -swap {7 16 11 4 3 15 13 2 12 9 14 10 5 8 6 17 1 0 19 18} -defaultsOSRD -pinY clk 400L -pinBusY probe0 580L -pinBusY probe1 480L -pinBusY probe2 80L -pinBusY probe3 60L -pinBusY probe4 560L -pinBusY probe5 520L -pinBusY probe6 40L -pinBusY probe7 500L -pinBusY probe8 440L -pinBusY probe9 540L -pinBusY probe10 460L -pinBusY probe11 100L -pinBusY probe12 420L -pinBusY probe13 120L -pinBusY probe14 600L -pinBusY probe15 20L -pinBusY probe16 0L -pinBusY probe17 640L -pinBusY probe18 620L
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 740 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 27 26 25} -defaultsOSRD -pinY btpipein_DATA 0L -pinY wireout_READDATA 80L -pinY m_axi 0R -pinY okClkIn 100L -pinY m_axi_aclk 90R -pinY m_axi_aresetn 60R -pinY activity_mon 40R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 740 -y 340 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst jesd204_0_transport_0 -pg 1 -lvl 4 -x 1770 -y 60 -swap {0 1 2 4 3 7 6 10 9 5 8 11 12 13 14 15 16 17 18 19 20 21} -defaultsOSRD -pinY rx 280L -pinY clk 320L -pinY rst_n 300L -pinBusY signalA_sampl0 40R -pinBusY signalA_sampl1 20R -pinY signalA_cntrl0 100R -pinY signalA_cntrl1 80R -pinBusY signalB_sampl0 0R -pinBusY signalB_sampl1 60R -pinY signalB_cntrl0 120R -pinY signalB_cntrl1 140R -pinBusY signalC_sampl0 160R -pinBusY signalC_sampl1 180R -pinY signalC_cntrl0 200R -pinY signalC_cntrl1 220R -pinBusY signalD_sampl0 240R -pinBusY signalD_sampl1 260R -pinY signalD_cntrl0 280R -pinY signalD_cntrl1 300R -pinY ready_out 320R
preplace inst negate_0 -pg 1 -lvl 4 -x 1770 -y 880 -defaultsOSRD -pinY a 0L -pinY nota 0R
preplace inst frontpanel_1 -pg 1 -lvl 1 -x 220 -y 340 -defaultsOSRD -pinY host_interface 0L -pinY wirein00 0R -pinY wireout20 180R -pinY wireout20.wo20_ep_datain 200R -pinY triggerin40 220R -pinY triggerin40.ti40_ep_trigger 240R -pinY triggerin40.ti40_ep_clk 260R -pinY btpipein80 280R -pinY btpipeouta0 300R -pinY btpipeouta0.btpoa0_ep_read 320R -pinY btpipeouta0.btpoa0_ep_blockstrobe 340R -pinY btpipeouta0.btpoa0_ep_ready 360R -pinY btpipeouta0.btpoa0_ep_datain 380R -pinY okClk 400R
preplace inst enabled_binary_count_0 -pg 1 -lvl 6 -x 2910 -y 260 -swap {1 0 2 4 3 5} -defaultsOSRD -pinY RST_N 20L -pinY CLK 0L -pinY EN 40L -pinY DIS 80L -pinY read_en_detect 60L -pinBusY count 0R
preplace inst enable_read_0 -pg 1 -lvl 4 -x 1770 -y 540 -swap {1 0 2 3} -defaultsOSRD -pinY read 120L -pinY empty 100L -pinY clk 140L -pinY read_en 100R
preplace inst TEST_Enable -pg 1 -lvl 4 -x 1770 -y 980 -defaultsOSRD -pinBusY READY 0L -pinY READY_LVL 20R -pinY RSTN 20L
preplace inst CNT_RST -pg 1 -lvl 5 -x 2300 -y 1060 -defaultsOSRD -pinBusY READY 0L -pinY READY_LVL 0R -pinY RSTN 20L
preplace inst AVG_Enable -pg 1 -lvl 4 -x 1770 -y 1110 -defaultsOSRD -pinBusY READY 0L -pinY READY_LVL 0R -pinY RSTN 20L
preplace inst FIFO_FSM_0 -pg 1 -lvl 7 -x 3570 -y -230 -swap {3 2 10 8 6 7 9 4 1 0 5 13 12 14 17 16 15 11} -defaultsOSRD -pinY RST_N 60L -pinY CLK 40L -pinY READY 210L -pinY TEST_MODE 170L -pinY AVG 130L -pinY VALID 150L -pinBusY test_data 190L -pinBusY inA0 80L -pinBusY inA1 20L -pinBusY inB0 0L -pinBusY inB1 100L -pinBusY FIFO_DATA 40R -pinY WR_EN 20R -pinBusY pad_out 60R -pinBusY channelA_2 190R -pinBusY channelB_2 100R -pinBusY channelA_out 80R -pinBusY channelB_out 0R
preplace netloc frontpanel_0_okClk 1 1 6 480 220 NJ 220 1520J 440 N 440 2560 160 3240J
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 N 500
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 920 530n
preplace netloc rxp_1 1 0 3 20J 280 NJ 280 960J
preplace netloc rxn_1 1 0 3 0J 260 NJ 260 1000J
preplace netloc FPGA_JESD_CLKP_1 1 0 3 -20J 240 NJ 240 1020J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 -40J 180 NJ 180 1040J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 980 560n
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 860 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 880 NJ
preplace netloc jesd204_0_rx_sync 1 3 5 1480 -20 NJ -20 2460 80 3200 1060 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 4 1460 -60 2020 -40 2500 -190 NJ
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 940 340n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 7 1 NJ 980
preplace netloc util_ds_buf_1_OBUF_DS_N 1 7 1 NJ 1000
preplace netloc util_ds_buf_2_OBUF_DS_P 1 7 1 NJ 1120
preplace netloc util_ds_buf_2_OBUF_DS_N 1 7 1 NJ 1140
preplace netloc jesd204_0_rx_aresetn 1 3 4 1580 0 2040 0 2580 -170 NJ
preplace netloc negate_0_nota 1 4 2 2120 700 N
preplace netloc fifo_generator_0_valid 1 6 1 N 700
preplace netloc frontpanel_1_btpoa0_ep_read 1 1 6 NJ 660 NJ 660 1440 -80 2040J -60 2520 60 3180J
preplace netloc enabled_binary_count_0_OUT 1 5 3 2640 760 3280 900 3860
preplace netloc enable_write_0_wr_en 1 5 3 2600 100 3320 80 3820
preplace netloc frontpanel_1_btpoa0_ep_blockstrobe 1 1 6 440J -100 NJ -100 NJ -100 2060J -80 N -80 3160
preplace netloc fifo_generator_0_dout 1 1 6 520J 620 NJ 620 1540J 480 N 480 2580 400 3140J
preplace netloc fifo_generator_0_empty 1 5 2 2620 200 3160J
preplace netloc fifo_generator_0_prog_empty 1 6 1 3280 -20n
preplace netloc jesd204_0_transport_0_signalA_sampl0 1 4 3 2000J -140 2480 -150 N
preplace netloc jesd204_0_transport_0_signalA_sampl1 1 4 3 1960J -160 2460 -210 N
preplace netloc jesd204_0_transport_0_signalB_sampl0 1 4 3 1920J -180 2440 -230 N
preplace netloc jesd204_0_transport_0_signalB_sampl1 1 4 3 1940 -120 N -120 3360
preplace netloc frontpanel_1_ti40_ep_trigger 1 1 6 420J 200 NJ 200 1560 -40 1980 120 N 120 3260
preplace netloc trigger_to_level_0_READY_LVL 1 4 3 2100 420 2460 140 3300
preplace netloc enabled_binary_count_0_count 1 6 1 3220 -40n
preplace netloc fifo_generator_0_prog_full 1 1 6 500J 740 NJ 740 NJ 740 NJ 740 2460 780 3100
preplace netloc enable_read_0_read_en 1 4 3 N 640 2520 180 3120
preplace netloc fifo_generator_0_almost_empty 1 3 3 1600 460 NJ 460 2460
preplace netloc trigger_to_level_0_counter_reset 1 5 1 2540 340n
preplace netloc FIFO_FSM_0_pad_out 1 6 2 3320 880 3840
preplace netloc trigger_to_level_2_READY_LVL 1 4 3 2080 -100 NJ -100 NJ
preplace netloc FIFO_FSM_0_channelA_2 1 6 2 3340 860 3760
preplace netloc FIFO_FSM_0_channelB_2 1 6 2 3360 60 3740
preplace netloc FIFO_FSM_0_channelB_out 1 6 2 3340 40 3800
preplace netloc FIFO_FSM_0_channelA_out 1 6 2 3360 840 3780
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 980 380n
preplace netloc frontpanel_1_wireout20 1 1 1 N 520
preplace netloc host_interface_1 1 0 1 NJ 340
preplace netloc frontpanel_1_btpipein80 1 1 1 460 440n
preplace netloc jesd204_0_m_axis_rx 1 3 1 1500 280n
preplace netloc frontpanel_1_wirein00 1 1 1 N 340
levelinfo -pg 1 -60 220 740 1270 1770 2300 2910 3570 3880
pagesize -pg 1 -db -bbox -sgen -270 -290 4050 1200
",
   "Reduced Jogs_ScaleFactor":"0.731974",
   "Reduced Jogs_TopLeft":"2839,-290",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
