# Single-Cycle_MIPS
A System Verilog processor design of a single cycle MIPS architecture. 
Available for running at:
https://www.edaplayground.com/x/5Eje
