// Seed: 2591739194
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire  id_14 = id_13;
  uwire id_15 = -1;
  tri0  id_16 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input wire id_5,
    output tri id_6,
    output wor id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    output wor id_11,
    output wor id_12,
    input supply0 id_13,
    input wor id_14
);
  assign id_7  = -1;
  assign id_11 = id_8;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
  id_17(
      1, id_9, 1, id_2, id_14, -1'b0
  );
  wire id_18;
endmodule
