Active-HDL 9.1.2353.4205  2016-04-30 20:05:27

Elaboration top modules:
Architecture                  beh_regn(REGn)


------------------------------------------------------------------------------------------------------------
Entity   | Architecture | Library                   | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------------------
REGn     | beh_regn     | MPFSM_RegFile_Sort_Design |      | 9.1.2353.4205  (Windows) | -O3
------------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------------
VHDL Package            | Library                   | Info | Compiler Version         | Compilation Options
------------------------------------------------------------------------------------------------------------
standard                | std                       |      |                          | <unavailable>
TEXTIO                  | std                       |      | 9.1.2353.4205  (Windows) |  -2008
std_logic_1164          | ieee                      |      | 9.1.2353.4205  (Windows) |  -2008
------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------
Library                   | Comment
--------------------------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
MPFSM_RegFile_Sort_Design | None
std                       | Standard VHDL library
--------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+REGn REGn beh_regn

