//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Feb 18 04:45:25 2015 (1424234725)
// Cuda compilation tools, release 6.5, V6.5.45
//

.version 4.1
.target sm_30
.address_size 32


.visible .entry diagm_kernel(
	.param .u32 diagm_kernel_param_0,
	.param .u32 diagm_kernel_param_1,
	.param .u32 diagm_kernel_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<15>;
	.reg .f64 	%fd<2>;


	ld.param.u32 	%r2, [diagm_kernel_param_0];
	ld.param.u32 	%r3, [diagm_kernel_param_1];
	ld.param.u32 	%r4, [diagm_kernel_param_2];
	mov.u32 	%r5, %tid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u32 	%r8, %r3;
	cvta.to.global.u32 	%r9, %r4;
	shl.b32 	%r10, %r1, 3;
	add.s32 	%r11, %r8, %r10;
	mad.lo.s32 	%r12, %r1, %r2, %r1;
	shl.b32 	%r13, %r12, 3;
	add.s32 	%r14, %r9, %r13;
	ld.global.f64 	%fd1, [%r11];
	st.global.f64 	[%r14], %fd1;

BB0_2:
	ret;
}


