{"vcs1":{"timestamp_begin":1685545303.915043578, "rt":1.86, "ut":0.72, "st":0.26}}
{"vcselab":{"timestamp_begin":1685545305.870634357, "rt":0.94, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1685545306.889838932, "rt":0.82, "ut":0.39, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685545303.190468213}
{"VCS_COMP_START_TIME": 1685545303.190468213}
{"VCS_COMP_END_TIME": 1685545309.711475953}
{"VCS_USER_OPTIONS": "BIST_March_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350852}}
{"stitch_vcselab": {"peak_mem": 222340}}
