# Design Explorer: Shortcut to "C:\Users\Z585\Desktop\LD1sl\Klasika1\Klasika1.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd ... Done
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis2.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd ... Done
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis3.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd ... Done
vlib C:/Users/Z585/Desktop/LD1sl/Klasika1/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis2.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd
# Compile Entity "DEKODERIS2"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS2"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis3.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd
# Compile Entity "DEKODERIS3"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
entity DEKODERIS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r DEKODERIS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6985 kB (elbread=1024 elab2=5811 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD1sl\Klasika1\src\wave.asdb
#  1:09 AM, Tuesday, March 1, 2016
#  Simulation has been initialized
#  Selected Top-Level: DEKODERIS (SCHEMATIC)
add wave *
# 28 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -work work -2002  $dsn/../LD1/dekoderis.vhd $dsn/../LD1/dekoderis2.vhd $dsn/../LD1/dekoderis3.vhd $dsn/src/TestBench/dekoderis_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd
# Compile Entity "DEKODERIS2"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS2"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd
# Compile Entity "DEKODERIS3"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS3"
# File: C:\Users\Z585\Desktop\LD1sl\Klasika1\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\dekoderis_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\Klasika1\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim +access +r TESTBENCH_FOR_dekoderis 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6988 kB (elbread=1024 elab2=5814 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD1sl\Klasika1\src\wave.asdb
#  1:14 AM, Tuesday, March 1, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_dekoderis
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg x5
wave -noreg x6
wave -noreg f
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\dekoderis_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_dekoderis 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 640 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 640 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 1280 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 1280 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 1920 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 1920 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 2560 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 2560 ns + 0.
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\dekoderis_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\Klasika1\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_dekoderis 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6988 kB (elbread=1024 elab2=5814 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD1sl\Klasika1\src\wave.asdb
#  1:18 AM, Tuesday, March 1, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_dekoderis
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg x5
wave -noreg x6
wave -noreg f
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\dekoderis_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_dekoderis 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 640 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 640 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 1280 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 1280 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 1920 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 1920 ns + 0.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 2560 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 2560 ns + 0.
acom -O3 -work work -2002  $dsn/../LD1/dekoderis.vhd $dsn/../LD1/dekoderis2.vhd $dsn/../LD1/dekoderis3.vhd $dsn/src/TestBench/dekoderis_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis2.vhd
# Compile Entity "DEKODERIS2"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS2"
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis3.vhd
# Compile Entity "DEKODERIS3"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS3"
# File: C:\Users\Z585\Desktop\LD1sl\Klasika1\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\dekoderis_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\Klasika1\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim +access +r TESTBENCH_FOR_dekoderis 
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6988 kB (elbread=1024 elab2=5814 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Z585\Desktop\LD1sl\Klasika1\src\wave.asdb
#  1:24 AM, Tuesday, March 1, 2016
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_dekoderis
wave 
wave -noreg x1
wave -noreg x2
wave -noreg x3
wave -noreg x4
wave -noreg x5
wave -noreg x6
wave -noreg f
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\dekoderis_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_dekoderis 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Z585/Desktop/LD1sl/Klasika1/src/wave.asdb'.
run
# EXECUTION:: FAILURE: Pabaiga
# EXECUTION:: Time: 640 ns,  Iteration: 0,  Instance: /dekoderis_tb,  Process: x1p.
# KERNEL: Stopped at time 640 ns + 0.
# Design: 1:36 AM, Tuesday, March 1, 2016
# Design: Opening design "C:\Users\Z585\Desktop\LD1sl\Klasika1\Klasika1.adf"
#  Simulation has been stopped
