#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026de2debad0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 3;
 .timescale -9 -12;
v0000026de30c2f00_0 .var "A1", 7 0;
v0000026de30c2fa0_0 .var "A2", 7 0;
v0000026de30c3e50_0 .var "A3", 7 0;
v0000026de30c3950_0 .net "RD1", 7 0, v0000026de30ba1d0_0;  1 drivers
v0000026de30c39f0_0 .net "RD2", 7 0, v0000026de30ba270_0;  1 drivers
v0000026de30c3b30_0 .var "WriteData", 7 0;
v0000026de30c3810_0 .var "clk", 0 0;
v0000026de30c3a90_0 .var "regReadEnable", 0 0;
v0000026de30c3770_0 .var "regWriteEnable", 0 0;
S_0000026de2debc60 .scope module, "uut" "RegisterFile" 2 17, 3 1 0, S_0000026de2debad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A1";
    .port_info 2 /INPUT 8 "A2";
    .port_info 3 /INPUT 8 "A3";
    .port_info 4 /INPUT 8 "WriteData";
    .port_info 5 /INPUT 1 "regWriteEnable";
    .port_info 6 /INPUT 1 "regReadEnable";
    .port_info 7 /OUTPUT 8 "RD1";
    .port_info 8 /OUTPUT 8 "RD2";
v0000026de2de6f10_0 .net "A1", 7 0, v0000026de30c2f00_0;  1 drivers
v0000026de2de6900_0 .net "A2", 7 0, v0000026de30c2fa0_0;  1 drivers
v0000026de30ba130_0 .net "A3", 7 0, v0000026de30c3e50_0;  1 drivers
v0000026de30ba1d0_0 .var "RD1", 7 0;
v0000026de30ba270_0 .var "RD2", 7 0;
v0000026de30ba310_0 .net "WriteData", 7 0, v0000026de30c3b30_0;  1 drivers
v0000026de30ba3b0_0 .net "clk", 0 0, v0000026de30c3810_0;  1 drivers
v0000026de30ba450_0 .net "regReadEnable", 0 0, v0000026de30c3a90_0;  1 drivers
v0000026de30ba4f0_0 .net "regWriteEnable", 0 0, v0000026de30c3770_0;  1 drivers
v0000026de30ba590 .array "registers", 0 31, 7 0;
v0000026de30ba590_0 .array/port v0000026de30ba590, 0;
v0000026de30ba590_1 .array/port v0000026de30ba590, 1;
E_0000026de30b7540/0 .event anyedge, v0000026de30ba450_0, v0000026de2de6f10_0, v0000026de30ba590_0, v0000026de30ba590_1;
v0000026de30ba590_2 .array/port v0000026de30ba590, 2;
v0000026de30ba590_3 .array/port v0000026de30ba590, 3;
v0000026de30ba590_4 .array/port v0000026de30ba590, 4;
v0000026de30ba590_5 .array/port v0000026de30ba590, 5;
E_0000026de30b7540/1 .event anyedge, v0000026de30ba590_2, v0000026de30ba590_3, v0000026de30ba590_4, v0000026de30ba590_5;
v0000026de30ba590_6 .array/port v0000026de30ba590, 6;
v0000026de30ba590_7 .array/port v0000026de30ba590, 7;
v0000026de30ba590_8 .array/port v0000026de30ba590, 8;
v0000026de30ba590_9 .array/port v0000026de30ba590, 9;
E_0000026de30b7540/2 .event anyedge, v0000026de30ba590_6, v0000026de30ba590_7, v0000026de30ba590_8, v0000026de30ba590_9;
v0000026de30ba590_10 .array/port v0000026de30ba590, 10;
v0000026de30ba590_11 .array/port v0000026de30ba590, 11;
v0000026de30ba590_12 .array/port v0000026de30ba590, 12;
v0000026de30ba590_13 .array/port v0000026de30ba590, 13;
E_0000026de30b7540/3 .event anyedge, v0000026de30ba590_10, v0000026de30ba590_11, v0000026de30ba590_12, v0000026de30ba590_13;
v0000026de30ba590_14 .array/port v0000026de30ba590, 14;
v0000026de30ba590_15 .array/port v0000026de30ba590, 15;
v0000026de30ba590_16 .array/port v0000026de30ba590, 16;
v0000026de30ba590_17 .array/port v0000026de30ba590, 17;
E_0000026de30b7540/4 .event anyedge, v0000026de30ba590_14, v0000026de30ba590_15, v0000026de30ba590_16, v0000026de30ba590_17;
v0000026de30ba590_18 .array/port v0000026de30ba590, 18;
v0000026de30ba590_19 .array/port v0000026de30ba590, 19;
v0000026de30ba590_20 .array/port v0000026de30ba590, 20;
v0000026de30ba590_21 .array/port v0000026de30ba590, 21;
E_0000026de30b7540/5 .event anyedge, v0000026de30ba590_18, v0000026de30ba590_19, v0000026de30ba590_20, v0000026de30ba590_21;
v0000026de30ba590_22 .array/port v0000026de30ba590, 22;
v0000026de30ba590_23 .array/port v0000026de30ba590, 23;
v0000026de30ba590_24 .array/port v0000026de30ba590, 24;
v0000026de30ba590_25 .array/port v0000026de30ba590, 25;
E_0000026de30b7540/6 .event anyedge, v0000026de30ba590_22, v0000026de30ba590_23, v0000026de30ba590_24, v0000026de30ba590_25;
v0000026de30ba590_26 .array/port v0000026de30ba590, 26;
v0000026de30ba590_27 .array/port v0000026de30ba590, 27;
v0000026de30ba590_28 .array/port v0000026de30ba590, 28;
v0000026de30ba590_29 .array/port v0000026de30ba590, 29;
E_0000026de30b7540/7 .event anyedge, v0000026de30ba590_26, v0000026de30ba590_27, v0000026de30ba590_28, v0000026de30ba590_29;
v0000026de30ba590_30 .array/port v0000026de30ba590, 30;
v0000026de30ba590_31 .array/port v0000026de30ba590, 31;
E_0000026de30b7540/8 .event anyedge, v0000026de30ba590_30, v0000026de30ba590_31, v0000026de2de6900_0;
E_0000026de30b7540 .event/or E_0000026de30b7540/0, E_0000026de30b7540/1, E_0000026de30b7540/2, E_0000026de30b7540/3, E_0000026de30b7540/4, E_0000026de30b7540/5, E_0000026de30b7540/6, E_0000026de30b7540/7, E_0000026de30b7540/8;
E_0000026de30b7240 .event posedge, v0000026de30ba3b0_0;
    .scope S_0000026de2debc60;
T_0 ;
    %wait E_0000026de30b7240;
    %load/vec4 v0000026de30ba4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000026de30ba310_0;
    %load/vec4 v0000026de30ba130_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026de30ba590, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026de2debc60;
T_1 ;
    %wait E_0000026de30b7540;
    %load/vec4 v0000026de30ba450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000026de2de6f10_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026de30ba590, 4;
    %assign/vec4 v0000026de30ba1d0_0, 0;
    %load/vec4 v0000026de2de6900_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000026de30ba590, 4;
    %assign/vec4 v0000026de30ba270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026de30ba1d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026de30ba270_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026de2debad0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3810_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000026de30c3810_0;
    %inv;
    %store/vec4 v0000026de30c3810_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000026de2debad0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026de30c2f00_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026de30c2fa0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026de30c3e50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026de30c3b30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026de30c3e50_0, 0, 8;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000026de30c3b30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026de30c2f00_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026de30c2fa0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000026de30c3e50_0, 0, 8;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v0000026de30c3b30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000026de30c2f00_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026de30c2fa0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026de30c3e50_0, 0, 8;
    %pushi/vec4 67, 0, 8;
    %store/vec4 v0000026de30c3b30_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026de30c3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026de30c3a90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000026de30c2f00_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000026de30c2fa0_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000026de2debad0;
T_4 ;
    %vpi_call 2 89 "$monitor", "Tempo: %0t | A1: %d -> RD1: %d | A2: %d -> RD2: %d | A3: %d -> WriteData: %d | regWriteEnable: %b | regReadEnable: %d", $time, v0000026de30c2f00_0, v0000026de30c3950_0, v0000026de30c2fa0_0, v0000026de30c39f0_0, v0000026de30c3e50_0, v0000026de30c3b30_0, v0000026de30c3770_0, v0000026de30c3a90_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFiletsb.v";
    "./registerFile.v";
