
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Examples/Simple ones/counter_with_clear.rst:2
msgid "Counter with clear"
msgstr "计数器清晰"
#: ../../source/SpinalHDL/Examples/Simple ones/counter_with_clear.rst:4
msgid ""
"This example defines a component with a ``clear`` input and a ``value`` "
"output. Each clock cycle, the ``value`` output is incrementing, but when "
"``clear`` is high, ``value`` is cleared."
msgstr ""
"此示例定义了一个具有“clear”输入和“value”输出的组件。每个时钟周期，“value”输出都会递增，但是当“clear”为高电平时，“value”被清除。"
