
STM32U585_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e3c  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002074  08002074  00003074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080020e4  080020e4  000030e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080020e8  080020e8  000030e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000005c  20000000  080020ec  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000178  2000005c  08002148  0000405c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200001d4  08002148  000041d4  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00000fdf  00000000  00000000  00004092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 000000b5  00000000  00000000  00005071  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00000790  00000000  00000000  00005126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000002ce  00000000  00000000  000058b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000140  00000000  00000000  00005b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000e2584  00000000  00000000  00005cc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000006f  00000000  00000000  000e824c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026d8b  00000000  00000000  000e82bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0010f046  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00000a50  00000000  00000000  0010f08c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000005c 	.word	0x2000005c
 8000254:	00000000 	.word	0x00000000
 8000258:	0800205c 	.word	0x0800205c

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000060 	.word	0x20000060
 8000274:	0800205c 	.word	0x0800205c

08000278 <GPIOE_MODER_Set_Alt_Function>:
#PE15-SPI1_MOSI

GPIOE_MODER_Set_Alt_Function:
	//PE11 PE12, PE13, PE14, PE15
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOE_BASE_ADDR
 8000278:	4996      	ldr	r1, [pc, #600]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_MODER_OFFSET
 800027a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 800027e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000280:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000282:	2203      	movs	r2, #3
	LSLS	R3, R2, #24	//PE12
 8000284:	0613      	lsls	r3, r2, #24
	MVNS	R3,	R3
 8000286:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000288:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 800028a:	2202      	movs	r2, #2
	LSLS	R3, R2, #24
 800028c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800028e:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 8000290:	2203      	movs	r2, #3
	LSLS	R3, R2, #26	//PE13
 8000292:	0693      	lsls	r3, r2, #26
	MVNS	R3,	R3
 8000294:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 8000296:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 8000298:	2202      	movs	r2, #2
	LSLS	R3, R2, #26
 800029a:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 800029c:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 800029e:	2203      	movs	r2, #3
	LSLS	R3, R2, #28	//PE14
 80002a0:	0713      	lsls	r3, r2, #28
	MVNS	R3,	R3
 80002a2:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002a4:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002a6:	2202      	movs	r2, #2
	LSLS	R3, R2, #28
 80002a8:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80002aa:	4318      	orrs	r0, r3
	MOVS	R2, 0x3
 80002ac:	2203      	movs	r2, #3
	LSLS	R3, R2, #30	//PE15
 80002ae:	0793      	lsls	r3, r2, #30
	MVNS	R3,	R3
 80002b0:	43db      	mvns	r3, r3
	ANDS	R0, R3		//clear bits
 80002b2:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80002b4:	2202      	movs	r2, #2
	LSLS	R3, R2, #30
 80002b6:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80002b8:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80002ba:	6008      	str	r0, [r1, #0]
	BX LR
 80002bc:	4770      	bx	lr

080002be <GPIOE_AFRH_Set_Alt_Function>:
#PE14-SPI1_MISO
#PE15-SPI1_MOSI

GPIOE_AFRH_Set_Alt_Function:
	//0101: AF5 16,20,24,28
	LDR		R1, =GPIOE_BASE_ADDR
 80002be:	4985      	ldr	r1, [pc, #532]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 80002c0:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80002c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80002c6:	6808      	ldr	r0, [r1, #0]
	#16
	MOVS	R2, 0xF
 80002c8:	220f      	movs	r2, #15
	LSLS	R2, #16
 80002ca:	0412      	lsls	r2, r2, #16
	MVNS	R2,	R2
 80002cc:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ce:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002d0:	2205      	movs	r2, #5
	LSLS	R2, #16
 80002d2:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 80002d4:	4310      	orrs	r0, r2
	#20
	MOVS	R2, 0xF
 80002d6:	220f      	movs	r2, #15
	LSLS	R2, #20
 80002d8:	0512      	lsls	r2, r2, #20
	MVNS	R2,	R2
 80002da:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002dc:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002de:	2205      	movs	r2, #5
	LSLS	R2, #20
 80002e0:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80002e2:	4310      	orrs	r0, r2
	#24
	MOVS	R2, 0xF
 80002e4:	220f      	movs	r2, #15
	LSLS	R2, #24
 80002e6:	0612      	lsls	r2, r2, #24
	MVNS	R2,	R2
 80002e8:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002ea:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002ec:	2205      	movs	r2, #5
	LSLS	R2, #24
 80002ee:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80002f0:	4310      	orrs	r0, r2
	#28
	MOVS	R2, 0xF
 80002f2:	220f      	movs	r2, #15
	LSLS	R2, #28
 80002f4:	0712      	lsls	r2, r2, #28
	MVNS	R2,	R2
 80002f6:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 80002f8:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80002fa:	2205      	movs	r2, #5
	LSLS	R2, #28
 80002fc:	0712      	lsls	r2, r2, #28
	ORRS	R0, R2
 80002fe:	4310      	orrs	r0, r2
	STR		R0,	[R1]
 8000300:	6008      	str	r0, [r1, #0]
	BX LR
 8000302:	4770      	bx	lr

08000304 <GPIOE_OSPEEDR_Set>:

GPIOE_OSPEEDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000304:	4973      	ldr	r1, [pc, #460]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 8000306:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 800030a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800030c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 800030e:	2203      	movs	r2, #3
//	LSLS	R3, R2, #24  //do not set ospeedr for NSS on slave
//	ORRS	R0, R3
//	LSLS	R3, R2, #26  //do not set ospeedr for SCK on slave
//	ORRS	R0, R3
	LSLS	R3, R2, #28
 8000310:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 8000312:	4318      	orrs	r0, r3
//	LSLS	R3, R2, #30  //do not set ospeedr for MOSI on slave
//	ORRS	R0, R3
	STR		R0,	[R1]
 8000314:	6008      	str	r0, [r1, #0]
	BX LR
 8000316:	4770      	bx	lr

08000318 <GPIOE_PUPDR_Set>:
#PE15-SPI1_MOSI
//00: No pull-up, pull-down
//01: Pull-up
//10: Pull-down
GPIOE_PUPDR_Set:
	LDR		R1, =GPIOE_BASE_ADDR
 8000318:	496e      	ldr	r1, [pc, #440]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800031a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800031e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000320:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2 //10: Pull-down
 8000322:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 8000324:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000326:	4318      	orrs	r0, r3
	MOVS	R2, 0x3 //00: Pull-down
 8000328:	2203      	movs	r2, #3
	LSLS	R3, R2, #26 //SCK
 800032a:	0693      	lsls	r3, r2, #26
	MVNS	R3, R3
 800032c:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800032e:	4018      	ands	r0, r3
	LSLS	R3, R2, #28 //MISO
 8000330:	0713      	lsls	r3, r2, #28
	MVNS	R3, R3
 8000332:	43db      	mvns	r3, r3
	ANDS	R0, R3
 8000334:	4018      	ands	r0, r3
	LSLS	R3, R2, #30 //MOSI
 8000336:	0793      	lsls	r3, r2, #30
	MVNS	R3, R3
 8000338:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800033a:	4018      	ands	r0, r3
	STR		R0,	[R1]
 800033c:	6008      	str	r0, [r1, #0]
	BX LR
 800033e:	4770      	bx	lr

08000340 <GPIOE_PUPDR_NSS_DOWN>:

GPIOE_PUPDR_NSS_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000340:	4964      	ldr	r1, [pc, #400]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000342:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000346:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000348:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800034a:	2202      	movs	r2, #2
	LSLS	R3, R2, #24 //NSS
 800034c:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 800034e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000350:	6008      	str	r0, [r1, #0]
	BX LR
 8000352:	4770      	bx	lr

08000354 <GPIOE_PUPDR_NSS_UP>:

GPIOE_PUPDR_NSS_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 8000354:	495f      	ldr	r1, [pc, #380]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000356:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800035a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800035c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800035e:	2201      	movs	r2, #1
	LSLS	R3, R2, #24 //NSS
 8000360:	0613      	lsls	r3, r2, #24
	ORRS	R0, R3
 8000362:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000364:	6008      	str	r0, [r1, #0]
	BX LR
 8000366:	4770      	bx	lr

08000368 <GPIOE_PUPDR_SCK_DOWN>:

GPIOE_PUPDR_SCK_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000368:	495a      	ldr	r1, [pc, #360]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800036a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800036e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000370:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 8000372:	2202      	movs	r2, #2
	LSLS	R3, R2, #26 //SCK
 8000374:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 8000376:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000378:	6008      	str	r0, [r1, #0]
	BX LR
 800037a:	4770      	bx	lr

0800037c <GPIOE_PUPDR_SCK_UP>:

GPIOE_PUPDR_SCK_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 800037c:	4955      	ldr	r1, [pc, #340]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800037e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000382:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000384:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000386:	2201      	movs	r2, #1
	LSLS	R3, R2, #26 //SCK
 8000388:	0693      	lsls	r3, r2, #26
	ORRS	R0, R3
 800038a:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800038c:	6008      	str	r0, [r1, #0]
	BX LR
 800038e:	4770      	bx	lr

08000390 <GPIOE_PUPDR_MISO_DOWN>:

GPIOE_PUPDR_MISO_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 8000390:	4950      	ldr	r1, [pc, #320]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000392:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000396:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000398:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800039a:	2202      	movs	r2, #2
	LSLS	R3, R2, #28 //MISO
 800039c:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 800039e:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003a0:	6008      	str	r0, [r1, #0]
	BX LR
 80003a2:	4770      	bx	lr

080003a4 <GPIOE_PUPDR_MISO_UP>:

GPIOE_PUPDR_MISO_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003a4:	494b      	ldr	r1, [pc, #300]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003a6:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003aa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003ac:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003ae:	2201      	movs	r2, #1
	LSLS	R3, R2, #28 //MISO
 80003b0:	0713      	lsls	r3, r2, #28
	ORRS	R0, R3
 80003b2:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003b4:	6008      	str	r0, [r1, #0]
	BX LR
 80003b6:	4770      	bx	lr

080003b8 <GPIOE_PUPDR_MOSI_DOWN>:

GPIOE_PUPDR_MOSI_DOWN:
	LDR		R1, =GPIOE_BASE_ADDR
 80003b8:	4946      	ldr	r1, [pc, #280]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003ba:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003be:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003c0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 80003c2:	2202      	movs	r2, #2
	LSLS	R3, R2, #30 //MOSI
 80003c4:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003c6:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003c8:	6008      	str	r0, [r1, #0]
	BX LR
 80003ca:	4770      	bx	lr

080003cc <GPIOE_PUPDR_MOSI_UP>:

GPIOE_PUPDR_MOSI_UP:
	LDR		R1, =GPIOE_BASE_ADDR
 80003cc:	4941      	ldr	r1, [pc, #260]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 80003ce:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 80003d2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003d4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80003d6:	2201      	movs	r2, #1
	LSLS	R3, R2, #30 //MOSI
 80003d8:	0793      	lsls	r3, r2, #30
	ORRS	R0, R3
 80003da:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80003dc:	6008      	str	r0, [r1, #0]
	BX LR
 80003de:	4770      	bx	lr

080003e0 <GPIOC_MODER_Output>:
// GPIO C PORT
// PC1-SPI1_RDY  PC1

GPIOC_MODER_Output:
	//01   MODE1
	LDR		R1, =GPIOC_BASE_ADDR
 80003e0:	493d      	ldr	r1, [pc, #244]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_MODER_OFFSET
 80003e2:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 80003e6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80003e8:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, 0x3
 80003ea:	2303      	movs	r3, #3
	LSLS	R3, #2
 80003ec:	009b      	lsls	r3, r3, #2
	MVNS	R3, R3
 80003ee:	43db      	mvns	r3, r3
	ANDS 	R0, R3  	//clear bits
 80003f0:	4018      	ands	r0, r3
	MOVS	R3, 0x01	//01 General purpose output mode
 80003f2:	2301      	movs	r3, #1
	LSLS	R3, #2
 80003f4:	009b      	lsls	r3, r3, #2
	ORRS	R0, R3
 80003f6:	4318      	orrs	r0, r3
	STR		R0, [R1]
 80003f8:	6008      	str	r0, [r1, #0]
	BX LR
 80003fa:	4770      	bx	lr

080003fc <GPIOC_OTYPER_PP>:

GPIOC_OTYPER_PP:
	//0	 Outupt push-pull
	LDR		R1, =GPIOC_BASE_ADDR
 80003fc:	4936      	ldr	r1, [pc, #216]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_OTYPER_OFFSET
 80003fe:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000402:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000404:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, 0x1
 8000406:	2301      	movs	r3, #1
	LSLS	R3, #1
 8000408:	005b      	lsls	r3, r3, #1
	MVNS	R3, R3
 800040a:	43db      	mvns	r3, r3
	ANDS	R0, R3
 800040c:	4018      	ands	r0, r3
	STR		R0, [R1]
 800040e:	6008      	str	r0, [r1, #0]
	BX LR
 8000410:	4770      	bx	lr

08000412 <GPIOC_OSPEEDR>:

GPIOC_OSPEEDR:
	//00 LOW SPEED
	LDR		R1, =GPIOC_BASE_ADDR
 8000412:	4931      	ldr	r1, [pc, #196]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 8000414:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000418:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800041a:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, 0x3
 800041c:	2303      	movs	r3, #3
	LSLS	R3, #2
 800041e:	009b      	lsls	r3, r3, #2
	MVNS	R3, R3
 8000420:	43db      	mvns	r3, r3
	ANDS 	R0, R3  	//clear bits
 8000422:	4018      	ands	r0, r3
	STR		R0, [R1]
 8000424:	6008      	str	r0, [r1, #0]
	BX LR
 8000426:	4770      	bx	lr

08000428 <GPIOC_PUPDR_NUND>:

GPIOC_PUPDR_NUND:
//00: No pull-up, pull-down
	LDR		R1, =GPIOC_BASE_ADDR
 8000428:	492b      	ldr	r1, [pc, #172]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 800042a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 800042e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000430:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000432:	2203      	movs	r2, #3
	LSLS	R3, R2, #2
 8000434:	0093      	lsls	r3, r2, #2
	MVNS	R3, R3
 8000436:	43db      	mvns	r3, r3
	ANDS	R0, R3  //claer bits
 8000438:	4018      	ands	r0, r3
	STR		R0,	[R1]
 800043a:	6008      	str	r0, [r1, #0]
	BX LR
 800043c:	4770      	bx	lr

0800043e <GPIOC_PUPDR_RDY_UP>:

GPIOC_PUPDR_RDY_UP:
	LDR		R1, =GPIOC_BASE_ADDR
 800043e:	4926      	ldr	r1, [pc, #152]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000440:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000444:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000446:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000448:	2201      	movs	r2, #1
	LSLS	R3, R2, #2
 800044a:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 800044c:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800044e:	6008      	str	r0, [r1, #0]
	BX LR
 8000450:	4770      	bx	lr

08000452 <GPIOC_PUPDR_RDY_DOWN>:

GPIOC_PUPDR_RDY_DOWN:
	LDR		R1, =GPIOC_BASE_ADDR
 8000452:	4921      	ldr	r1, [pc, #132]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_PUPDR_OFFSET
 8000454:	f04f 020c 	mov.w	r2, #12
	ADDS	R1,	R2
 8000458:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800045a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2
 800045c:	2202      	movs	r2, #2
	LSLS	R3, R2, #2
 800045e:	0093      	lsls	r3, r2, #2
	ORRS	R0, R3
 8000460:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000462:	6008      	str	r0, [r1, #0]
	BX LR
 8000464:	4770      	bx	lr

08000466 <GPIOC_BSRR_SET>:

GPIOC_BSRR_SET:
	LDR		R1, =GPIOC_BASE_ADDR
 8000466:	491c      	ldr	r1, [pc, #112]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_BSRR_OFFSET
 8000468:	f04f 0218 	mov.w	r2, #24
	ADDS	R1,	R2
 800046c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800046e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000470:	2201      	movs	r2, #1
	LSLS	R3, R2, #1
 8000472:	0053      	lsls	r3, r2, #1
	ORRS	R0, R3
 8000474:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 8000476:	6008      	str	r0, [r1, #0]
	BX LR
 8000478:	4770      	bx	lr

0800047a <GPIOC_BSRR_RESET>:

GPIOC_BSRR_RESET:
	LDR		R1, =GPIOC_BASE_ADDR
 800047a:	4917      	ldr	r1, [pc, #92]	@ (80004d8 <GPIOA_OSPEEDR_Set+0x1a>)
	LDR		R2, =GPIOx_BSRR_OFFSET
 800047c:	f04f 0218 	mov.w	r2, #24
	ADDS	R1,	R2
 8000480:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000482:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000484:	2201      	movs	r2, #1
	LSLS	R3, R2, #17
 8000486:	0453      	lsls	r3, r2, #17
	ORRS	R0, R3
 8000488:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 800048a:	6008      	str	r0, [r1, #0]
	BX LR
 800048c:	4770      	bx	lr

0800048e <GPIOA_MODER_Set_Alt_Function>:
// GPIO A PORT

GPIOA_MODER_Set_Alt_Function:
	// Pin PA8 for MCO clock interrupt
	//MODER bits = 10: Alternate function mode
	LDR		R1, =GPIOA_BASE_ADDR
 800048e:	4913      	ldr	r1, [pc, #76]	@ (80004dc <GPIOA_OSPEEDR_Set+0x1e>)
	LDR		R2, =GPIOx_MODER_OFFSET
 8000490:	f04f 0200 	mov.w	r2, #0
	ADDS	R1,	R2
 8000494:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000496:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000498:	2203      	movs	r2, #3
	LSLS	R3, R2, #16 //PA8
 800049a:	0413      	lsls	r3, r2, #16
	MVNS	R3,	R3
 800049c:	43db      	mvns	r3, r3
	ANDS	R0, R3	//clear bits
 800049e:	4018      	ands	r0, r3
	MOVS	R2, 0x2
 80004a0:	2202      	movs	r2, #2
	LSLS	R3, R2, #16
 80004a2:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 80004a4:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80004a6:	6008      	str	r0, [r1, #0]
	BX LR
 80004a8:	4770      	bx	lr

080004aa <GPIOA_AFRH_Set_Alt_Function>:

***********************************************/
GPIOA_AFRH_Set_Alt_Function:
	//AF0 (MCO): PA8
	//0000: AF0
	LDR		R1, =GPIOE_BASE_ADDR
 80004aa:	490a      	ldr	r1, [pc, #40]	@ (80004d4 <GPIOA_OSPEEDR_Set+0x16>)
	LDR		R2, =GPIOx_AFRH_OFFSET
 80004ac:	f04f 0224 	mov.w	r2, #36	@ 0x24
	ADDS	R1,	R2
 80004b0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004b2:	6808      	ldr	r0, [r1, #0]
	#PA8
	MOVS	R2, 0xF
 80004b4:	220f      	movs	r2, #15
	MVNS	R2,	R2
 80004b6:	43d2      	mvns	r2, r2
	ANDS	R0, R2  //clear bits
 80004b8:	4010      	ands	r0, r2
	STR		R0,	[R1]
 80004ba:	6008      	str	r0, [r1, #0]
	BX LR
 80004bc:	4770      	bx	lr

080004be <GPIOA_OSPEEDR_Set>:

GPIOA_OSPEEDR_Set:
	LDR		R1, =GPIOA_BASE_ADDR
 80004be:	4907      	ldr	r1, [pc, #28]	@ (80004dc <GPIOA_OSPEEDR_Set+0x1e>)
	LDR		R2, =GPIOx_OSPEEDR_OFFSET
 80004c0:	f04f 0208 	mov.w	r2, #8
	ADDS	R1,	R2
 80004c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80004c6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3 //11 high-speed
 80004c8:	2203      	movs	r2, #3
	LSLS	R3, R2, #16
 80004ca:	0413      	lsls	r3, r2, #16
	ORRS	R0, R3
 80004cc:	4318      	orrs	r0, r3
	STR		R0,	[R1]
 80004ce:	6008      	str	r0, [r1, #0]
	BX LR
 80004d0:	4770      	bx	lr
 80004d2:	0000      	.short	0x0000
	LDR		R1, =GPIOE_BASE_ADDR
 80004d4:	42021000 	.word	0x42021000
	LDR		R1, =GPIOC_BASE_ADDR
 80004d8:	42020800 	.word	0x42020800
	LDR		R1, =GPIOA_BASE_ADDR
 80004dc:	42020000 	.word	0x42020000

080004e0 <NVIC_TIM8_Enable_Interupt>:



//position 52 TIM8 update  0x00000110
NVIC_TIM8_Enable_Interupt:
	LDR		R1, =NVIC_TIM8
 80004e0:	4906      	ldr	r1, [pc, #24]	@ (80004fc <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 80004e2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80004e4:	2201      	movs	r2, #1
	LSLS	R2, NVIC_TIM8_PIN
 80004e6:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80004e8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004ea:	6008      	str	r0, [r1, #0]
	BX LR
 80004ec:	4770      	bx	lr

080004ee <NVIC_SPI1_Enable_Interupt>:

NVIC_SPI1_Enable_Interupt:
	LDR		R1, =NVIC_SPI1
 80004ee:	4903      	ldr	r1, [pc, #12]	@ (80004fc <NVIC_SPI1_Enable_Interupt+0xe>)
	LDR		R0, [R1]
 80004f0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80004f2:	2201      	movs	r2, #1
	LSLS	R2, NVIC_SPI1_PIN
 80004f4:	06d2      	lsls	r2, r2, #27
	ORRS	R0, R2
 80004f6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80004f8:	6008      	str	r0, [r1, #0]
	BX LR
 80004fa:	4770      	bx	lr
	LDR		R1, =NVIC_TIM8
 80004fc:	e000e104 	.word	0xe000e104

08000500 <ASM_RCC_APB2ENR_TIM8EN_Set>:




ASM_RCC_APB2ENR_TIM8EN_Set:
	LDR		R1, =RCC_BASE_ADDR
 8000500:	49d9      	ldr	r1, [pc, #868]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 8000502:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 8000506:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000508:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 800050a:	2201      	movs	r2, #1
	LSLS	R2, #13
 800050c:	0352      	lsls	r2, r2, #13
	ORRS	R0, R2
 800050e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000510:	6008      	str	r0, [r1, #0]
	BX LR
 8000512:	4770      	bx	lr

08000514 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>:

ASM_RCC_AHB2ENR1_GPIOEEN_Set:
	//enable clock on GPIOE
	LDR		R1, =RCC_BASE_ADDR
 8000514:	49d4      	ldr	r1, [pc, #848]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000516:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 800051a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800051c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800051e:	2201      	movs	r2, #1
	LSLS	R2, #4 //Bit 4 GPIOEEN: I/O port E clock enable
 8000520:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000522:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000524:	6008      	str	r0, [r1, #0]
	BX LR
 8000526:	4770      	bx	lr

08000528 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>:

ASM_RCC_AHB2ENR1_GPIOAEN_Set:
	//enable clock on GPIOH
	LDR		R1, =RCC_BASE_ADDR
 8000528:	49cf      	ldr	r1, [pc, #828]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 800052a:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 800052e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000530:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000532:	2201      	movs	r2, #1
	//Bit 1 GPIOAEN: I/O port A clock enable
	ORRS	R0, R2
 8000534:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000536:	6008      	str	r0, [r1, #0]
	BX LR
 8000538:	4770      	bx	lr

0800053a <ASM_RCC_AHB2ENR1_GPIODEN_Set>:

ASM_RCC_AHB2ENR1_GPIODEN_Set:
	//enable clock on GPIOD
	LDR		R1, =RCC_BASE_ADDR
 800053a:	49cb      	ldr	r1, [pc, #812]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 800053c:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000540:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000542:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000544:	2201      	movs	r2, #1
	LSLS	R2, #3 //Bit 3 GPIODEN: I/O port D clock enable
 8000546:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 8000548:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800054a:	6008      	str	r0, [r1, #0]
	BX LR
 800054c:	4770      	bx	lr

0800054e <ASM_RCC_AHB2ENR1_GPIOCEN_Set>:

ASM_RCC_AHB2ENR1_GPIOCEN_Set:
	//enable clock on GPIOC
	LDR		R1, =RCC_BASE_ADDR
 800054e:	49c6      	ldr	r1, [pc, #792]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_AHB2ENR1_OFFSET
 8000550:	f04f 028c 	mov.w	r2, #140	@ 0x8c
	ADDS	R1, R2
 8000554:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000556:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000558:	2201      	movs	r2, #1
	LSLS	R2, #2 //Bit 3 GPIOCEN: I/O port C clock enable
 800055a:	0092      	lsls	r2, r2, #2
	ORRS	R0, R2
 800055c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800055e:	6008      	str	r0, [r1, #0]
	BX LR
 8000560:	4770      	bx	lr

08000562 <ASM_RCC_APB2ENR_SPI1_Set>:

ASM_RCC_APB2ENR_SPI1_Set:
	//Bit 12 SPI1EN: SPI1 clock enable
	LDR		R1, =RCC_BASE_ADDR
 8000562:	49c1      	ldr	r1, [pc, #772]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_APB2ENR_OFFSET
 8000564:	f04f 02a4 	mov.w	r2, #164	@ 0xa4
	ADDS	R1, R2
 8000568:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800056a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800056c:	2201      	movs	r2, #1
	LSLS	R2, #12
 800056e:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 8000570:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000572:	6008      	str	r0, [r1, #0]
	BX LR
 8000574:	4770      	bx	lr

08000576 <ASM_RCC_CCIPR1_SPI1SEL_HSI16>:
//10: HSI16 selected
//11: MSIK selected
//Note: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or
//MSIK.
ASM_RCC_CCIPR1_SPI1SEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000576:	49bc      	ldr	r1, [pc, #752]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000578:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 800057c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800057e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000580:	2203      	movs	r2, #3
	LSLS	R2, #20
 8000582:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 8000584:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000586:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000588:	2202      	movs	r2, #2
	LSLS	R2, #20
 800058a:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 800058c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800058e:	6008      	str	r0, [r1, #0]
	BX LR
 8000590:	4770      	bx	lr

08000592 <ASM_RCC_CCIPR1_SPI1SEL_PCLK2>:

ASM_RCC_CCIPR1_SPI1SEL_PCLK2:
	LDR		R1, =RCC_BASE_ADDR
 8000592:	49b5      	ldr	r1, [pc, #724]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 8000594:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 8000598:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800059a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800059c:	2203      	movs	r2, #3
	LSLS	R2, #20
 800059e:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 80005a0:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005a2:	4010      	ands	r0, r2
	STR		R0, [R1]
 80005a4:	6008      	str	r0, [r1, #0]
	BX LR
 80005a6:	4770      	bx	lr

080005a8 <ASM_RCC_CCIPR1_SPI1SEL_SYSCLK>:

ASM_RCC_CCIPR1_SPI1SEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 80005a8:	49af      	ldr	r1, [pc, #700]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CCIPR1_OFFSET
 80005aa:	f04f 02e0 	mov.w	r2, #224	@ 0xe0
	ADDS	R1, R2
 80005ae:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005b0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 80005b2:	2203      	movs	r2, #3
	LSLS	R2, #20
 80005b4:	0512      	lsls	r2, r2, #20
	MVNS	R2, R2
 80005b6:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005b8:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 80005ba:	2201      	movs	r2, #1
	LSLS	R2, #20
 80005bc:	0512      	lsls	r2, r2, #20
	ORRS	R0, R2
 80005be:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005c0:	6008      	str	r0, [r1, #0]
	BX LR
 80005c2:	4770      	bx	lr

080005c4 <ASM_RCC_CFGR2_HPRE_2>:
1101: SYSCLK divided by 128
1110: SYSCLK divided by 256
1111: SYSCLK divided by 512
*/
ASM_RCC_CFGR2_HPRE_2:
	LDR		R1, =RCC_BASE_ADDR
 80005c4:	49a8      	ldr	r1, [pc, #672]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 80005c6:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 80005ca:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005cc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80005ce:	220f      	movs	r2, #15
	MVNS	R2, R2
 80005d0:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005d2:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 80005d4:	2208      	movs	r2, #8
	ORRS	R0, R2
 80005d6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005d8:	6008      	str	r0, [r1, #0]
	BX LR
 80005da:	4770      	bx	lr

080005dc <ASM_RCC_CFGR2_PCLK2_2>:
101: PCLK2 divided by 4
110: PCLK2 divided by 8
111: PCLK2 divided by 16
*/
ASM_RCC_CFGR2_PCLK2_2:
	LDR		R1, =RCC_BASE_ADDR
 80005dc:	49a2      	ldr	r1, [pc, #648]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR2_OFFSET
 80005de:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 80005e2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80005e4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 80005e6:	2207      	movs	r2, #7
	LSLS 	R2, #8
 80005e8:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 80005ea:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80005ec:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 80005ee:	2204      	movs	r2, #4
	LSLS 	R2, #8
 80005f0:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 80005f2:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80005f4:	6008      	str	r0, [r1, #0]
	BX LR
 80005f6:	4770      	bx	lr

080005f8 <ASM_RCC_CFGR1_MCOSEL_HSI16>:
1000: Internal HSI48 clock selected
1001: MSIK clock selected
Others: reserved
*/
ASM_RCC_CFGR1_MCOSEL_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80005f8:	499b      	ldr	r1, [pc, #620]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80005fa:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80005fe:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000600:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000602:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000604:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000606:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000608:	4010      	ands	r0, r2
	MOVS	R2, 0x3
 800060a:	2203      	movs	r2, #3
	LSLS 	R2, #24
 800060c:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800060e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000610:	6008      	str	r0, [r1, #0]
	BX LR
 8000612:	4770      	bx	lr

08000614 <ASM_RCC_CFGR1_MCOSEL_HSE>:

ASM_RCC_CFGR1_MCOSEL_HSE:
	LDR		R1, =RCC_BASE_ADDR
 8000614:	4994      	ldr	r1, [pc, #592]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000616:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800061a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800061c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800061e:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000620:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000622:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000624:	4010      	ands	r0, r2
	MOVS	R2, 0x4
 8000626:	2204      	movs	r2, #4
	LSLS 	R2, #24
 8000628:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800062a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800062c:	6008      	str	r0, [r1, #0]
	BX LR
 800062e:	4770      	bx	lr

08000630 <ASM_RCC_CFGR1_MCOSEL_MSIS>:

ASM_RCC_CFGR1_MCOSEL_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 8000630:	498d      	ldr	r1, [pc, #564]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000632:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000636:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000638:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800063a:	220f      	movs	r2, #15
	LSLS 	R2, #24
 800063c:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800063e:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000640:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000642:	2202      	movs	r2, #2
	LSLS 	R2, #24
 8000644:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000646:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000648:	6008      	str	r0, [r1, #0]
	BX LR
 800064a:	4770      	bx	lr

0800064c <ASM_RCC_CFGR1_MCOSEL_MSIK>:

ASM_RCC_CFGR1_MCOSEL_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 800064c:	4986      	ldr	r1, [pc, #536]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800064e:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000652:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000654:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000656:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000658:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 800065a:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 800065c:	4010      	ands	r0, r2
	MOVS	R2, 0x9
 800065e:	2209      	movs	r2, #9
	LSLS 	R2, #24
 8000660:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000662:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000664:	6008      	str	r0, [r1, #0]
	BX LR
 8000666:	4770      	bx	lr

08000668 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>:

ASM_RCC_CFGR1_MCOSEL_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 8000668:	497f      	ldr	r1, [pc, #508]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800066a:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800066e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000670:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 8000672:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000674:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000676:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000678:	4010      	ands	r0, r2
	MOVS	R2, 0x1
 800067a:	2201      	movs	r2, #1
	LSLS 	R2, #24
 800067c:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800067e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000680:	6008      	str	r0, [r1, #0]
	BX LR
 8000682:	4770      	bx	lr

08000684 <ASM_RCC_CFGR1_MCOSEL_HSI48>:

ASM_RCC_CFGR1_MCOSEL_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 8000684:	4978      	ldr	r1, [pc, #480]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 8000686:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800068a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800068c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 800068e:	220f      	movs	r2, #15
	LSLS 	R2, #24
 8000690:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 8000692:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 8000694:	4010      	ands	r0, r2
	MOVS	R2, 0x8
 8000696:	2208      	movs	r2, #8
	LSLS 	R2, #24
 8000698:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 800069a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800069c:	6008      	str	r0, [r1, #0]
	BX LR
 800069e:	4770      	bx	lr

080006a0 <RCC_CFGR1_MCOSEL_PLL1>:

RCC_CFGR1_MCOSEL_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 80006a0:	4971      	ldr	r1, [pc, #452]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 80006a2:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 80006a6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80006a8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80006aa:	220f      	movs	r2, #15
	LSLS 	R2, #24
 80006ac:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80006ae:	43d2      	mvns	r2, r2
	ANDS	R0, R2	//clear bits
 80006b0:	4010      	ands	r0, r2
	MOVS	R2, 0x5
 80006b2:	2205      	movs	r2, #5
	LSLS 	R2, #24
 80006b4:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 80006b6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006b8:	6008      	str	r0, [r1, #0]
	BX LR
 80006ba:	4770      	bx	lr

080006bc <ASM_RCC_CR_HSI16>:
indirectly as system clock.
0: HSI16 oscillator off
1: HSI16 oscillator on
*/
ASM_RCC_CR_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 80006bc:	496a      	ldr	r1, [pc, #424]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006be:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006c0:	2201      	movs	r2, #1
	LSLS 	R2, #8
 80006c2:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 80006c4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006c6:	6008      	str	r0, [r1, #0]
	BX LR
 80006c8:	4770      	bx	lr

080006ca <ASM_RCC_CR_HSI16RDY>:
0: HSI16 oscillator not ready
1: HSI16 oscillator ready
Note: Once the HSION bit is cleared, HSIRDY goes low after six HSI16 clock cycles.
*/
ASM_RCC_CR_HSI16RDY:
	LDR		R1, =RCC_BASE_ADDR
 80006ca:	4967      	ldr	r1, [pc, #412]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006cc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006ce:	2201      	movs	r2, #1
	LSLS 	R2, #10
 80006d0:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 80006d2:	4010      	ands	r0, r2
	BX LR
 80006d4:	4770      	bx	lr

080006d6 <ASM_RCC_CR_HSI48>:


ASM_RCC_CR_HSI48:
	LDR		R1, =RCC_BASE_ADDR
 80006d6:	4964      	ldr	r1, [pc, #400]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006d8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006da:	2201      	movs	r2, #1
	LSLS 	R2, #12
 80006dc:	0312      	lsls	r2, r2, #12
	ORRS	R0, R2
 80006de:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006e0:	6008      	str	r0, [r1, #0]
	BX LR
 80006e2:	4770      	bx	lr

080006e4 <ASM_RCC_CR_HSI48RDY>:

ASM_RCC_CR_HSI48RDY:
	LDR		R1, =RCC_BASE_ADDR
 80006e4:	4960      	ldr	r1, [pc, #384]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006e6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006e8:	2201      	movs	r2, #1
	LSLS 	R2, #13
 80006ea:	0352      	lsls	r2, r2, #13
	ANDS	R0, R2, R0
 80006ec:	4010      	ands	r0, r2
	BX LR
 80006ee:	4770      	bx	lr

080006f0 <ASM_RCC_CR_SYSCLK>:

ASM_RCC_CR_SYSCLK:
	LDR		R1, =RCC_BASE_ADDR
 80006f0:	495d      	ldr	r1, [pc, #372]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 80006f2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80006f4:	2201      	movs	r2, #1
	LSLS 	R2, #8
 80006f6:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 80006f8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80006fa:	6008      	str	r0, [r1, #0]
	BX LR
 80006fc:	4770      	bx	lr

080006fe <ASM_RCC_CR_SYSCLKRDY>:

ASM_RCC_CR_SYSCLKRDY:
	LDR		R1, =RCC_BASE_ADDR
 80006fe:	495a      	ldr	r1, [pc, #360]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000700:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000702:	2201      	movs	r2, #1
	LSLS 	R2, #10
 8000704:	0292      	lsls	r2, r2, #10
	ANDS	R0, R2, R0
 8000706:	4010      	ands	r0, r2
	BX LR
 8000708:	4770      	bx	lr

0800070a <ASM_RCC_CR_MSIK>:

ASM_RCC_CR_MSIK:
	LDR		R1, =RCC_BASE_ADDR
 800070a:	4957      	ldr	r1, [pc, #348]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800070c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800070e:	2201      	movs	r2, #1
	LSLS 	R2, #4
 8000710:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000712:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000714:	6008      	str	r0, [r1, #0]
	BX LR
 8000716:	4770      	bx	lr

08000718 <ASM_RCC_CR_MSIKRDY>:

ASM_RCC_CR_MSIKRDY:
	LDR		R1, =RCC_BASE_ADDR
 8000718:	4953      	ldr	r1, [pc, #332]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800071a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800071c:	2201      	movs	r2, #1
	LSLS 	R2, #5
 800071e:	0152      	lsls	r2, r2, #5
	ANDS	R0, R2, R0
 8000720:	4010      	ands	r0, r2
	BX LR
 8000722:	4770      	bx	lr

08000724 <ASM_RCC_CR_MSIS>:

ASM_RCC_CR_MSIS:
	LDR		R1, =RCC_BASE_ADDR
 8000724:	4950      	ldr	r1, [pc, #320]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000726:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000728:	2201      	movs	r2, #1
	LSLS 	R2, #0
 800072a:	0012      	movs	r2, r2
	ORRS	R0, R2
 800072c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800072e:	6008      	str	r0, [r1, #0]
	BX LR
 8000730:	4770      	bx	lr

08000732 <ASM_RCC_CR_MSISRDY>:

ASM_RCC_CR_MSISRDY:
	LDR		R1, =RCC_BASE_ADDR
 8000732:	494d      	ldr	r1, [pc, #308]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000734:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000736:	2201      	movs	r2, #1
	LSLS 	R2, #2
 8000738:	0092      	lsls	r2, r2, #2
	ANDS	R0, R2, R0
 800073a:	4010      	ands	r0, r2
	BX LR
 800073c:	4770      	bx	lr

0800073e <ASM_RCC_CR_HSE>:

ASM_RCC_CR_HSE:
	LDR		R1, =RCC_BASE_ADDR
 800073e:	494a      	ldr	r1, [pc, #296]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000740:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000742:	2201      	movs	r2, #1
	LSLS 	R2, #16
 8000744:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 8000746:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000748:	6008      	str	r0, [r1, #0]
	BX LR
 800074a:	4770      	bx	lr

0800074c <ASM_RCC_CR_HSERDY>:

ASM_RCC_CR_HSERDY:
	LDR		R1, =RCC_BASE_ADDR
 800074c:	4946      	ldr	r1, [pc, #280]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800074e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000750:	2201      	movs	r2, #1
	LSLS 	R2, #17
 8000752:	0452      	lsls	r2, r2, #17
	ANDS	R0, R2, R0
 8000754:	4010      	ands	r0, r2
	BX LR
 8000756:	4770      	bx	lr

08000758 <ASM_RCC_CR_PLL1>:

ASM_RCC_CR_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 8000758:	4943      	ldr	r1, [pc, #268]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 800075a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800075c:	2201      	movs	r2, #1
	LSLS 	R2, #24
 800075e:	0612      	lsls	r2, r2, #24
	ORRS	R0, R2
 8000760:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000762:	6008      	str	r0, [r1, #0]
	BX LR
 8000764:	4770      	bx	lr

08000766 <ASM_RCC_CR_PLL1RDY>:

ASM_RCC_CR_PLL1RDY:
	LDR		R1, =RCC_BASE_ADDR
 8000766:	4940      	ldr	r1, [pc, #256]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R0, [R1]
 8000768:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800076a:	2201      	movs	r2, #1
	LSLS 	R2, #25
 800076c:	0652      	lsls	r2, r2, #25
	ANDS	R0, R2, R0
 800076e:	4010      	ands	r0, r2
	BX LR
 8000770:	4770      	bx	lr

08000772 <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>:
01: MSIS clock selected as PLL1 clock entry
10: HSI16 clock selected as PLL1 clock entry
11: HSE clock selected as PLL1 clock entry
*/
ASM_RCC_PLL1CFGR_PLL1SRC_HSI16:
	LDR		R1, =RCC_BASE_ADDR
 8000772:	493d      	ldr	r1, [pc, #244]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 8000774:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000778:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800077a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800077c:	2203      	movs	r2, #3
	MVNS	R2, R2
 800077e:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000780:	4010      	ands	r0, r2
	MOVS	R2, #0x2
 8000782:	2202      	movs	r2, #2
	ORRS	R0, R2
 8000784:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000786:	6008      	str	r0, [r1, #0]
	BX LR
 8000788:	4770      	bx	lr

0800078a <ASM_RCC_PLL1CFGR_PLL1PEN>:
power, PLL1PEN and PLL1P bits must be set to 0 when pll1_p_ck is not used.
0: pll1_p_ck output disabled
1: pll1_p_ck output enabled
*/
ASM_RCC_PLL1CFGR_PLL1PEN:
	LDR		R1, =RCC_BASE_ADDR
 800078a:	4937      	ldr	r1, [pc, #220]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 800078c:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000790:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000792:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 8000794:	2201      	movs	r2, #1
	LSLS 	R2, #16
 8000796:	0412      	lsls	r2, r2, #16
	ORRS	R0, R2
 8000798:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800079a:	6008      	str	r0, [r1, #0]
	BX LR
 800079c:	4770      	bx	lr

0800079e <ASM_RCC_PLL1CFGR_PLL1QEN>:

ASM_RCC_PLL1CFGR_PLL1QEN:
	LDR		R1, =RCC_BASE_ADDR
 800079e:	4932      	ldr	r1, [pc, #200]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80007a0:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80007a4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007a6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 80007a8:	2201      	movs	r2, #1
	LSLS 	R2, #17
 80007aa:	0452      	lsls	r2, r2, #17
	ORRS	R0, R2
 80007ac:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007ae:	6008      	str	r0, [r1, #0]
	BX LR
 80007b0:	4770      	bx	lr

080007b2 <ASM_RCC_PLL1CFGR_PLL1REN>:

ASM_RCC_PLL1CFGR_PLL1REN:
	LDR		R1, =RCC_BASE_ADDR
 80007b2:	492d      	ldr	r1, [pc, #180]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80007b4:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80007b8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007ba:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0x1
 80007bc:	2201      	movs	r2, #1
	LSLS 	R2, #18
 80007be:	0492      	lsls	r2, r2, #18
	ORRS	R0, R2
 80007c0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007c2:	6008      	str	r0, [r1, #0]
	BX LR
 80007c4:	4770      	bx	lr

080007c6 <ASM_RCC_PLL1CFGR_PLL1M_3>:
0010: division by 3
...
1111: division by 16
*/
ASM_RCC_PLL1CFGR_PLL1M_3:
	LDR		R1, =RCC_BASE_ADDR
 80007c6:	4928      	ldr	r1, [pc, #160]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1CFGR_OFFSET
 80007c8:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 80007cc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007ce:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #0xf
 80007d0:	220f      	movs	r2, #15
	LSLS 	R2, #8
 80007d2:	0212      	lsls	r2, r2, #8
	MVNS	R2, R2
 80007d4:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 80007d6:	4010      	ands	r0, r2
	MOVS	R2, #2
 80007d8:	2202      	movs	r2, #2
	LSLS	R2, #8
 80007da:	0212      	lsls	r2, r2, #8
	ORRS	R0, R2
 80007dc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80007de:	6008      	str	r0, [r1, #0]
	BX LR
 80007e0:	4770      	bx	lr

080007e2 <ASM_RCC_PLL1DIVR_PLL1N_4>:
PLL1N between 4 and 512
â€“
input frequency Fref1_ck between 4 and 16 MHz
*/
ASM_RCC_PLL1DIVR_PLL1N_4:
	LDR		R1, =RCC_BASE_ADDR
 80007e2:	4921      	ldr	r1, [pc, #132]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 80007e4:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 80007e8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80007ea:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 80007ec:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 80007ee:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 80007f0:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 80007f2:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 80007f4:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 80007f8:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 80007fa:	4010      	ands	r0, r2
	MOVS	R3, #0x003
 80007fc:	2303      	movs	r3, #3
	ORRS	R0, R3
 80007fe:	4318      	orrs	r0, r3
	STR		R0, [R1]
 8000800:	6008      	str	r0, [r1, #0]
	BX LR
 8000802:	4770      	bx	lr

08000804 <ASM_RCC_PLL1DIVR_PLL1N_5>:

ASM_RCC_PLL1DIVR_PLL1N_5:
	LDR		R1, =RCC_BASE_ADDR
 8000804:	4918      	ldr	r1, [pc, #96]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000806:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 800080a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800080c:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 800080e:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 8000810:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 8000812:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 8000814:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000816:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 800081a:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 800081c:	4010      	ands	r0, r2
	MOVS	R3, #0x004
 800081e:	2304      	movs	r3, #4
	ORRS	R0, R3
 8000820:	4318      	orrs	r0, r3
	STR		R0, [R1]
 8000822:	6008      	str	r0, [r1, #0]
	BX LR
 8000824:	4770      	bx	lr

08000826 <ASM_RCC_PLL1DIVR_PLL1N_6>:

ASM_RCC_PLL1DIVR_PLL1N_6:
	LDR		R1, =RCC_BASE_ADDR
 8000826:	4910      	ldr	r1, [pc, #64]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR 	R2, =RCC_PLL1DIVR_OFFSET
 8000828:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 800082c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800082e:	6808      	ldr	r0, [r1, #0]
	MOVS	R3, #0xf	//1111
 8000830:	230f      	movs	r3, #15
	LSLS 	R2, R3, #4	//11110000
 8000832:	011a      	lsls	r2, r3, #4
	ORRS	R2, R3		//11111111
 8000834:	431a      	orrs	r2, r3
	LSLS	R2, #2		//1111111100
 8000836:	0092      	lsls	r2, r2, #2
	ORRS	R2, 0x3
 8000838:	f052 0203 	orrs.w	r2, r2, #3
	MVNS	R2, R2
 800083c:	43d2      	mvns	r2, r2
	ANDS 	R0, R2		//clear 8 bits
 800083e:	4010      	ands	r0, r2
	MOVS	R3, #0x005
 8000840:	2305      	movs	r3, #5
	ORRS	R0, R3
 8000842:	4318      	orrs	r0, r3
	STR		R0, [R1]
 8000844:	6008      	str	r0, [r1, #0]
	BX LR
 8000846:	4770      	bx	lr

08000848 <ASM_RCC_CFGR1_SW_PLL1>:
01: HSI16 selected as system clock
10: HSE selected as system clock
11: PLL pll1_r_ck selected as system clock
*/
ASM_RCC_CFGR1_SW_PLL1:
	LDR		R1, =RCC_BASE_ADDR
 8000848:	4907      	ldr	r1, [pc, #28]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800084a:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 800084e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000850:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000852:	2203      	movs	r2, #3
	ORRS	R0, R2
 8000854:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000856:	6008      	str	r0, [r1, #0]
	BX LR
 8000858:	4770      	bx	lr

0800085a <ASM_RCC_CFGR1_SWS>:

ASM_RCC_CFGR1_SWS:
	LDR		R1, =RCC_BASE_ADDR
 800085a:	4903      	ldr	r1, [pc, #12]	@ (8000868 <ASM_RCC_CFGR1_SWS+0xe>)
	LDR		R2, =RCC_CFGR1_OFFSET
 800085c:	f04f 021c 	mov.w	r2, #28
	ADDS	R1, R2
 8000860:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000862:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000864:	4770      	bx	lr
 8000866:	0000      	.short	0x0000
	LDR		R1, =RCC_BASE_ADDR
 8000868:	46020c00 	.word	0x46020c00

0800086c <ASM_SPI_IER_EOTIE_Set>:
.equ SPI_UDRDR_OFFSET,		0x4C

//SPI_CR2

ASM_SPI_IER_EOTIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 800086c:	49db      	ldr	r1, [pc, #876]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 800086e:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000872:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000874:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000876:	2201      	movs	r2, #1
	LSLS	R2, #3
 8000878:	00d2      	lsls	r2, r2, #3
	ORRS	R0, R2
 800087a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800087c:	6008      	str	r0, [r1, #0]
	BX LR
 800087e:	4770      	bx	lr

08000880 <ASM_SPI_IER_TXPIE_Set>:

ASM_SPI_IER_TXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000880:	49d6      	ldr	r1, [pc, #856]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 8000882:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000886:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000888:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800088a:	2201      	movs	r2, #1
	LSLS	R2, #1
 800088c:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 800088e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000890:	6008      	str	r0, [r1, #0]
	BX LR
 8000892:	4770      	bx	lr

08000894 <ASM_SPI_IER_RXPIE_Set>:
Bit 0 RXPIE: RXP interrupt enable
0: RXP interrupt disabled
1: RXP interrupt enabled
*/
ASM_SPI_IER_RXPIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000894:	49d1      	ldr	r1, [pc, #836]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 8000896:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 800089a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800089c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800089e:	2201      	movs	r2, #1
	ORRS	R0, R2
 80008a0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008a2:	6008      	str	r0, [r1, #0]
	BX LR
 80008a4:	4770      	bx	lr

080008a6 <ASM_SPI_IER_TXTFIE_Set>:



ASM_SPI_IER_TXTFIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80008a6:	49cd      	ldr	r1, [pc, #820]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80008a8:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80008ac:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008ae:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008b0:	2201      	movs	r2, #1
	LSLS	R2, #4
 80008b2:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 80008b4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008b6:	6008      	str	r0, [r1, #0]
	BX LR
 80008b8:	4770      	bx	lr

080008ba <ASM_SPI_IER_UDRIE_Set>:

ASM_SPI_IER_UDRIE_Set:
	LDR		R1, =SPI_BASE_ADDR
 80008ba:	49c8      	ldr	r1, [pc, #800]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IER_OFFSET
 80008bc:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 80008c0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008c2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008c4:	2201      	movs	r2, #1
	LSLS	R2, #5
 80008c6:	0152      	lsls	r2, r2, #5
	ORRS	R0, R2
 80008c8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008ca:	6008      	str	r0, [r1, #0]
	BX LR
 80008cc:	4770      	bx	lr

080008ce <ASM_SPI_SR_Get>:

ASM_SPI_SR_Get:
	LDR		R1, =SPI_BASE_ADDR
 80008ce:	49c3      	ldr	r1, [pc, #780]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_SR_OFFSET
 80008d0:	f04f 0214 	mov.w	r2, #20
	ADDS	R1, R2
 80008d4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008d6:	6808      	ldr	r0, [r1, #0]
	BX LR
 80008d8:	4770      	bx	lr

080008da <ASM_SPI_IFCR_EOTC_Clear>:

ASM_SPI_IFCR_EOTC_Clear:
	LDR		R1, =SPI_BASE_ADDR
 80008da:	49c0      	ldr	r1, [pc, #768]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 80008dc:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 80008e0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008e2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008e4:	2201      	movs	r2, #1
	LSLS	R2, #3
 80008e6:	00d2      	lsls	r2, r2, #3
	ORRS 	R0, R2
 80008e8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008ea:	6008      	str	r0, [r1, #0]
	BX LR
 80008ec:	4770      	bx	lr

080008ee <ASM_SPI_IFCR_OVRC>:

ASM_SPI_IFCR_OVRC:
	LDR		R1, =SPI_BASE_ADDR
 80008ee:	49bb      	ldr	r1, [pc, #748]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 80008f0:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 80008f4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80008f6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80008f8:	2201      	movs	r2, #1
	LSLS	R2, #6
 80008fa:	0192      	lsls	r2, r2, #6
	ORRS 	R0, R2
 80008fc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80008fe:	6008      	str	r0, [r1, #0]
	BX LR
 8000900:	4770      	bx	lr

08000902 <ASM_SPI_IFCR_TXTFC>:

ASM_SPI_IFCR_TXTFC:
	LDR		R1, =SPI_BASE_ADDR
 8000902:	49b6      	ldr	r1, [pc, #728]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000904:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000908:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800090a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800090c:	2201      	movs	r2, #1
	LSLS	R2, #4
 800090e:	0112      	lsls	r2, r2, #4
	ORRS 	R0, R2
 8000910:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000912:	6008      	str	r0, [r1, #0]
	BX LR
 8000914:	4770      	bx	lr

08000916 <ASM_SPI_IFCR_UDRC>:

ASM_SPI_IFCR_UDRC:
	LDR		R1, =SPI_BASE_ADDR
 8000916:	49b1      	ldr	r1, [pc, #708]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_IFCR_OFFSET
 8000918:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 800091c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800091e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000920:	2201      	movs	r2, #1
	LSLS	R2, #5
 8000922:	0152      	lsls	r2, r2, #5
	ORRS 	R0, R2
 8000924:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000926:	6008      	str	r0, [r1, #0]
	BX LR
 8000928:	4770      	bx	lr

0800092a <ASM_SPI_CR2_TSIZE>:

ASM_SPI_CR2_TSIZE:
	LDR		R1, =SPI_BASE_ADDR
 800092a:	49ac      	ldr	r1, [pc, #688]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR2_OFFSET
 800092c:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000930:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000932:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, #2 //16
 8000934:	2202      	movs	r2, #2
	ORRS 	R0, R2
 8000936:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000938:	6008      	str	r0, [r1, #0]
	BX LR
 800093a:	4770      	bx	lr

0800093c <ASM_SPI_CFG2_MASTER_Set>:

//slave
ASM_SPI_CFG2_MASTER_Set:
	LDR		R1, =SPI_BASE_ADDR
 800093c:	49a7      	ldr	r1, [pc, #668]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 800093e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000942:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000944:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000946:	2201      	movs	r2, #1
	LSLS	R2, #22
 8000948:	0592      	lsls	r2, r2, #22
	MVNS	R2, R2
 800094a:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 800094c:	4010      	ands	r0, r2
	STR		R0, [R1]
 800094e:	6008      	str	r0, [r1, #0]
	BX LR
 8000950:	4770      	bx	lr

08000952 <ASM_SPI_CFG2_COMM_Full_Duplex>:


ASM_SPI_CFG2_COMM_Full_Duplex:
	LDR		R1, =SPI_BASE_ADDR
 8000952:	49a2      	ldr	r1, [pc, #648]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000954:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000958:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800095a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 800095c:	2203      	movs	r2, #3
	LSLS	R2, #17
 800095e:	0452      	lsls	r2, r2, #17
	MVNS	R2, R2
 8000960:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000962:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000964:	6008      	str	r0, [r1, #0]
	BX LR
 8000966:	4770      	bx	lr

08000968 <ASM_SPI_CFG2_CPOL_0>:

ASM_SPI_CFG2_CPOL_0:
	LDR		R1, =SPI_BASE_ADDR
 8000968:	499c      	ldr	r1, [pc, #624]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 800096a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 800096e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000970:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000972:	2201      	movs	r2, #1
	LSLS	R2, #25
 8000974:	0652      	lsls	r2, r2, #25
	MVNS	R2, R2
 8000976:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000978:	4010      	ands	r0, r2
	STR		R0, [R1]
 800097a:	6008      	str	r0, [r1, #0]
	BX LR
 800097c:	4770      	bx	lr

0800097e <ASM_SPI_CFG2_CPOL_1>:

ASM_SPI_CFG2_CPOL_1:
	LDR		R1, =SPI_BASE_ADDR
 800097e:	4997      	ldr	r1, [pc, #604]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000980:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000984:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000986:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000988:	2201      	movs	r2, #1
	LSLS	R2, #25
 800098a:	0652      	lsls	r2, r2, #25
	ORRS 	R0, R2
 800098c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 800098e:	6008      	str	r0, [r1, #0]
	BX LR
 8000990:	4770      	bx	lr

08000992 <ASM_SPI_CFG2_CPHA_0>:

ASM_SPI_CFG2_CPHA_0:
	LDR		R1, =SPI_BASE_ADDR
 8000992:	4992      	ldr	r1, [pc, #584]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000994:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000998:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 800099a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 800099c:	2201      	movs	r2, #1
	LSLS	R2, #24
 800099e:	0612      	lsls	r2, r2, #24
	MVNS	R2, R2
 80009a0:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009a2:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009a4:	6008      	str	r0, [r1, #0]
	BX LR
 80009a6:	4770      	bx	lr

080009a8 <ASM_SPI_CFG2_SSM_0>:

//Hardware SS management (SSM = 0)
ASM_SPI_CFG2_SSM_0:
	LDR		R1, =SPI_BASE_ADDR
 80009a8:	498c      	ldr	r1, [pc, #560]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009aa:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009ae:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009b0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009b2:	2201      	movs	r2, #1
	LSLS	R2, #26
 80009b4:	0692      	lsls	r2, r2, #26
	MVNS	R2, R2
 80009b6:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 80009b8:	4010      	ands	r0, r2
	STR		R0, [R1]
 80009ba:	6008      	str	r0, [r1, #0]
	BX LR
 80009bc:	4770      	bx	lr

080009be <ASM_SPI_CFG2_SSM_1>:

ASM_SPI_CFG2_SSM_1:
	LDR		R1, =SPI_BASE_ADDR
 80009be:	4987      	ldr	r1, [pc, #540]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009c0:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009c4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009c6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009c8:	2201      	movs	r2, #1
	LSLS	R2, #26
 80009ca:	0692      	lsls	r2, r2, #26
	ORRS 	R0, R2
 80009cc:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009ce:	6008      	str	r0, [r1, #0]
	BX LR
 80009d0:	4770      	bx	lr

080009d2 <ASM_SPI_CFG2_SSOE_1>:

//SS output enable (SSOE = 1):
ASM_SPI_CFG2_SSOE_1:
	LDR		R1, =SPI_BASE_ADDR
 80009d2:	4982      	ldr	r1, [pc, #520]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 80009d4:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 80009d8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009da:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 80009dc:	2201      	movs	r2, #1
	LSLS	R2, #29
 80009de:	0752      	lsls	r2, r2, #29
	ORRS 	R0, R2
 80009e0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 80009e2:	6008      	str	r0, [r1, #0]
	BX LR
 80009e4:	4770      	bx	lr

080009e6 <ASM_SPI_CFG1_DSIZE_8>:



//SPI_CFG1 Bits 4:0 DSIZE[4:0]: number of bits in at single SPI data frame
ASM_SPI_CFG1_DSIZE_8:
	BX LR
 80009e6:	4770      	bx	lr

080009e8 <ASM_SPI_CFG1_FTHLV_2>:
0001: 2-data
0010: 3-data
0011: 4-data
*/
ASM_SPI_CFG1_FTHLV_2:
	LDR		R1, =SPI_BASE_ADDR
 80009e8:	497c      	ldr	r1, [pc, #496]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 80009ea:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 80009ee:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 80009f0:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0xf
 80009f2:	220f      	movs	r2, #15
	LSLS	R2, #5
 80009f4:	0152      	lsls	r2, r2, #5
	MVNS	R2, R2
 80009f6:	43d2      	mvns	r2, r2
	ANDS 	R0, R2	//clear bits
 80009f8:	4010      	ands	r0, r2
	MOVS	R2, 0x7
 80009fa:	2207      	movs	r2, #7
	LSLS	R2, #5
 80009fc:	0152      	lsls	r2, r2, #5
	ORRS 	R0, R2
 80009fe:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a00:	6008      	str	r0, [r1, #0]
	BX LR
 8000a02:	4770      	bx	lr

08000a04 <ASM_SPI_CFG2_SSOM_1>:

//Bit 30 SSOM: SS output management in Master mode
//0: SS is kept at active level till data transfer is completed, it becomes inactive with EOT flag
//1: SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1
ASM_SPI_CFG2_SSOM_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a04:	4975      	ldr	r1, [pc, #468]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a06:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a0a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a0c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a0e:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000a10:	0792      	lsls	r2, r2, #30
	ORRS 	R0, R2
 8000a12:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a14:	6008      	str	r0, [r1, #0]
	BX LR
 8000a16:	4770      	bx	lr

08000a18 <ASM_SPI_CFG2_SSOM_0>:

ASM_SPI_CFG2_SSOM_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a18:	4970      	ldr	r1, [pc, #448]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000a1a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000a1e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a20:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a22:	2201      	movs	r2, #1
	LSLS	R2, #30
 8000a24:	0792      	lsls	r2, r2, #30
	MVNS	R2, R2
 8000a26:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a28:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a2a:	6008      	str	r0, [r1, #0]
	BX LR
 8000a2c:	4770      	bx	lr

08000a2e <ASM_SPI_CFG2_MIDI_Set>:
//0000: no delay
//0001: 1 clock cycle period delay
//...
//1111: 15 clock cycle periods delay
ASM_SPI_CFG2_MIDI_Set:
	BX LR
 8000a2e:	4770      	bx	lr

08000a30 <ASM_SPI_CFG2_MSSI_Set>:
//0000: no extra delay
//0001: 1 clock cycle period delay added
//...
//1111: 15 clock cycle periods delay added
ASM_SPI_CFG2_MSSI_Set:
	BX LR
 8000a30:	4770      	bx	lr

08000a32 <ASM_SPI_CFG1_MBR_4>:
//110: SPI master clock/128
//111: SPI master clock/256


ASM_SPI_CFG1_MBR_4:
	LDR		R1, =SPI_BASE_ADDR
 8000a32:	496a      	ldr	r1, [pc, #424]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a34:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a38:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a3a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000a3c:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000a3e:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2 //clear bits
 8000a40:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a42:	4010      	ands	r0, r2
	MOVS	R2, #1
 8000a44:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000a46:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000a48:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a4a:	6008      	str	r0, [r1, #0]
	BX LR
 8000a4c:	4770      	bx	lr

08000a4e <ASM_SPI_CFG1_MBR_256>:

ASM_SPI_CFG1_MBR_256:
	LDR		R1, =SPI_BASE_ADDR
 8000a4e:	4963      	ldr	r1, [pc, #396]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a50:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a54:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a56:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000a58:	2207      	movs	r2, #7
	LSLS	R2, #28
 8000a5a:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000a5c:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a5e:	6008      	str	r0, [r1, #0]
	BX LR
 8000a60:	4770      	bx	lr

08000a62 <ASM_SPI_CFG1_MBR_64>:

ASM_SPI_CFG1_MBR_64:
	LDR		R1, =SPI_BASE_ADDR
 8000a62:	495e      	ldr	r1, [pc, #376]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a64:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a68:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a6a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x5
 8000a6c:	2205      	movs	r2, #5
	LSLS	R2, #28
 8000a6e:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000a70:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a72:	6008      	str	r0, [r1, #0]
	BX LR
 8000a74:	4770      	bx	lr

08000a76 <ASM_SPI_CFG1_BPASS_0>:

//Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
//0: bypass is disabled
//1: bypass is enabled
ASM_SPI_CFG1_BPASS_0:
	LDR		R1, =SPI_BASE_ADDR
 8000a76:	4959      	ldr	r1, [pc, #356]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a78:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a7c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a7e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a80:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000a82:	07d2      	lsls	r2, r2, #31
	MVNS	R2, R2
 8000a84:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000a86:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000a88:	6008      	str	r0, [r1, #0]
	BX LR
 8000a8a:	4770      	bx	lr

08000a8c <ASM_SPI_CFG1_BPASS_1>:

ASM_SPI_CFG1_BPASS_1:
	LDR		R1, =SPI_BASE_ADDR
 8000a8c:	4953      	ldr	r1, [pc, #332]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000a8e:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000a92:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000a94:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000a96:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000a98:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000a9a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000a9c:	6008      	str	r0, [r1, #0]
	BX LR
 8000a9e:	4770      	bx	lr

08000aa0 <ASM_SPI_CFG2_LSBFRST_MSB>:

ASM_SPI_CFG2_LSBFRST_MSB:
	LDR		R1, =SPI_BASE_ADDR
 8000aa0:	494e      	ldr	r1, [pc, #312]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000aa2:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000aa6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000aa8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000aaa:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000aac:	05d2      	lsls	r2, r2, #23
	MVNS	R2, R2
 8000aae:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000ab0:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000ab2:	6008      	str	r0, [r1, #0]
	BX LR
 8000ab4:	4770      	bx	lr

08000ab6 <ASM_SPI_CFG2_LSBFRST_LSB>:

ASM_SPI_CFG2_LSBFRST_LSB:
	LDR		R1, =SPI_BASE_ADDR
 8000ab6:	4949      	ldr	r1, [pc, #292]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000ab8:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000abc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000abe:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ac0:	2201      	movs	r2, #1
	LSLS	R2, #23
 8000ac2:	05d2      	lsls	r2, r2, #23
	ORRS 	R0, R2
 8000ac4:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ac6:	6008      	str	r0, [r1, #0]
	BX LR
 8000ac8:	4770      	bx	lr

08000aca <ASM_SPI_CFG2_AFCNTR_1>:
//Bit 31 AFCNTR: alternate function GPIOs control
//This bit is taken into account when SPE = 0 only
//0: The peripheral takes no control of GPIOs while it is disabled
//1: The peripheral keeps always control of all associated GPIOs
ASM_SPI_CFG2_AFCNTR_1:
	LDR		R1, =SPI_BASE_ADDR
 8000aca:	4944      	ldr	r1, [pc, #272]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000acc:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000ad0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ad2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ad4:	2201      	movs	r2, #1
	LSLS	R2, #31
 8000ad6:	07d2      	lsls	r2, r2, #31
	ORRS 	R0, R2
 8000ad8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000ada:	6008      	str	r0, [r1, #0]
	BX LR
 8000adc:	4770      	bx	lr

08000ade <ASM_SPI_CR1_SPE_1>:
//Bit 0 SPE: serial peripheral enable
//This bit is set by and cleared by software.
//0: Serial peripheral disabled.
//1: Serial peripheral enabled
ASM_SPI_CR1_SPE_1:
	LDR		R1, =SPI_BASE_ADDR
 8000ade:	493f      	ldr	r1, [pc, #252]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000ae0:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000ae4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ae6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000ae8:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000aea:	0012      	movs	r2, r2
	ORRS 	R0, R2
 8000aec:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000aee:	6008      	str	r0, [r1, #0]
	BX LR
 8000af0:	4770      	bx	lr

08000af2 <ASM_SPI_CR1_SPE_0>:

ASM_SPI_CR1_SPE_0:
	LDR		R1, =SPI_BASE_ADDR
 8000af2:	493a      	ldr	r1, [pc, #232]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000af4:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000af8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000afa:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000afc:	2201      	movs	r2, #1
	LSLS	R2, #0
 8000afe:	0012      	movs	r2, r2
	MVNS 	R2, R2
 8000b00:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b02:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b04:	6008      	str	r0, [r1, #0]
	BX LR
 8000b06:	4770      	bx	lr

08000b08 <ASM_SPI_CR1_CSTART_1>:
//cleared by hardware when end of transfer (EOT) flag is set or when a transaction suspend
//request is accepted.
//0: master transfer is at idle
//1: master transfer is ongoing or temporary suspended by automatic suspend
ASM_SPI_CR1_CSTART_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b08:	4934      	ldr	r1, [pc, #208]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b0a:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b0e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b10:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b12:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000b14:	0252      	lsls	r2, r2, #9
	ORRS 	R0, R2
 8000b16:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b18:	6008      	str	r0, [r1, #0]
	BX LR
 8000b1a:	4770      	bx	lr

08000b1c <ASM_SPI_CR1_SSI_1>:

//Bit 12 SSI: internal SS signal input level
//This bit has an effect only when the SSM bit is set. The value of this bit is forced onto the
//peripheral SS input internally and the I/O value of the SS pin is ignored.
ASM_SPI_CR1_SSI_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b1c:	492f      	ldr	r1, [pc, #188]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b1e:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b22:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b24:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b26:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000b28:	0312      	lsls	r2, r2, #12
	ORRS 	R0, R2
 8000b2a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b2c:	6008      	str	r0, [r1, #0]
	BX LR
 8000b2e:	4770      	bx	lr

08000b30 <ASM_SPI_CR1_SSI_0>:

ASM_SPI_CR1_SSI_0:
	LDR		R1, =SPI_BASE_ADDR
 8000b30:	492a      	ldr	r1, [pc, #168]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CR1_OFFSET
 8000b32:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000b36:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b38:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b3a:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000b3c:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000b3e:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b40:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b42:	6008      	str	r0, [r1, #0]
	BX LR
 8000b44:	4770      	bx	lr

08000b46 <ASM_SPI_TXDR_Set>:



ASM_SPI_TXDR_Set:
	LDR		R1, =SPI_BASE_ADDR
 8000b46:	4925      	ldr	r1, [pc, #148]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_TXDR_OFFSET
 8000b48:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000b4c:	1889      	adds	r1, r1, r2
	LDR		R3, [R1]
 8000b4e:	680b      	ldr	r3, [r1, #0]
	ORRS 	R3, R0
 8000b50:	4303      	orrs	r3, r0
	STR		R3, [R1]
 8000b52:	600b      	str	r3, [r1, #0]
	BX LR
 8000b54:	4770      	bx	lr

08000b56 <ASM_SPI_RXDR_Get>:

ASM_SPI_RXDR_Get:
	LDR		R1, =SPI_BASE_ADDR
 8000b56:	4921      	ldr	r1, [pc, #132]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_RXDR_OFFSET
 8000b58:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000b5c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b5e:	6808      	ldr	r0, [r1, #0]
	BX LR
 8000b60:	4770      	bx	lr

08000b62 <ASM_SPI_CFG2_SSIOP_0>:
 * SSIOP: SS input/output polarity.
 * 0: low level is active for SS signal
 * 1: high level is active for SS signal
 */
ASM_SPI_CFG2_SSIOP_0:
	LDR		R1, =SPI_BASE_ADDR
 8000b62:	491e      	ldr	r1, [pc, #120]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b64:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b68:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b6a:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b6c:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000b6e:	0712      	lsls	r2, r2, #28
	MVNS	R2, R2
 8000b70:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000b72:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000b74:	6008      	str	r0, [r1, #0]
	BX LR
 8000b76:	4770      	bx	lr

08000b78 <ASM_SPI_CFG2_SSIOP_1>:

ASM_SPI_CFG2_SSIOP_1:
	LDR		R1, =SPI_BASE_ADDR
 8000b78:	4918      	ldr	r1, [pc, #96]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b7a:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b7e:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b80:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b82:	2201      	movs	r2, #1
	LSLS	R2, #28
 8000b84:	0712      	lsls	r2, r2, #28
	ORRS 	R0, R2
 8000b86:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b88:	6008      	str	r0, [r1, #0]
	BX LR
 8000b8a:	4770      	bx	lr

08000b8c <ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY>:

ASM_SPI_CFG2_RDIOM_1_SIMULATE_RDY:
	LDR		R1, =SPI_BASE_ADDR
 8000b8c:	4913      	ldr	r1, [pc, #76]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG2_OFFSET
 8000b8e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000b92:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000b94:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000b96:	2201      	movs	r2, #1
	LSLS	R2, #13
 8000b98:	0352      	lsls	r2, r2, #13
	ORRS 	R0, R2
 8000b9a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000b9c:	6008      	str	r0, [r1, #0]
	BX LR
 8000b9e:	4770      	bx	lr

08000ba0 <ASM_SPI_UDRDR>:


ASM_SPI_UDRDR:
	LDR		R1, =SPI_BASE_ADDR
 8000ba0:	490e      	ldr	r1, [pc, #56]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_UDRDR_OFFSET
 8000ba2:	f04f 024c 	mov.w	r2, #76	@ 0x4c
	ADDS	R1, R2
 8000ba6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ba8:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x2A   //asterisk
 8000baa:	222a      	movs	r2, #42	@ 0x2a
	ORRS 	R0, R2
 8000bac:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bae:	6008      	str	r0, [r1, #0]
	BX LR
 8000bb0:	4770      	bx	lr

08000bb2 <ASM_CFG1_UDRCFG_1>:

//repeat last received data from master
ASM_CFG1_UDRCFG_1:
	LDR		R1, =SPI_BASE_ADDR
 8000bb2:	490a      	ldr	r1, [pc, #40]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000bb4:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000bb8:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bba:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bbc:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000bbe:	0252      	lsls	r2, r2, #9
	ORRS 	R0, R2
 8000bc0:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bc2:	6008      	str	r0, [r1, #0]
	BX LR
 8000bc4:	4770      	bx	lr

08000bc6 <ASM_CFG1_UDRCFG_0>:

//repeate pattern from SPI_UDRDR
ASM_CFG1_UDRCFG_0:
	LDR		R1, =SPI_BASE_ADDR
 8000bc6:	4905      	ldr	r1, [pc, #20]	@ (8000bdc <ASM_CFG1_UDRCFG_0+0x16>)
	LDR		R2, =SPI_CFG1_OFFSET
 8000bc8:	f04f 0208 	mov.w	r2, #8
	ADDS	R1, R2
 8000bcc:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bce:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000bd0:	2201      	movs	r2, #1
	LSLS	R2, #9
 8000bd2:	0252      	lsls	r2, r2, #9
	MVNS	R2, R2
 8000bd4:	43d2      	mvns	r2, r2
	ANDS 	R0, R2
 8000bd6:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000bd8:	6008      	str	r0, [r1, #0]
	BX LR
 8000bda:	4770      	bx	lr
	LDR		R1, =SPI_BASE_ADDR
 8000bdc:	40013000 	.word	0x40013000

08000be0 <TIM8_Set_PSC_Value>:
//.equ	PRESCALER, 	0x32c7 	//15999
//.equ	ARRCOUNTTO, 0x3E7	//999	--0.000025
//.equ	CCRCOUNTTO, 0x3E7 // 999

TIM8_Set_PSC_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000be0:	495b      	ldr	r1, [pc, #364]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_PSC_OFFSET
 8000be2:	f04f 0228 	mov.w	r2, #40	@ 0x28
	ADDS	R1, R2
 8000be6:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000be8:	6808      	ldr	r0, [r1, #0]
	LDR		R2, =PRESCALER
 8000bea:	f640 729f 	movw	r2, #3999	@ 0xf9f
	ORRS	R0, R2
 8000bee:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000bf0:	6008      	str	r0, [r1, #0]
	BX LR
 8000bf2:	4770      	bx	lr

08000bf4 <TIM8_Set_ARR_Value>:

//Auto-Reload Register (TIMx_ARR)
TIM8_Set_ARR_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000bf4:	4956      	ldr	r1, [pc, #344]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_ARR_OFFSET
 8000bf6:	f04f 022c 	mov.w	r2, #44	@ 0x2c
	ADDS	R1, R2
 8000bfa:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000bfc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000bfe:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000c00:	4010      	ands	r0, r2
	LDR		R2, =ARRCOUNTTO
 8000c02:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000c06:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c08:	6008      	str	r0, [r1, #0]
	BX LR
 8000c0a:	4770      	bx	lr

08000c0c <TIM8_Clear_UIF_Flag>:

TIM8_Clear_UIF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c0c:	4950      	ldr	r1, [pc, #320]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c0e:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c12:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c14:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c16:	2201      	movs	r2, #1
	MVNS	R2, R2
 8000c18:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c1a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c1c:	6008      	str	r0, [r1, #0]
	BX LR
 8000c1e:	4770      	bx	lr

08000c20 <TIM8_Set_CCnS_To_Channel_Output>:

TIM8_Set_CCnS_To_Channel_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c20:	494b      	ldr	r1, [pc, #300]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000c22:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000c26:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c28:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x3
 8000c2a:	2203      	movs	r2, #3
	LSLS	R2, #0
 8000c2c:	0012      	movs	r2, r2
	MVNS	R2, R2
 8000c2e:	43d2      	mvns	r2, r2
	ANDS	R0, R2		//clear bits 0,1
 8000c30:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c32:	6008      	str	r0, [r1, #0]
	BX LR
 8000c34:	4770      	bx	lr

08000c36 <TIM8_Set_DITHEN_False>:

TIM8_Set_DITHEN_False:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c36:	4946      	ldr	r1, [pc, #280]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000c38:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000c3c:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c3e:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c40:	2201      	movs	r2, #1
	LSLS	R2, #12
 8000c42:	0312      	lsls	r2, r2, #12
	MVNS	R2, R2
 8000c44:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c46:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c48:	6008      	str	r0, [r1, #0]
	BX LR
 8000c4a:	4770      	bx	lr

08000c4c <TIM8_Set_CCRn_WaveGen_Value>:

TIM8_Set_CCRn_WaveGen_Value:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c4c:	4940      	ldr	r1, [pc, #256]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCR1_OFFSET
 8000c4e:	f04f 0234 	mov.w	r2, #52	@ 0x34
	ADDS	R1, R2
 8000c52:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c54:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x0
 8000c56:	2200      	movs	r2, #0
	ANDS	R0, R2
 8000c58:	4010      	ands	r0, r2
	LDR		R2, =CCRCOUNTTO
 8000c5a:	f240 32e7 	movw	r2, #999	@ 0x3e7
	ORRS	R0, R2
 8000c5e:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000c60:	6008      	str	r0, [r1, #0]
	BX LR
 8000c62:	4770      	bx	lr

08000c64 <TIM8_Clear_CC1IF_Flag>:

TIM8_Clear_CC1IF_Flag:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c64:	493a      	ldr	r1, [pc, #232]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000c66:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000c6a:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c6c:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c6e:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000c70:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000c72:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c74:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c76:	6008      	str	r0, [r1, #0]
	BX LR
 8000c78:	4770      	bx	lr

08000c7a <TIM8_Set_DIR_UpCounter>:


TIM8_Set_DIR_UpCounter:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c7a:	4935      	ldr	r1, [pc, #212]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000c7c:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000c80:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c82:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000c84:	2201      	movs	r2, #1
	LSLS	R2, #4
 8000c86:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000c88:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000c8a:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000c8c:	6008      	str	r0, [r1, #0]
	BX LR
 8000c8e:	4770      	bx	lr

08000c90 <TIM8_Set_OCnM_To_Toggle_Mode>:

TIM8_Set_OCnM_To_Toggle_Mode:
	LDR		R1, =TIM8_BASE_OFFSET
 8000c90:	492f      	ldr	r1, [pc, #188]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCMR1_OFFSET
 8000c92:	f04f 0218 	mov.w	r2, #24
	ADDS	R1, R2
 8000c96:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000c98:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000c9a:	2201      	movs	r2, #1
	LSLS	R2, #16
 8000c9c:	0412      	lsls	r2, r2, #16
	MVNS	R2, R2
 8000c9e:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 16
 8000ca0:	4010      	ands	r0, r2
	MOVS  	R2, #7
 8000ca2:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000ca4:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000ca6:	43d2      	mvns	r2, r2
	ANDS 	R0, R2 //clear bits 4-6
 8000ca8:	4010      	ands	r0, r2
	MOVS	R2, #3
 8000caa:	2203      	movs	r2, #3
	LSLS	R2, #4
 8000cac:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2 //set bits 4, 5
 8000cae:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cb0:	6008      	str	r0, [r1, #0]
	BX LR
 8000cb2:	4770      	bx	lr

08000cb4 <TIM8_Set_CC1P_Polarity_ActiveHigh>:

TIM8_Set_CC1P_Polarity_ActiveHigh:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cb4:	4926      	ldr	r1, [pc, #152]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000cb6:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000cba:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cbc:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000cbe:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000cc0:	0052      	lsls	r2, r2, #1
	MVNS	R2, R2
 8000cc2:	43d2      	mvns	r2, r2
	ANDS	R0, R2 //clear bit 1
 8000cc4:	4010      	ands	r0, r2
	STR		R0, [R1]
 8000cc6:	6008      	str	r0, [r1, #0]
	BX LR
 8000cc8:	4770      	bx	lr

08000cca <TIM8_Set_CCnE_Output_Enable_To_GPIO>:

TIM8_Set_CCnE_Output_Enable_To_GPIO:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cca:	4921      	ldr	r1, [pc, #132]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CCER_OFFSET
 8000ccc:	f04f 0220 	mov.w	r2, #32
	ADDS	R1, R2
 8000cd0:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cd2:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x1
 8000cd4:	2201      	movs	r2, #1
	ORRS	R0, R2 //set bit 1
 8000cd6:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cd8:	6008      	str	r0, [r1, #0]
	BX LR
 8000cda:	4770      	bx	lr

08000cdc <TIM8_Set_CEN_Counter_Enable>:

TIM8_Set_CEN_Counter_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cdc:	491c      	ldr	r1, [pc, #112]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR1_OFFSET
 8000cde:	f04f 0200 	mov.w	r2, #0
	ADDS	R1, R2
 8000ce2:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000ce4:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000ce6:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000ce8:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000cea:	6008      	str	r0, [r1, #0]
	BX LR
 8000cec:	4770      	bx	lr

08000cee <TIM8_Set_MMS_Update_Trigger_Output>:

TIM8_Set_MMS_Update_Trigger_Output:
	LDR		R1, =TIM8_BASE_OFFSET
 8000cee:	4918      	ldr	r1, [pc, #96]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_CR2_OFFSET
 8000cf0:	f04f 0204 	mov.w	r2, #4
	ADDS	R1, R2
 8000cf4:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000cf6:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x7
 8000cf8:	2207      	movs	r2, #7
	LSLS	R2, #4
 8000cfa:	0112      	lsls	r2, r2, #4
	MVNS	R2, R2
 8000cfc:	43d2      	mvns	r2, r2
	ANDS	R0, R2
 8000cfe:	4010      	ands	r0, r2
	MOVS	R2, 0x2
 8000d00:	2202      	movs	r2, #2
	LSLS	R2, #4
 8000d02:	0112      	lsls	r2, r2, #4
	ORRS	R0, R2
 8000d04:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d06:	6008      	str	r0, [r1, #0]
	BX LR
 8000d08:	4770      	bx	lr

08000d0a <TIM8_Set_UIF_Update_Interrupt_Enable>:

TIM8_Set_UIF_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d0a:	4911      	ldr	r1, [pc, #68]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000d0c:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000d10:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d12:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d14:	2201      	movs	r2, #1
	ORRS	R0, R2
 8000d16:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d18:	6008      	str	r0, [r1, #0]
	BX LR
 8000d1a:	4770      	bx	lr

08000d1c <TIM8_Set_CC1IE_Update_Interrupt_Enable>:

//Bit 1 CC1IE: Capture/Compare 1 interrupt enable
TIM8_Set_CC1IE_Update_Interrupt_Enable:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d1c:	490c      	ldr	r1, [pc, #48]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_DIER_OFFSET
 8000d1e:	f04f 020c 	mov.w	r2, #12
	ADDS	R1, R2
 8000d22:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d24:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x01
 8000d26:	2201      	movs	r2, #1
	LSLS	R2, #1
 8000d28:	0052      	lsls	r2, r2, #1
	ORRS	R0, R2
 8000d2a:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d2c:	6008      	str	r0, [r1, #0]
	BX LR
 8000d2e:	4770      	bx	lr

08000d30 <TIM8_Get_SR_Status>:

TIM8_Get_SR_Status:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d30:	4907      	ldr	r1, [pc, #28]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_SR_OFFSET
 8000d32:	f04f 0210 	mov.w	r2, #16
	ADDS	R1, R2
 8000d36:	1889      	adds	r1, r1, r2
	LDRH	R0, [R1]
 8000d38:	8808      	ldrh	r0, [r1, #0]
	BX LR
 8000d3a:	4770      	bx	lr

08000d3c <TIM8_RCR_Set>:

TIM8_RCR_Set:
	LDR		R1, =TIM8_BASE_OFFSET
 8000d3c:	4904      	ldr	r1, [pc, #16]	@ (8000d50 <TIM8_RCR_Set+0x14>)
	LDR		R2, =TIMx_RCR_OFFSET
 8000d3e:	f04f 0230 	mov.w	r2, #48	@ 0x30
	ADDS	R1, R2
 8000d42:	1889      	adds	r1, r1, r2
	LDR		R0, [R1]
 8000d44:	6808      	ldr	r0, [r1, #0]
	MOVS	R2, 0x14
 8000d46:	2214      	movs	r2, #20
	ORRS	R0, R2
 8000d48:	4310      	orrs	r0, r2
	STR		R0, [R1]
 8000d4a:	6008      	str	r0, [r1, #0]
	BX LR
 8000d4c:	4770      	bx	lr
 8000d4e:	0000      	.short	0x0000
	LDR		R1, =TIM8_BASE_OFFSET
 8000d50:	40013400 	.word	0x40013400

08000d54 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d5c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d60:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000d64:	f003 0301 	and.w	r3, r3, #1
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d013      	beq.n	8000d94 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d6c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d70:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000d74:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d00b      	beq.n	8000d94 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d7c:	e000      	b.n	8000d80 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d7e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d80:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0f9      	beq.n	8000d7e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d8a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d94:	687b      	ldr	r3, [r7, #4]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <_write>:
void SPI_start(void);
void TIM8_start(void);
void NVIC_Interupts_Enable(void);


int _write(int file, char *ptr, int len){
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b086      	sub	sp, #24
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	60f8      	str	r0, [r7, #12]
 8000daa:	60b9      	str	r1, [r7, #8]
 8000dac:	607a      	str	r2, [r7, #4]
	for(int i = 0; i < len; i++){
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
 8000db2:	e009      	b.n	8000dc8 <_write+0x26>
		ITM_SendChar(*ptr++);
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	1c5a      	adds	r2, r3, #1
 8000db8:	60ba      	str	r2, [r7, #8]
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ffc9 	bl	8000d54 <ITM_SendChar>
	for(int i = 0; i < len; i++){
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	dbf1      	blt.n	8000db4 <_write+0x12>
	}
	return len;
 8000dd0:	687b      	ldr	r3, [r7, #4]
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3718      	adds	r7, #24
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <main>:

uint8_t rx_buffer[2];
int idx = 0;


int main(void){	RCC_init();
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	f000 f8a9 	bl	8000f34 <RCC_init>
	TIM8_init();
 8000de2:	f000 f921 	bl	8001028 <TIM8_init>
	SPI_init();
 8000de6:	f000 f8ed 	bl	8000fc4 <SPI_init>
	NVIC_Interupts_Enable();
 8000dea:	f000 f806 	bl	8000dfa <NVIC_Interupts_Enable>

	TIM8_start();
 8000dee:	f000 f939 	bl	8001064 <TIM8_start>
	SPI_start();
 8000df2:	f000 f913 	bl	800101c <SPI_start>


	while(1){}
 8000df6:	bf00      	nop
 8000df8:	e7fd      	b.n	8000df6 <main+0x1c>

08000dfa <NVIC_Interupts_Enable>:
}

void NVIC_Interupts_Enable(){
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	af00      	add	r7, sp, #0
	NVIC_TIM8_Enable_Interupt();
 8000dfe:	f7ff fb6f 	bl	80004e0 <NVIC_TIM8_Enable_Interupt>
	NVIC_SPI1_Enable_Interupt();
 8000e02:	f7ff fb74 	bl	80004ee <NVIC_SPI1_Enable_Interupt>
}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <TIM8_UP_IRQHandler>:

int tim_flag = 0;
void TIM8_UP_IRQHandler(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
	if(TIM8_Get_SR_Status() & 0x1){  //UIF on
 8000e10:	f7ff ff8e 	bl	8000d30 <TIM8_Get_SR_Status>
 8000e14:	4603      	mov	r3, r0
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d00d      	beq.n	8000e3a <TIM8_UP_IRQHandler+0x2e>
		TIM8_Clear_UIF_Flag();
 8000e1e:	f7ff fef5 	bl	8000c0c <TIM8_Clear_UIF_Flag>
		tim_flag ^= 1;
 8000e22:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <TIM8_UP_IRQHandler+0x34>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f083 0301 	eor.w	r3, r3, #1
 8000e2a:	4a05      	ldr	r2, [pc, #20]	@ (8000e40 <TIM8_UP_IRQHandler+0x34>)
 8000e2c:	6013      	str	r3, [r2, #0]
		if(tim_flag == 1){
			//GPIOC_BSRR_SET();
		}

		printf("%i \n", tim_flag);
 8000e2e:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <TIM8_UP_IRQHandler+0x34>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4619      	mov	r1, r3
 8000e34:	4803      	ldr	r0, [pc, #12]	@ (8000e44 <TIM8_UP_IRQHandler+0x38>)
 8000e36:	f000 fa05 	bl	8001244 <iprintf>
	}
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000080 	.word	0x20000080
 8000e44:	08002074 	.word	0x08002074

08000e48 <SPI1_IRQHandler>:

void SPI1_IRQHandler(){
 8000e48:	b598      	push	{r3, r4, r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	* In master, EOT event terminates the data transaction and handles SS output optionally.
	* When CRC is applied, the EOT event is extended over the CRC frame transaction.
	* To restart the internal state machine properly, SPI is strongly suggested to be disabled and
	* re-enabled before next transaction starts despite its setting is not changed.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 3)){
 8000e4c:	f7ff fd3f 	bl	80008ce <ASM_SPI_SR_Get>
 8000e50:	4603      	mov	r3, r0
 8000e52:	f003 0308 	and.w	r3, r3, #8
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SPI1_IRQHandler+0x16>
//		printf("transfer complete.\n");
		ASM_SPI_IFCR_EOTC_Clear();
 8000e5a:	f7ff fd3e 	bl	80008da <ASM_SPI_IFCR_EOTC_Clear>
	* communication flow. If the data packet is stored by performing consecutive write operations
	* to SPI_TXDR, TXP flag must be checked again once a complete data packet is stored at
	* TxFIFO. TXP is set despite SPI TxFIFO becomes inaccessible when SPI is reset or
	* disabled.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 1)){
 8000e5e:	f7ff fd36 	bl	80008ce <ASM_SPI_SR_Get>
 8000e62:	4603      	mov	r3, r0
 8000e64:	f003 0302 	and.w	r3, r3, #2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d02c      	beq.n	8000ec6 <SPI1_IRQHandler+0x7e>
		printf("Data packet space available\n");
 8000e6c:	482c      	ldr	r0, [pc, #176]	@ (8000f20 <SPI1_IRQHandler+0xd8>)
 8000e6e:	f000 fa51 	bl	8001314 <puts>
		idx ^= 1;
 8000e72:	4b2c      	ldr	r3, [pc, #176]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f083 0301 	eor.w	r3, r3, #1
 8000e7a:	4a2a      	ldr	r2, [pc, #168]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000e7c:	6013      	str	r3, [r2, #0]
		ASM_SPI_TXDR_Set(rx_buffer[idx]);
 8000e7e:	4b29      	ldr	r3, [pc, #164]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a29      	ldr	r2, [pc, #164]	@ (8000f28 <SPI1_IRQHandler+0xe0>)
 8000e84:	5cd3      	ldrb	r3, [r2, r3]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fe5d 	bl	8000b46 <ASM_SPI_TXDR_Set>
		GPIOC_BSRR_SET();
 8000e8c:	f7ff faeb 	bl	8000466 <GPIOC_BSRR_SET>
	* RxFIFO if SPI is enabled. RXP value depends on the FIFO threshold (FTHLV[3:0]), data
	* frame size (DSIZE[4:0] in SPI mode), and actual communication flow. If the data packet is
	* read by performing consecutive read operations from SPI_RXDR, RXP flag must be
	* checked again once a complete data packet is read out from RxFIFO.
	*/
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000e90:	e019      	b.n	8000ec6 <SPI1_IRQHandler+0x7e>
		//printf("RxFIFO contains at least one data packet\n");
		GPIOC_BSRR_RESET();  //set ready to false
 8000e92:	f7ff faf2 	bl	800047a <GPIOC_BSRR_RESET>
		idx ^= 1;
 8000e96:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f083 0301 	eor.w	r3, r3, #1
 8000e9e:	4a21      	ldr	r2, [pc, #132]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000ea0:	6013      	str	r3, [r2, #0]
		rx_buffer[idx] = ASM_SPI_RXDR_Get();
 8000ea2:	4b20      	ldr	r3, [pc, #128]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000ea4:	681c      	ldr	r4, [r3, #0]
 8000ea6:	f7ff fe56 	bl	8000b56 <ASM_SPI_RXDR_Get>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	4b1e      	ldr	r3, [pc, #120]	@ (8000f28 <SPI1_IRQHandler+0xe0>)
 8000eb0:	551a      	strb	r2, [r3, r4]
		printf("Received: %d \n", rx_buffer[idx]);
 8000eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <SPI1_IRQHandler+0xdc>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f28 <SPI1_IRQHandler+0xe0>)
 8000eb8:	5cd3      	ldrb	r3, [r2, r3]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	481b      	ldr	r0, [pc, #108]	@ (8000f2c <SPI1_IRQHandler+0xe4>)
 8000ebe:	f000 f9c1 	bl	8001244 <iprintf>
		GPIOC_BSRR_SET();
 8000ec2:	f7ff fad0 	bl	8000466 <GPIOC_BSRR_SET>
	while(ASM_SPI_SR_Get() & (0x1U)){
 8000ec6:	f7ff fd02 	bl	80008ce <ASM_SPI_SR_Get>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	f003 0301 	and.w	r3, r3, #1
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1de      	bne.n	8000e92 <SPI1_IRQHandler+0x4a>
	}


	//Bit 6 OVR: overrun
	if(ASM_SPI_SR_Get() & (0x1U << 6)){
 8000ed4:	f7ff fcfb 	bl	80008ce <ASM_SPI_SR_Get>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d00a      	beq.n	8000ef8 <SPI1_IRQHandler+0xb0>
		printf("Overrun.\n");
 8000ee2:	4813      	ldr	r0, [pc, #76]	@ (8000f30 <SPI1_IRQHandler+0xe8>)
 8000ee4:	f000 fa16 	bl	8001314 <puts>
		//GPIOC_BSRR_RESET();  //set ready to false
		rx_buffer[0] = ASM_SPI_RXDR_Get();
 8000ee8:	f7ff fe35 	bl	8000b56 <ASM_SPI_RXDR_Get>
 8000eec:	4603      	mov	r3, r0
 8000eee:	461a      	mov	r2, r3
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8000f28 <SPI1_IRQHandler+0xe0>)
 8000ef2:	701a      	strb	r2, [r3, #0]
		ASM_SPI_IFCR_OVRC();
 8000ef4:	f7ff fcfb 	bl	80008ee <ASM_SPI_IFCR_OVRC>
	}


	if(ASM_SPI_SR_Get() & (0x1U << 5)){
 8000ef8:	f7ff fce9 	bl	80008ce <ASM_SPI_SR_Get>
 8000efc:	4603      	mov	r3, r0
 8000efe:	f003 0320 	and.w	r3, r3, #32
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <SPI1_IRQHandler+0xc2>
		//underrun flag set
		ASM_SPI_IFCR_UDRC();
 8000f06:	f7ff fd06 	bl	8000916 <ASM_SPI_IFCR_UDRC>
	* This bit is cleared by software write 1 to TXTFC bit of SPI_IFCR exclusively.
	* TXTF flag triggers an interrupt if TXTFIE bit is set.
	* TXTF setting clears the TXPIE and DXPIE masks so to off-load application software from
	* calculating when to disable TXP and DXP interrupts.
	*/
	if(ASM_SPI_SR_Get() & (0x1U << 4)){
 8000f0a:	f7ff fce0 	bl	80008ce <ASM_SPI_SR_Get>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	f003 0310 	and.w	r3, r3, #16
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <SPI1_IRQHandler+0xd4>
		//printf("TxFIFO upload is finished.\n");
		ASM_SPI_IFCR_TXTFC();
 8000f18:	f7ff fcf3 	bl	8000902 <ASM_SPI_IFCR_TXTFC>





}
 8000f1c:	bf00      	nop
 8000f1e:	bd98      	pop	{r3, r4, r7, pc}
 8000f20:	0800207c 	.word	0x0800207c
 8000f24:	2000007c 	.word	0x2000007c
 8000f28:	20000078 	.word	0x20000078
 8000f2c:	08002098 	.word	0x08002098
 8000f30:	080020a8 	.word	0x080020a8

08000f34 <RCC_init>:

void RCC_init(){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

	ASM_RCC_CR_HSI16();
 8000f38:	f7ff fbc0 	bl	80006bc <ASM_RCC_CR_HSI16>
	while(!ASM_RCC_CR_HSI16RDY());
 8000f3c:	bf00      	nop
 8000f3e:	f7ff fbc4 	bl	80006ca <ASM_RCC_CR_HSI16RDY>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0fa      	beq.n	8000f3e <RCC_init+0xa>

	ASM_RCC_PLL1CFGR_PLL1SRC_HSI16();
 8000f48:	f7ff fc13 	bl	8000772 <ASM_RCC_PLL1CFGR_PLL1SRC_HSI16>
	ASM_RCC_PLL1CFGR_PLL1M_3();
 8000f4c:	f7ff fc3b 	bl	80007c6 <ASM_RCC_PLL1CFGR_PLL1M_3>
	ASM_RCC_PLL1DIVR_PLL1N_4();
 8000f50:	f7ff fc47 	bl	80007e2 <ASM_RCC_PLL1DIVR_PLL1N_4>
	ASM_RCC_PLL1CFGR_PLL1REN();
 8000f54:	f7ff fc2d 	bl	80007b2 <ASM_RCC_PLL1CFGR_PLL1REN>
	ASM_RCC_PLL1CFGR_PLL1PEN();
 8000f58:	f7ff fc17 	bl	800078a <ASM_RCC_PLL1CFGR_PLL1PEN>
	ASM_RCC_PLL1CFGR_PLL1QEN();
 8000f5c:	f7ff fc1f 	bl	800079e <ASM_RCC_PLL1CFGR_PLL1QEN>


	ASM_RCC_CR_PLL1();
 8000f60:	f7ff fbfa 	bl	8000758 <ASM_RCC_CR_PLL1>
	while(!ASM_RCC_CR_PLL1RDY());
 8000f64:	bf00      	nop
 8000f66:	f7ff fbfe 	bl	8000766 <ASM_RCC_CR_PLL1RDY>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d0fa      	beq.n	8000f66 <RCC_init+0x32>

	//Activate MCO gpio pin PA8
	ASM_RCC_AHB2ENR1_GPIOAEN_Set();
 8000f70:	f7ff fada 	bl	8000528 <ASM_RCC_AHB2ENR1_GPIOAEN_Set>
	GPIOA_MODER_Set_Alt_Function();
 8000f74:	f7ff fa8b 	bl	800048e <GPIOA_MODER_Set_Alt_Function>
	GPIOA_AFRH_Set_Alt_Function();
 8000f78:	f7ff fa97 	bl	80004aa <GPIOA_AFRH_Set_Alt_Function>
	GPIOA_OSPEEDR_Set();
 8000f7c:	f7ff fa9f 	bl	80004be <GPIOA_OSPEEDR_Set>

	// Read clock frequency
			//ASM_RCC_CFGR1_MCOSEL_HSIor STM32U516();
			//ASM_RCC_CFGR1_MCOSEL_HSI48();
	 ASM_RCC_CFGR1_MCOSEL_SYSCLK();
 8000f80:	f7ff fb72 	bl	8000668 <ASM_RCC_CFGR1_MCOSEL_SYSCLK>
			//ASM_RCC_CFGR1_MCOSEL_HSE();
			//ASM_RCC_CFGR1_MCOSEL_PLL1();

//	  ASM_RCC_CFGR1_SW_PLL1();
//	  while(!(ASM_RCC_CFGR1_SWS() & 0x3U));
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <GPIO_SPI_init>:

void GPIO_SPI_init(){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0

	ASM_RCC_AHB2ENR1_GPIOEEN_Set();
 8000f8c:	f7ff fac2 	bl	8000514 <ASM_RCC_AHB2ENR1_GPIOEEN_Set>
	ASM_RCC_AHB2ENR1_GPIODEN_Set();
 8000f90:	f7ff fad3 	bl	800053a <ASM_RCC_AHB2ENR1_GPIODEN_Set>
	ASM_RCC_AHB2ENR1_GPIOCEN_Set();
 8000f94:	f7ff fadb 	bl	800054e <ASM_RCC_AHB2ENR1_GPIOCEN_Set>

	//Configure GPIOE
	GPIOE_MODER_Set_Alt_Function();
 8000f98:	f7ff f96e 	bl	8000278 <GPIOE_MODER_Set_Alt_Function>
	GPIOE_AFRH_Set_Alt_Function();
 8000f9c:	f7ff f98f 	bl	80002be <GPIOE_AFRH_Set_Alt_Function>
	GPIOE_OSPEEDR_Set();
 8000fa0:	f7ff f9b0 	bl	8000304 <GPIOE_OSPEEDR_Set>
	GPIOE_PUPDR_NSS_UP();
 8000fa4:	f7ff f9d6 	bl	8000354 <GPIOE_PUPDR_NSS_UP>
	GPIOE_PUPDR_MOSI_UP();
 8000fa8:	f7ff fa10 	bl	80003cc <GPIOE_PUPDR_MOSI_UP>
	GPIOE_PUPDR_MISO_UP();
 8000fac:	f7ff f9fa 	bl	80003a4 <GPIOE_PUPDR_MISO_UP>
  //GPIOE_PUPDR_CLEAR(26);
  //GPIOE_PUPDR_SCK_DOWN();

    //Configure GPIOC for RDY
	// PC1
	GPIOC_MODER_Output();
 8000fb0:	f7ff fa16 	bl	80003e0 <GPIOC_MODER_Output>
	GPIOC_OTYPER_PP();
 8000fb4:	f7ff fa22 	bl	80003fc <GPIOC_OTYPER_PP>
	GPIOC_OSPEEDR();
 8000fb8:	f7ff fa2b 	bl	8000412 <GPIOC_OSPEEDR>
    GPIOC_PUPDR_RDY_DOWN();
 8000fbc:	f7ff fa49 	bl	8000452 <GPIOC_PUPDR_RDY_DOWN>

}
 8000fc0:	bf00      	nop
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <SPI_init>:

void SPI_init(){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0

	/**
	 * Configure GPIO pins for SPI
	 */

	GPIO_SPI_init();
 8000fc8:	f7ff ffde 	bl	8000f88 <GPIO_SPI_init>
	/**
	 * Select clock for SPI
	 */

		//ASM_RCC_CCIPR1_SPI1SEL_HSI16();
	ASM_RCC_CCIPR1_SPI1SEL_PCLK2();
 8000fcc:	f7ff fae1 	bl	8000592 <ASM_RCC_CCIPR1_SPI1SEL_PCLK2>
	  //ASM_RCC_CCIPR1_SPI1SEL_SYSCLK();
	  //ASM_RCC_CFGR2_HPRE_2();
	  //ASM_RCC_CFGR2_PCLK2_2();
	ASM_RCC_APB2ENR_SPI1_Set();
 8000fd0:	f7ff fac7 	bl	8000562 <ASM_RCC_APB2ENR_SPI1_Set>
	/**
	 * SSIOP: SS input/output polarity.
	 * 0: low level is active for SS signal
	 * 1: high level is active for SS signal
	 */
	ASM_SPI_CFG2_SSIOP_0();
 8000fd4:	f7ff fdc5 	bl	8000b62 <ASM_SPI_CFG2_SSIOP_0>
	/**
	 * Bit 22 MASTER: SPI Master
	 * 0: SPI Slave
	 * 1: SPI Master
	 */
	ASM_SPI_CFG2_MASTER_Set();  //set to slave
 8000fd8:	f7ff fcb0 	bl	800093c <ASM_SPI_CFG2_MASTER_Set>
	 * 00: full-duplex
	 * 01: simplex transmitter
	 * 10: simplex receiver
	 * 11: half-duplex
	 */
	ASM_SPI_CFG2_COMM_Full_Duplex();
 8000fdc:	f7ff fcb9 	bl	8000952 <ASM_SPI_CFG2_COMM_Full_Duplex>
	/**
	 * Bit 25 CPOL: clock polarity
	 * 0: SCK signal is at 0 when idle
	 * 1: SCK signal is at 1 when idle
	 */
	ASM_SPI_CFG2_CPOL_0();
 8000fe0:	f7ff fcc2 	bl	8000968 <ASM_SPI_CFG2_CPOL_0>
	/**
	 * Bit 24 CPHA: clock phase
	 * 0: the first clock transition is the first data capture edge
	 * 1: the second clock transition is the first data capture edge
	 */
	ASM_SPI_CFG2_CPHA_0();
 8000fe4:	f7ff fcd5 	bl	8000992 <ASM_SPI_CFG2_CPHA_0>
	 * .....
	 * 11101: 30 bits
	 * 11110: 31 bits
	 * 11111: 32 bits
	 */
	ASM_SPI_CFG1_DSIZE_8();
 8000fe8:	f7ff fcfd 	bl	80009e6 <ASM_SPI_CFG1_DSIZE_8>
	* FTHLV = 2, 4, 6.
	* â€“ If SPI data register is accessed as a 32-bit register and DSIZE> 8 bit, better to select
	* FTHLV = 2, 4, 6, while if DSIZE â‰¤ 8bit, better to select FTHLV = 4, 8, 12.
	* Note: FTHLV[3:2] bits are reserved at instances with limited set of features
	*/
	ASM_SPI_CFG1_FTHLV_2();
 8000fec:	f7ff fcfc 	bl	80009e8 <ASM_SPI_CFG1_FTHLV_2>
	 * Bit 31 BPASS: bypass of the prescaler at master baud rate clock generator
	 * 0: bypass is disabled
	 * 1: bypass is enabled
	 */
  //ASM_SPI_CFG1_BPASS_0();
	ASM_SPI_CFG1_BPASS_1();
 8000ff0:	f7ff fd4c 	bl	8000a8c <ASM_SPI_CFG1_BPASS_1>
	 * Bit 23 LSBFRST: data frame format
	 * 0: MSB transmitted first
	 * 1: LSB transmitted first
	 */
	//ASM_SPI_CFG2_LSBFRST_MSB();
	ASM_SPI_CFG2_LSBFRST_LSB();
 8000ff4:	f7ff fd5f 	bl	8000ab6 <ASM_SPI_CFG2_LSBFRST_LSB>
	* Endless transaction is initialized when CSTART is set while zero value is stored at TSIZE.
	* TSIZE cannot be set to 0xFFFF respective 0x3FFF value when CRC is enabled.
	* Note: TSIZE[15:10] bits are reserved at limited feature set instances and must be kept at reset
	* value.
	*/
	ASM_SPI_CR2_TSIZE();
 8000ff8:	f7ff fc97 	bl	800092a <ASM_SPI_CR2_TSIZE>



//	ASM_SPI_UDRDR(); // set to asterisk
	ASM_CFG1_UDRCFG_1(); //echo master
 8000ffc:	f7ff fdd9 	bl	8000bb2 <ASM_CFG1_UDRCFG_1>


	//Enable interrupts on SPI1
	ASM_SPI_IER_EOTIE_Set();
 8001000:	f7ff fc34 	bl	800086c <ASM_SPI_IER_EOTIE_Set>
	ASM_SPI_IER_TXPIE_Set();
 8001004:	f7ff fc3c 	bl	8000880 <ASM_SPI_IER_TXPIE_Set>
	ASM_SPI_IER_TXTFIE_Set();
 8001008:	f7ff fc4d 	bl	80008a6 <ASM_SPI_IER_TXTFIE_Set>
	ASM_SPI_IER_RXPIE_Set();
 800100c:	f7ff fc42 	bl	8000894 <ASM_SPI_IER_RXPIE_Set>
	ASM_SPI_IER_UDRIE_Set();
 8001010:	f7ff fc53 	bl	80008ba <ASM_SPI_IER_UDRIE_Set>

	//set slave to READY
	GPIOC_BSRR_SET();
 8001014:	f7ff fa27 	bl	8000466 <GPIOC_BSRR_SET>

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <SPI_start>:

void SPI_start(){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	 * Bit 0 SPE: serial peripheral enable
	 * This bit is set by and cleared by software.
	 * 0: Serial peripheral disabled.
	 * 1: Serial peripheral enabled
	 */
	ASM_SPI_CR1_SPE_1();
 8001020:	f7ff fd5d 	bl	8000ade <ASM_SPI_CR1_SPE_1>
}
 8001024:	bf00      	nop
 8001026:	bd80      	pop	{r7, pc}

08001028 <TIM8_init>:

void TIM8_init(){
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0

	ASM_RCC_APB2ENR_TIM8EN_Set();
 800102c:	f7ff fa68 	bl	8000500 <ASM_RCC_APB2ENR_TIM8EN_Set>
	//configure TIM2 timer
	TIM8_Set_PSC_Value();
 8001030:	f7ff fdd6 	bl	8000be0 <TIM8_Set_PSC_Value>
	TIM8_Set_ARR_Value();
 8001034:	f7ff fdde 	bl	8000bf4 <TIM8_Set_ARR_Value>
	TIM8_Clear_UIF_Flag();
 8001038:	f7ff fde8 	bl	8000c0c <TIM8_Clear_UIF_Flag>
	TIM8_Set_CCnS_To_Channel_Output();
 800103c:	f7ff fdf0 	bl	8000c20 <TIM8_Set_CCnS_To_Channel_Output>
	TIM8_Set_DITHEN_False();
 8001040:	f7ff fdf9 	bl	8000c36 <TIM8_Set_DITHEN_False>
	TIM8_Set_CCRn_WaveGen_Value();
 8001044:	f7ff fe02 	bl	8000c4c <TIM8_Set_CCRn_WaveGen_Value>
	TIM8_Set_DIR_UpCounter();
 8001048:	f7ff fe17 	bl	8000c7a <TIM8_Set_DIR_UpCounter>
	TIM8_Set_MMS_Update_Trigger_Output();
 800104c:	f7ff fe4f 	bl	8000cee <TIM8_Set_MMS_Update_Trigger_Output>
	//TIM8_Set_OCnM_To_Toggle_Mode();
	TIM8_Set_CC1P_Polarity_ActiveHigh();
 8001050:	f7ff fe30 	bl	8000cb4 <TIM8_Set_CC1P_Polarity_ActiveHigh>
	TIM8_Set_CCnE_Output_Enable_To_GPIO();
 8001054:	f7ff fe39 	bl	8000cca <TIM8_Set_CCnE_Output_Enable_To_GPIO>
	TIM8_Set_UIF_Update_Interrupt_Enable();
 8001058:	f7ff fe57 	bl	8000d0a <TIM8_Set_UIF_Update_Interrupt_Enable>
	TIM8_Set_CC1IE_Update_Interrupt_Enable();
 800105c:	f7ff fe5e 	bl	8000d1c <TIM8_Set_CC1IE_Update_Interrupt_Enable>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}

08001064 <TIM8_start>:

void TIM8_start(){
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	TIM8_Set_CEN_Counter_Enable();
 8001068:	f7ff fe38 	bl	8000cdc <TIM8_Set_CEN_Counter_Enable>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001070:	f8df d030 	ldr.w	sp, [pc, #48]	@ 80010a4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
//  bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001074:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001076:	e003      	b.n	8001080 <LoopCopyDataInit>

08001078 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800107a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800107c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800107e:	3104      	adds	r1, #4

08001080 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001080:	480a      	ldr	r0, [pc, #40]	@ (80010ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001082:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001084:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001086:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001088:	d3f6      	bcc.n	8001078 <CopyDataInit>
	ldr	r2, =_sbss
 800108a:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800108c:	e002      	b.n	8001094 <LoopFillZerobss>

0800108e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800108e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001090:	f842 3b04 	str.w	r3, [r2], #4

08001094 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <LoopForever+0x16>)
	cmp	r2, r3
 8001096:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001098:	d3f9      	bcc.n	800108e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800109a:	f000 fa69 	bl	8001570 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800109e:	f7ff fe9c 	bl	8000dda <main>

080010a2 <LoopForever>:

LoopForever:
    b LoopForever
 80010a2:	e7fe      	b.n	80010a2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80010a4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80010a8:	080020ec 	.word	0x080020ec
	ldr	r0, =_sdata
 80010ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80010b0:	2000005c 	.word	0x2000005c
	ldr	r2, =_sbss
 80010b4:	2000005c 	.word	0x2000005c
	ldr	r3, = _ebss
 80010b8:	200001d4 	.word	0x200001d4

080010bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010bc:	e7fe      	b.n	80010bc <ADC1_IRQHandler>
	...

080010c0 <std>:
 80010c0:	2300      	movs	r3, #0
 80010c2:	b510      	push	{r4, lr}
 80010c4:	4604      	mov	r4, r0
 80010c6:	6083      	str	r3, [r0, #8]
 80010c8:	8181      	strh	r1, [r0, #12]
 80010ca:	4619      	mov	r1, r3
 80010cc:	6643      	str	r3, [r0, #100]	@ 0x64
 80010ce:	81c2      	strh	r2, [r0, #14]
 80010d0:	2208      	movs	r2, #8
 80010d2:	6183      	str	r3, [r0, #24]
 80010d4:	e9c0 3300 	strd	r3, r3, [r0]
 80010d8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80010dc:	305c      	adds	r0, #92	@ 0x5c
 80010de:	f000 f9f9 	bl	80014d4 <memset>
 80010e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001118 <std+0x58>)
 80010e4:	6224      	str	r4, [r4, #32]
 80010e6:	6263      	str	r3, [r4, #36]	@ 0x24
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <std+0x5c>)
 80010ea:	62a3      	str	r3, [r4, #40]	@ 0x28
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <std+0x60>)
 80010ee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <std+0x64>)
 80010f2:	6323      	str	r3, [r4, #48]	@ 0x30
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <std+0x68>)
 80010f6:	429c      	cmp	r4, r3
 80010f8:	d006      	beq.n	8001108 <std+0x48>
 80010fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80010fe:	4294      	cmp	r4, r2
 8001100:	d002      	beq.n	8001108 <std+0x48>
 8001102:	33d0      	adds	r3, #208	@ 0xd0
 8001104:	429c      	cmp	r4, r3
 8001106:	d105      	bne.n	8001114 <std+0x54>
 8001108:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800110c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001110:	f000 ba52 	b.w	80015b8 <__retarget_lock_init_recursive>
 8001114:	bd10      	pop	{r4, pc}
 8001116:	bf00      	nop
 8001118:	08001325 	.word	0x08001325
 800111c:	08001347 	.word	0x08001347
 8001120:	0800137f 	.word	0x0800137f
 8001124:	080013a3 	.word	0x080013a3
 8001128:	20000084 	.word	0x20000084

0800112c <stdio_exit_handler>:
 800112c:	4a02      	ldr	r2, [pc, #8]	@ (8001138 <stdio_exit_handler+0xc>)
 800112e:	4903      	ldr	r1, [pc, #12]	@ (800113c <stdio_exit_handler+0x10>)
 8001130:	4803      	ldr	r0, [pc, #12]	@ (8001140 <stdio_exit_handler+0x14>)
 8001132:	f000 b869 	b.w	8001208 <_fwalk_sglue>
 8001136:	bf00      	nop
 8001138:	20000000 	.word	0x20000000
 800113c:	08001e5d 	.word	0x08001e5d
 8001140:	20000010 	.word	0x20000010

08001144 <cleanup_stdio>:
 8001144:	6841      	ldr	r1, [r0, #4]
 8001146:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <cleanup_stdio+0x34>)
 8001148:	4299      	cmp	r1, r3
 800114a:	b510      	push	{r4, lr}
 800114c:	4604      	mov	r4, r0
 800114e:	d001      	beq.n	8001154 <cleanup_stdio+0x10>
 8001150:	f000 fe84 	bl	8001e5c <_fflush_r>
 8001154:	68a1      	ldr	r1, [r4, #8]
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <cleanup_stdio+0x38>)
 8001158:	4299      	cmp	r1, r3
 800115a:	d002      	beq.n	8001162 <cleanup_stdio+0x1e>
 800115c:	4620      	mov	r0, r4
 800115e:	f000 fe7d 	bl	8001e5c <_fflush_r>
 8001162:	68e1      	ldr	r1, [r4, #12]
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <cleanup_stdio+0x3c>)
 8001166:	4299      	cmp	r1, r3
 8001168:	d004      	beq.n	8001174 <cleanup_stdio+0x30>
 800116a:	4620      	mov	r0, r4
 800116c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001170:	f000 be74 	b.w	8001e5c <_fflush_r>
 8001174:	bd10      	pop	{r4, pc}
 8001176:	bf00      	nop
 8001178:	20000084 	.word	0x20000084
 800117c:	200000ec 	.word	0x200000ec
 8001180:	20000154 	.word	0x20000154

08001184 <global_stdio_init.part.0>:
 8001184:	b510      	push	{r4, lr}
 8001186:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <global_stdio_init.part.0+0x30>)
 8001188:	2104      	movs	r1, #4
 800118a:	4c0b      	ldr	r4, [pc, #44]	@ (80011b8 <global_stdio_init.part.0+0x34>)
 800118c:	4a0b      	ldr	r2, [pc, #44]	@ (80011bc <global_stdio_init.part.0+0x38>)
 800118e:	4620      	mov	r0, r4
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	2200      	movs	r2, #0
 8001194:	f7ff ff94 	bl	80010c0 <std>
 8001198:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800119c:	2201      	movs	r2, #1
 800119e:	2109      	movs	r1, #9
 80011a0:	f7ff ff8e 	bl	80010c0 <std>
 80011a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80011a8:	2202      	movs	r2, #2
 80011aa:	2112      	movs	r1, #18
 80011ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011b0:	f7ff bf86 	b.w	80010c0 <std>
 80011b4:	200001bc 	.word	0x200001bc
 80011b8:	20000084 	.word	0x20000084
 80011bc:	0800112d 	.word	0x0800112d

080011c0 <__sfp_lock_acquire>:
 80011c0:	4801      	ldr	r0, [pc, #4]	@ (80011c8 <__sfp_lock_acquire+0x8>)
 80011c2:	f000 b9fa 	b.w	80015ba <__retarget_lock_acquire_recursive>
 80011c6:	bf00      	nop
 80011c8:	200001c5 	.word	0x200001c5

080011cc <__sfp_lock_release>:
 80011cc:	4801      	ldr	r0, [pc, #4]	@ (80011d4 <__sfp_lock_release+0x8>)
 80011ce:	f000 b9f5 	b.w	80015bc <__retarget_lock_release_recursive>
 80011d2:	bf00      	nop
 80011d4:	200001c5 	.word	0x200001c5

080011d8 <__sinit>:
 80011d8:	b510      	push	{r4, lr}
 80011da:	4604      	mov	r4, r0
 80011dc:	f7ff fff0 	bl	80011c0 <__sfp_lock_acquire>
 80011e0:	6a23      	ldr	r3, [r4, #32]
 80011e2:	b11b      	cbz	r3, 80011ec <__sinit+0x14>
 80011e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011e8:	f7ff bff0 	b.w	80011cc <__sfp_lock_release>
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <__sinit+0x28>)
 80011ee:	6223      	str	r3, [r4, #32]
 80011f0:	4b04      	ldr	r3, [pc, #16]	@ (8001204 <__sinit+0x2c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d1f5      	bne.n	80011e4 <__sinit+0xc>
 80011f8:	f7ff ffc4 	bl	8001184 <global_stdio_init.part.0>
 80011fc:	e7f2      	b.n	80011e4 <__sinit+0xc>
 80011fe:	bf00      	nop
 8001200:	08001145 	.word	0x08001145
 8001204:	200001bc 	.word	0x200001bc

08001208 <_fwalk_sglue>:
 8001208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800120c:	4607      	mov	r7, r0
 800120e:	4688      	mov	r8, r1
 8001210:	4614      	mov	r4, r2
 8001212:	2600      	movs	r6, #0
 8001214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001218:	f1b9 0901 	subs.w	r9, r9, #1
 800121c:	d505      	bpl.n	800122a <_fwalk_sglue+0x22>
 800121e:	6824      	ldr	r4, [r4, #0]
 8001220:	2c00      	cmp	r4, #0
 8001222:	d1f7      	bne.n	8001214 <_fwalk_sglue+0xc>
 8001224:	4630      	mov	r0, r6
 8001226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800122a:	89ab      	ldrh	r3, [r5, #12]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d907      	bls.n	8001240 <_fwalk_sglue+0x38>
 8001230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001234:	3301      	adds	r3, #1
 8001236:	d003      	beq.n	8001240 <_fwalk_sglue+0x38>
 8001238:	4629      	mov	r1, r5
 800123a:	4638      	mov	r0, r7
 800123c:	47c0      	blx	r8
 800123e:	4306      	orrs	r6, r0
 8001240:	3568      	adds	r5, #104	@ 0x68
 8001242:	e7e9      	b.n	8001218 <_fwalk_sglue+0x10>

08001244 <iprintf>:
 8001244:	b40f      	push	{r0, r1, r2, r3}
 8001246:	b507      	push	{r0, r1, r2, lr}
 8001248:	4906      	ldr	r1, [pc, #24]	@ (8001264 <iprintf+0x20>)
 800124a:	ab04      	add	r3, sp, #16
 800124c:	6808      	ldr	r0, [r1, #0]
 800124e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001252:	6881      	ldr	r1, [r0, #8]
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	f000 fad5 	bl	8001804 <_vfiprintf_r>
 800125a:	b003      	add	sp, #12
 800125c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001260:	b004      	add	sp, #16
 8001262:	4770      	bx	lr
 8001264:	2000000c 	.word	0x2000000c

08001268 <_puts_r>:
 8001268:	6a03      	ldr	r3, [r0, #32]
 800126a:	b570      	push	{r4, r5, r6, lr}
 800126c:	4605      	mov	r5, r0
 800126e:	460e      	mov	r6, r1
 8001270:	6884      	ldr	r4, [r0, #8]
 8001272:	b90b      	cbnz	r3, 8001278 <_puts_r+0x10>
 8001274:	f7ff ffb0 	bl	80011d8 <__sinit>
 8001278:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800127a:	07db      	lsls	r3, r3, #31
 800127c:	d405      	bmi.n	800128a <_puts_r+0x22>
 800127e:	89a3      	ldrh	r3, [r4, #12]
 8001280:	0598      	lsls	r0, r3, #22
 8001282:	d402      	bmi.n	800128a <_puts_r+0x22>
 8001284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001286:	f000 f998 	bl	80015ba <__retarget_lock_acquire_recursive>
 800128a:	89a3      	ldrh	r3, [r4, #12]
 800128c:	0719      	lsls	r1, r3, #28
 800128e:	d502      	bpl.n	8001296 <_puts_r+0x2e>
 8001290:	6923      	ldr	r3, [r4, #16]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d135      	bne.n	8001302 <_puts_r+0x9a>
 8001296:	4621      	mov	r1, r4
 8001298:	4628      	mov	r0, r5
 800129a:	f000 f8c5 	bl	8001428 <__swsetup_r>
 800129e:	b380      	cbz	r0, 8001302 <_puts_r+0x9a>
 80012a0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80012a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80012a6:	07da      	lsls	r2, r3, #31
 80012a8:	d405      	bmi.n	80012b6 <_puts_r+0x4e>
 80012aa:	89a3      	ldrh	r3, [r4, #12]
 80012ac:	059b      	lsls	r3, r3, #22
 80012ae:	d402      	bmi.n	80012b6 <_puts_r+0x4e>
 80012b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80012b2:	f000 f983 	bl	80015bc <__retarget_lock_release_recursive>
 80012b6:	4628      	mov	r0, r5
 80012b8:	bd70      	pop	{r4, r5, r6, pc}
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	da04      	bge.n	80012c8 <_puts_r+0x60>
 80012be:	69a2      	ldr	r2, [r4, #24]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	dc17      	bgt.n	80012f4 <_puts_r+0x8c>
 80012c4:	290a      	cmp	r1, #10
 80012c6:	d015      	beq.n	80012f4 <_puts_r+0x8c>
 80012c8:	6823      	ldr	r3, [r4, #0]
 80012ca:	1c5a      	adds	r2, r3, #1
 80012cc:	6022      	str	r2, [r4, #0]
 80012ce:	7019      	strb	r1, [r3, #0]
 80012d0:	68a3      	ldr	r3, [r4, #8]
 80012d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80012d6:	3b01      	subs	r3, #1
 80012d8:	60a3      	str	r3, [r4, #8]
 80012da:	2900      	cmp	r1, #0
 80012dc:	d1ed      	bne.n	80012ba <_puts_r+0x52>
 80012de:	2b00      	cmp	r3, #0
 80012e0:	da11      	bge.n	8001306 <_puts_r+0x9e>
 80012e2:	4622      	mov	r2, r4
 80012e4:	210a      	movs	r1, #10
 80012e6:	4628      	mov	r0, r5
 80012e8:	f000 f85f 	bl	80013aa <__swbuf_r>
 80012ec:	3001      	adds	r0, #1
 80012ee:	d0d7      	beq.n	80012a0 <_puts_r+0x38>
 80012f0:	250a      	movs	r5, #10
 80012f2:	e7d7      	b.n	80012a4 <_puts_r+0x3c>
 80012f4:	4622      	mov	r2, r4
 80012f6:	4628      	mov	r0, r5
 80012f8:	f000 f857 	bl	80013aa <__swbuf_r>
 80012fc:	3001      	adds	r0, #1
 80012fe:	d1e7      	bne.n	80012d0 <_puts_r+0x68>
 8001300:	e7ce      	b.n	80012a0 <_puts_r+0x38>
 8001302:	3e01      	subs	r6, #1
 8001304:	e7e4      	b.n	80012d0 <_puts_r+0x68>
 8001306:	6823      	ldr	r3, [r4, #0]
 8001308:	1c5a      	adds	r2, r3, #1
 800130a:	6022      	str	r2, [r4, #0]
 800130c:	220a      	movs	r2, #10
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e7ee      	b.n	80012f0 <_puts_r+0x88>
	...

08001314 <puts>:
 8001314:	4b02      	ldr	r3, [pc, #8]	@ (8001320 <puts+0xc>)
 8001316:	4601      	mov	r1, r0
 8001318:	6818      	ldr	r0, [r3, #0]
 800131a:	f7ff bfa5 	b.w	8001268 <_puts_r>
 800131e:	bf00      	nop
 8001320:	2000000c 	.word	0x2000000c

08001324 <__sread>:
 8001324:	b510      	push	{r4, lr}
 8001326:	460c      	mov	r4, r1
 8001328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800132c:	f000 f8fc 	bl	8001528 <_read_r>
 8001330:	2800      	cmp	r0, #0
 8001332:	bfab      	itete	ge
 8001334:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001336:	89a3      	ldrhlt	r3, [r4, #12]
 8001338:	181b      	addge	r3, r3, r0
 800133a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800133e:	bfac      	ite	ge
 8001340:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001342:	81a3      	strhlt	r3, [r4, #12]
 8001344:	bd10      	pop	{r4, pc}

08001346 <__swrite>:
 8001346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800134a:	461f      	mov	r7, r3
 800134c:	898b      	ldrh	r3, [r1, #12]
 800134e:	4605      	mov	r5, r0
 8001350:	460c      	mov	r4, r1
 8001352:	05db      	lsls	r3, r3, #23
 8001354:	4616      	mov	r6, r2
 8001356:	d505      	bpl.n	8001364 <__swrite+0x1e>
 8001358:	2302      	movs	r3, #2
 800135a:	2200      	movs	r2, #0
 800135c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001360:	f000 f8d0 	bl	8001504 <_lseek_r>
 8001364:	89a3      	ldrh	r3, [r4, #12]
 8001366:	4632      	mov	r2, r6
 8001368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800136c:	4628      	mov	r0, r5
 800136e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001372:	81a3      	strh	r3, [r4, #12]
 8001374:	463b      	mov	r3, r7
 8001376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800137a:	f000 b8e7 	b.w	800154c <_write_r>

0800137e <__sseek>:
 800137e:	b510      	push	{r4, lr}
 8001380:	460c      	mov	r4, r1
 8001382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001386:	f000 f8bd 	bl	8001504 <_lseek_r>
 800138a:	1c43      	adds	r3, r0, #1
 800138c:	89a3      	ldrh	r3, [r4, #12]
 800138e:	bf15      	itete	ne
 8001390:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001392:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001396:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800139a:	81a3      	strheq	r3, [r4, #12]
 800139c:	bf18      	it	ne
 800139e:	81a3      	strhne	r3, [r4, #12]
 80013a0:	bd10      	pop	{r4, pc}

080013a2 <__sclose>:
 80013a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80013a6:	f000 b89d 	b.w	80014e4 <_close_r>

080013aa <__swbuf_r>:
 80013aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ac:	460e      	mov	r6, r1
 80013ae:	4614      	mov	r4, r2
 80013b0:	4605      	mov	r5, r0
 80013b2:	b118      	cbz	r0, 80013bc <__swbuf_r+0x12>
 80013b4:	6a03      	ldr	r3, [r0, #32]
 80013b6:	b90b      	cbnz	r3, 80013bc <__swbuf_r+0x12>
 80013b8:	f7ff ff0e 	bl	80011d8 <__sinit>
 80013bc:	69a3      	ldr	r3, [r4, #24]
 80013be:	60a3      	str	r3, [r4, #8]
 80013c0:	89a3      	ldrh	r3, [r4, #12]
 80013c2:	071a      	lsls	r2, r3, #28
 80013c4:	d501      	bpl.n	80013ca <__swbuf_r+0x20>
 80013c6:	6923      	ldr	r3, [r4, #16]
 80013c8:	b943      	cbnz	r3, 80013dc <__swbuf_r+0x32>
 80013ca:	4621      	mov	r1, r4
 80013cc:	4628      	mov	r0, r5
 80013ce:	f000 f82b 	bl	8001428 <__swsetup_r>
 80013d2:	b118      	cbz	r0, 80013dc <__swbuf_r+0x32>
 80013d4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80013d8:	4638      	mov	r0, r7
 80013da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013dc:	6823      	ldr	r3, [r4, #0]
 80013de:	b2f6      	uxtb	r6, r6
 80013e0:	6922      	ldr	r2, [r4, #16]
 80013e2:	4637      	mov	r7, r6
 80013e4:	1a98      	subs	r0, r3, r2
 80013e6:	6963      	ldr	r3, [r4, #20]
 80013e8:	4283      	cmp	r3, r0
 80013ea:	dc05      	bgt.n	80013f8 <__swbuf_r+0x4e>
 80013ec:	4621      	mov	r1, r4
 80013ee:	4628      	mov	r0, r5
 80013f0:	f000 fd34 	bl	8001e5c <_fflush_r>
 80013f4:	2800      	cmp	r0, #0
 80013f6:	d1ed      	bne.n	80013d4 <__swbuf_r+0x2a>
 80013f8:	68a3      	ldr	r3, [r4, #8]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	60a3      	str	r3, [r4, #8]
 80013fe:	6823      	ldr	r3, [r4, #0]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	6022      	str	r2, [r4, #0]
 8001404:	701e      	strb	r6, [r3, #0]
 8001406:	1c43      	adds	r3, r0, #1
 8001408:	6962      	ldr	r2, [r4, #20]
 800140a:	429a      	cmp	r2, r3
 800140c:	d004      	beq.n	8001418 <__swbuf_r+0x6e>
 800140e:	89a3      	ldrh	r3, [r4, #12]
 8001410:	07db      	lsls	r3, r3, #31
 8001412:	d5e1      	bpl.n	80013d8 <__swbuf_r+0x2e>
 8001414:	2e0a      	cmp	r6, #10
 8001416:	d1df      	bne.n	80013d8 <__swbuf_r+0x2e>
 8001418:	4621      	mov	r1, r4
 800141a:	4628      	mov	r0, r5
 800141c:	f000 fd1e 	bl	8001e5c <_fflush_r>
 8001420:	2800      	cmp	r0, #0
 8001422:	d0d9      	beq.n	80013d8 <__swbuf_r+0x2e>
 8001424:	e7d6      	b.n	80013d4 <__swbuf_r+0x2a>
	...

08001428 <__swsetup_r>:
 8001428:	b538      	push	{r3, r4, r5, lr}
 800142a:	4b29      	ldr	r3, [pc, #164]	@ (80014d0 <__swsetup_r+0xa8>)
 800142c:	4605      	mov	r5, r0
 800142e:	460c      	mov	r4, r1
 8001430:	6818      	ldr	r0, [r3, #0]
 8001432:	b118      	cbz	r0, 800143c <__swsetup_r+0x14>
 8001434:	6a03      	ldr	r3, [r0, #32]
 8001436:	b90b      	cbnz	r3, 800143c <__swsetup_r+0x14>
 8001438:	f7ff fece 	bl	80011d8 <__sinit>
 800143c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001440:	0719      	lsls	r1, r3, #28
 8001442:	d422      	bmi.n	800148a <__swsetup_r+0x62>
 8001444:	06da      	lsls	r2, r3, #27
 8001446:	d407      	bmi.n	8001458 <__swsetup_r+0x30>
 8001448:	2209      	movs	r2, #9
 800144a:	602a      	str	r2, [r5, #0]
 800144c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001450:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001454:	81a3      	strh	r3, [r4, #12]
 8001456:	e033      	b.n	80014c0 <__swsetup_r+0x98>
 8001458:	0758      	lsls	r0, r3, #29
 800145a:	d512      	bpl.n	8001482 <__swsetup_r+0x5a>
 800145c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800145e:	b141      	cbz	r1, 8001472 <__swsetup_r+0x4a>
 8001460:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001464:	4299      	cmp	r1, r3
 8001466:	d002      	beq.n	800146e <__swsetup_r+0x46>
 8001468:	4628      	mov	r0, r5
 800146a:	f000 f8a9 	bl	80015c0 <_free_r>
 800146e:	2300      	movs	r3, #0
 8001470:	6363      	str	r3, [r4, #52]	@ 0x34
 8001472:	89a3      	ldrh	r3, [r4, #12]
 8001474:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001478:	81a3      	strh	r3, [r4, #12]
 800147a:	2300      	movs	r3, #0
 800147c:	6063      	str	r3, [r4, #4]
 800147e:	6923      	ldr	r3, [r4, #16]
 8001480:	6023      	str	r3, [r4, #0]
 8001482:	89a3      	ldrh	r3, [r4, #12]
 8001484:	f043 0308 	orr.w	r3, r3, #8
 8001488:	81a3      	strh	r3, [r4, #12]
 800148a:	6923      	ldr	r3, [r4, #16]
 800148c:	b94b      	cbnz	r3, 80014a2 <__swsetup_r+0x7a>
 800148e:	89a3      	ldrh	r3, [r4, #12]
 8001490:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001498:	d003      	beq.n	80014a2 <__swsetup_r+0x7a>
 800149a:	4621      	mov	r1, r4
 800149c:	4628      	mov	r0, r5
 800149e:	f000 fd2a 	bl	8001ef6 <__smakebuf_r>
 80014a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80014a6:	f013 0201 	ands.w	r2, r3, #1
 80014aa:	d00a      	beq.n	80014c2 <__swsetup_r+0x9a>
 80014ac:	2200      	movs	r2, #0
 80014ae:	60a2      	str	r2, [r4, #8]
 80014b0:	6962      	ldr	r2, [r4, #20]
 80014b2:	4252      	negs	r2, r2
 80014b4:	61a2      	str	r2, [r4, #24]
 80014b6:	6922      	ldr	r2, [r4, #16]
 80014b8:	b942      	cbnz	r2, 80014cc <__swsetup_r+0xa4>
 80014ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80014be:	d1c5      	bne.n	800144c <__swsetup_r+0x24>
 80014c0:	bd38      	pop	{r3, r4, r5, pc}
 80014c2:	0799      	lsls	r1, r3, #30
 80014c4:	bf58      	it	pl
 80014c6:	6962      	ldrpl	r2, [r4, #20]
 80014c8:	60a2      	str	r2, [r4, #8]
 80014ca:	e7f4      	b.n	80014b6 <__swsetup_r+0x8e>
 80014cc:	2000      	movs	r0, #0
 80014ce:	e7f7      	b.n	80014c0 <__swsetup_r+0x98>
 80014d0:	2000000c 	.word	0x2000000c

080014d4 <memset>:
 80014d4:	4402      	add	r2, r0
 80014d6:	4603      	mov	r3, r0
 80014d8:	4293      	cmp	r3, r2
 80014da:	d100      	bne.n	80014de <memset+0xa>
 80014dc:	4770      	bx	lr
 80014de:	f803 1b01 	strb.w	r1, [r3], #1
 80014e2:	e7f9      	b.n	80014d8 <memset+0x4>

080014e4 <_close_r>:
 80014e4:	b538      	push	{r3, r4, r5, lr}
 80014e6:	2300      	movs	r3, #0
 80014e8:	4d05      	ldr	r5, [pc, #20]	@ (8001500 <_close_r+0x1c>)
 80014ea:	4604      	mov	r4, r0
 80014ec:	4608      	mov	r0, r1
 80014ee:	602b      	str	r3, [r5, #0]
 80014f0:	f000 fd7e 	bl	8001ff0 <_close>
 80014f4:	1c43      	adds	r3, r0, #1
 80014f6:	d102      	bne.n	80014fe <_close_r+0x1a>
 80014f8:	682b      	ldr	r3, [r5, #0]
 80014fa:	b103      	cbz	r3, 80014fe <_close_r+0x1a>
 80014fc:	6023      	str	r3, [r4, #0]
 80014fe:	bd38      	pop	{r3, r4, r5, pc}
 8001500:	200001c0 	.word	0x200001c0

08001504 <_lseek_r>:
 8001504:	b538      	push	{r3, r4, r5, lr}
 8001506:	4604      	mov	r4, r0
 8001508:	4d06      	ldr	r5, [pc, #24]	@ (8001524 <_lseek_r+0x20>)
 800150a:	4608      	mov	r0, r1
 800150c:	4611      	mov	r1, r2
 800150e:	2200      	movs	r2, #0
 8001510:	602a      	str	r2, [r5, #0]
 8001512:	461a      	mov	r2, r3
 8001514:	f000 fd84 	bl	8002020 <_lseek>
 8001518:	1c43      	adds	r3, r0, #1
 800151a:	d102      	bne.n	8001522 <_lseek_r+0x1e>
 800151c:	682b      	ldr	r3, [r5, #0]
 800151e:	b103      	cbz	r3, 8001522 <_lseek_r+0x1e>
 8001520:	6023      	str	r3, [r4, #0]
 8001522:	bd38      	pop	{r3, r4, r5, pc}
 8001524:	200001c0 	.word	0x200001c0

08001528 <_read_r>:
 8001528:	b538      	push	{r3, r4, r5, lr}
 800152a:	4604      	mov	r4, r0
 800152c:	4d06      	ldr	r5, [pc, #24]	@ (8001548 <_read_r+0x20>)
 800152e:	4608      	mov	r0, r1
 8001530:	4611      	mov	r1, r2
 8001532:	2200      	movs	r2, #0
 8001534:	602a      	str	r2, [r5, #0]
 8001536:	461a      	mov	r2, r3
 8001538:	f000 fd7a 	bl	8002030 <_read>
 800153c:	1c43      	adds	r3, r0, #1
 800153e:	d102      	bne.n	8001546 <_read_r+0x1e>
 8001540:	682b      	ldr	r3, [r5, #0]
 8001542:	b103      	cbz	r3, 8001546 <_read_r+0x1e>
 8001544:	6023      	str	r3, [r4, #0]
 8001546:	bd38      	pop	{r3, r4, r5, pc}
 8001548:	200001c0 	.word	0x200001c0

0800154c <_write_r>:
 800154c:	b538      	push	{r3, r4, r5, lr}
 800154e:	4604      	mov	r4, r0
 8001550:	4d06      	ldr	r5, [pc, #24]	@ (800156c <_write_r+0x20>)
 8001552:	4608      	mov	r0, r1
 8001554:	4611      	mov	r1, r2
 8001556:	2200      	movs	r2, #0
 8001558:	602a      	str	r2, [r5, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	f7ff fc21 	bl	8000da2 <_write>
 8001560:	1c43      	adds	r3, r0, #1
 8001562:	d102      	bne.n	800156a <_write_r+0x1e>
 8001564:	682b      	ldr	r3, [r5, #0]
 8001566:	b103      	cbz	r3, 800156a <_write_r+0x1e>
 8001568:	6023      	str	r3, [r4, #0]
 800156a:	bd38      	pop	{r3, r4, r5, pc}
 800156c:	200001c0 	.word	0x200001c0

08001570 <__libc_init_array>:
 8001570:	b570      	push	{r4, r5, r6, lr}
 8001572:	4d0d      	ldr	r5, [pc, #52]	@ (80015a8 <__libc_init_array+0x38>)
 8001574:	2600      	movs	r6, #0
 8001576:	4c0d      	ldr	r4, [pc, #52]	@ (80015ac <__libc_init_array+0x3c>)
 8001578:	1b64      	subs	r4, r4, r5
 800157a:	10a4      	asrs	r4, r4, #2
 800157c:	42a6      	cmp	r6, r4
 800157e:	d109      	bne.n	8001594 <__libc_init_array+0x24>
 8001580:	4d0b      	ldr	r5, [pc, #44]	@ (80015b0 <__libc_init_array+0x40>)
 8001582:	2600      	movs	r6, #0
 8001584:	4c0b      	ldr	r4, [pc, #44]	@ (80015b4 <__libc_init_array+0x44>)
 8001586:	f000 fd69 	bl	800205c <_init>
 800158a:	1b64      	subs	r4, r4, r5
 800158c:	10a4      	asrs	r4, r4, #2
 800158e:	42a6      	cmp	r6, r4
 8001590:	d105      	bne.n	800159e <__libc_init_array+0x2e>
 8001592:	bd70      	pop	{r4, r5, r6, pc}
 8001594:	f855 3b04 	ldr.w	r3, [r5], #4
 8001598:	3601      	adds	r6, #1
 800159a:	4798      	blx	r3
 800159c:	e7ee      	b.n	800157c <__libc_init_array+0xc>
 800159e:	f855 3b04 	ldr.w	r3, [r5], #4
 80015a2:	3601      	adds	r6, #1
 80015a4:	4798      	blx	r3
 80015a6:	e7f2      	b.n	800158e <__libc_init_array+0x1e>
 80015a8:	080020e4 	.word	0x080020e4
 80015ac:	080020e4 	.word	0x080020e4
 80015b0:	080020e4 	.word	0x080020e4
 80015b4:	080020e8 	.word	0x080020e8

080015b8 <__retarget_lock_init_recursive>:
 80015b8:	4770      	bx	lr

080015ba <__retarget_lock_acquire_recursive>:
 80015ba:	4770      	bx	lr

080015bc <__retarget_lock_release_recursive>:
 80015bc:	4770      	bx	lr
	...

080015c0 <_free_r>:
 80015c0:	b538      	push	{r3, r4, r5, lr}
 80015c2:	4605      	mov	r5, r0
 80015c4:	2900      	cmp	r1, #0
 80015c6:	d041      	beq.n	800164c <_free_r+0x8c>
 80015c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80015cc:	1f0c      	subs	r4, r1, #4
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	bfb8      	it	lt
 80015d2:	18e4      	addlt	r4, r4, r3
 80015d4:	f000 f8e0 	bl	8001798 <__malloc_lock>
 80015d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001650 <_free_r+0x90>)
 80015da:	6813      	ldr	r3, [r2, #0]
 80015dc:	b933      	cbnz	r3, 80015ec <_free_r+0x2c>
 80015de:	6063      	str	r3, [r4, #4]
 80015e0:	6014      	str	r4, [r2, #0]
 80015e2:	4628      	mov	r0, r5
 80015e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80015e8:	f000 b8dc 	b.w	80017a4 <__malloc_unlock>
 80015ec:	42a3      	cmp	r3, r4
 80015ee:	d908      	bls.n	8001602 <_free_r+0x42>
 80015f0:	6820      	ldr	r0, [r4, #0]
 80015f2:	1821      	adds	r1, r4, r0
 80015f4:	428b      	cmp	r3, r1
 80015f6:	bf01      	itttt	eq
 80015f8:	6819      	ldreq	r1, [r3, #0]
 80015fa:	685b      	ldreq	r3, [r3, #4]
 80015fc:	1809      	addeq	r1, r1, r0
 80015fe:	6021      	streq	r1, [r4, #0]
 8001600:	e7ed      	b.n	80015de <_free_r+0x1e>
 8001602:	461a      	mov	r2, r3
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	b10b      	cbz	r3, 800160c <_free_r+0x4c>
 8001608:	42a3      	cmp	r3, r4
 800160a:	d9fa      	bls.n	8001602 <_free_r+0x42>
 800160c:	6811      	ldr	r1, [r2, #0]
 800160e:	1850      	adds	r0, r2, r1
 8001610:	42a0      	cmp	r0, r4
 8001612:	d10b      	bne.n	800162c <_free_r+0x6c>
 8001614:	6820      	ldr	r0, [r4, #0]
 8001616:	4401      	add	r1, r0
 8001618:	1850      	adds	r0, r2, r1
 800161a:	6011      	str	r1, [r2, #0]
 800161c:	4283      	cmp	r3, r0
 800161e:	d1e0      	bne.n	80015e2 <_free_r+0x22>
 8001620:	6818      	ldr	r0, [r3, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	4408      	add	r0, r1
 8001626:	6053      	str	r3, [r2, #4]
 8001628:	6010      	str	r0, [r2, #0]
 800162a:	e7da      	b.n	80015e2 <_free_r+0x22>
 800162c:	d902      	bls.n	8001634 <_free_r+0x74>
 800162e:	230c      	movs	r3, #12
 8001630:	602b      	str	r3, [r5, #0]
 8001632:	e7d6      	b.n	80015e2 <_free_r+0x22>
 8001634:	6820      	ldr	r0, [r4, #0]
 8001636:	1821      	adds	r1, r4, r0
 8001638:	428b      	cmp	r3, r1
 800163a:	bf02      	ittt	eq
 800163c:	6819      	ldreq	r1, [r3, #0]
 800163e:	685b      	ldreq	r3, [r3, #4]
 8001640:	1809      	addeq	r1, r1, r0
 8001642:	6063      	str	r3, [r4, #4]
 8001644:	bf08      	it	eq
 8001646:	6021      	streq	r1, [r4, #0]
 8001648:	6054      	str	r4, [r2, #4]
 800164a:	e7ca      	b.n	80015e2 <_free_r+0x22>
 800164c:	bd38      	pop	{r3, r4, r5, pc}
 800164e:	bf00      	nop
 8001650:	200001cc 	.word	0x200001cc

08001654 <sbrk_aligned>:
 8001654:	b570      	push	{r4, r5, r6, lr}
 8001656:	4e0f      	ldr	r6, [pc, #60]	@ (8001694 <sbrk_aligned+0x40>)
 8001658:	460c      	mov	r4, r1
 800165a:	4605      	mov	r5, r0
 800165c:	6831      	ldr	r1, [r6, #0]
 800165e:	b911      	cbnz	r1, 8001666 <sbrk_aligned+0x12>
 8001660:	f000 fca8 	bl	8001fb4 <_sbrk_r>
 8001664:	6030      	str	r0, [r6, #0]
 8001666:	4621      	mov	r1, r4
 8001668:	4628      	mov	r0, r5
 800166a:	f000 fca3 	bl	8001fb4 <_sbrk_r>
 800166e:	1c43      	adds	r3, r0, #1
 8001670:	d103      	bne.n	800167a <sbrk_aligned+0x26>
 8001672:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001676:	4620      	mov	r0, r4
 8001678:	bd70      	pop	{r4, r5, r6, pc}
 800167a:	1cc4      	adds	r4, r0, #3
 800167c:	f024 0403 	bic.w	r4, r4, #3
 8001680:	42a0      	cmp	r0, r4
 8001682:	d0f8      	beq.n	8001676 <sbrk_aligned+0x22>
 8001684:	1a21      	subs	r1, r4, r0
 8001686:	4628      	mov	r0, r5
 8001688:	f000 fc94 	bl	8001fb4 <_sbrk_r>
 800168c:	3001      	adds	r0, #1
 800168e:	d1f2      	bne.n	8001676 <sbrk_aligned+0x22>
 8001690:	e7ef      	b.n	8001672 <sbrk_aligned+0x1e>
 8001692:	bf00      	nop
 8001694:	200001c8 	.word	0x200001c8

08001698 <_malloc_r>:
 8001698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800169c:	1ccd      	adds	r5, r1, #3
 800169e:	4606      	mov	r6, r0
 80016a0:	f025 0503 	bic.w	r5, r5, #3
 80016a4:	3508      	adds	r5, #8
 80016a6:	2d0c      	cmp	r5, #12
 80016a8:	bf38      	it	cc
 80016aa:	250c      	movcc	r5, #12
 80016ac:	2d00      	cmp	r5, #0
 80016ae:	db01      	blt.n	80016b4 <_malloc_r+0x1c>
 80016b0:	42a9      	cmp	r1, r5
 80016b2:	d904      	bls.n	80016be <_malloc_r+0x26>
 80016b4:	230c      	movs	r3, #12
 80016b6:	6033      	str	r3, [r6, #0]
 80016b8:	2000      	movs	r0, #0
 80016ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80016be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001794 <_malloc_r+0xfc>
 80016c2:	f000 f869 	bl	8001798 <__malloc_lock>
 80016c6:	f8d8 3000 	ldr.w	r3, [r8]
 80016ca:	461c      	mov	r4, r3
 80016cc:	bb44      	cbnz	r4, 8001720 <_malloc_r+0x88>
 80016ce:	4629      	mov	r1, r5
 80016d0:	4630      	mov	r0, r6
 80016d2:	f7ff ffbf 	bl	8001654 <sbrk_aligned>
 80016d6:	1c43      	adds	r3, r0, #1
 80016d8:	4604      	mov	r4, r0
 80016da:	d158      	bne.n	800178e <_malloc_r+0xf6>
 80016dc:	f8d8 4000 	ldr.w	r4, [r8]
 80016e0:	4627      	mov	r7, r4
 80016e2:	2f00      	cmp	r7, #0
 80016e4:	d143      	bne.n	800176e <_malloc_r+0xd6>
 80016e6:	2c00      	cmp	r4, #0
 80016e8:	d04b      	beq.n	8001782 <_malloc_r+0xea>
 80016ea:	6823      	ldr	r3, [r4, #0]
 80016ec:	4639      	mov	r1, r7
 80016ee:	4630      	mov	r0, r6
 80016f0:	eb04 0903 	add.w	r9, r4, r3
 80016f4:	f000 fc5e 	bl	8001fb4 <_sbrk_r>
 80016f8:	4581      	cmp	r9, r0
 80016fa:	d142      	bne.n	8001782 <_malloc_r+0xea>
 80016fc:	6821      	ldr	r1, [r4, #0]
 80016fe:	4630      	mov	r0, r6
 8001700:	1a6d      	subs	r5, r5, r1
 8001702:	4629      	mov	r1, r5
 8001704:	f7ff ffa6 	bl	8001654 <sbrk_aligned>
 8001708:	3001      	adds	r0, #1
 800170a:	d03a      	beq.n	8001782 <_malloc_r+0xea>
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	442b      	add	r3, r5
 8001710:	6023      	str	r3, [r4, #0]
 8001712:	f8d8 3000 	ldr.w	r3, [r8]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	bb62      	cbnz	r2, 8001774 <_malloc_r+0xdc>
 800171a:	f8c8 7000 	str.w	r7, [r8]
 800171e:	e00f      	b.n	8001740 <_malloc_r+0xa8>
 8001720:	6822      	ldr	r2, [r4, #0]
 8001722:	1b52      	subs	r2, r2, r5
 8001724:	d420      	bmi.n	8001768 <_malloc_r+0xd0>
 8001726:	2a0b      	cmp	r2, #11
 8001728:	d917      	bls.n	800175a <_malloc_r+0xc2>
 800172a:	1961      	adds	r1, r4, r5
 800172c:	42a3      	cmp	r3, r4
 800172e:	6025      	str	r5, [r4, #0]
 8001730:	bf18      	it	ne
 8001732:	6059      	strne	r1, [r3, #4]
 8001734:	6863      	ldr	r3, [r4, #4]
 8001736:	bf08      	it	eq
 8001738:	f8c8 1000 	streq.w	r1, [r8]
 800173c:	5162      	str	r2, [r4, r5]
 800173e:	604b      	str	r3, [r1, #4]
 8001740:	4630      	mov	r0, r6
 8001742:	f000 f82f 	bl	80017a4 <__malloc_unlock>
 8001746:	f104 000b 	add.w	r0, r4, #11
 800174a:	1d23      	adds	r3, r4, #4
 800174c:	f020 0007 	bic.w	r0, r0, #7
 8001750:	1ac2      	subs	r2, r0, r3
 8001752:	bf1c      	itt	ne
 8001754:	1a1b      	subne	r3, r3, r0
 8001756:	50a3      	strne	r3, [r4, r2]
 8001758:	e7af      	b.n	80016ba <_malloc_r+0x22>
 800175a:	6862      	ldr	r2, [r4, #4]
 800175c:	42a3      	cmp	r3, r4
 800175e:	bf0c      	ite	eq
 8001760:	f8c8 2000 	streq.w	r2, [r8]
 8001764:	605a      	strne	r2, [r3, #4]
 8001766:	e7eb      	b.n	8001740 <_malloc_r+0xa8>
 8001768:	4623      	mov	r3, r4
 800176a:	6864      	ldr	r4, [r4, #4]
 800176c:	e7ae      	b.n	80016cc <_malloc_r+0x34>
 800176e:	463c      	mov	r4, r7
 8001770:	687f      	ldr	r7, [r7, #4]
 8001772:	e7b6      	b.n	80016e2 <_malloc_r+0x4a>
 8001774:	461a      	mov	r2, r3
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	42a3      	cmp	r3, r4
 800177a:	d1fb      	bne.n	8001774 <_malloc_r+0xdc>
 800177c:	2300      	movs	r3, #0
 800177e:	6053      	str	r3, [r2, #4]
 8001780:	e7de      	b.n	8001740 <_malloc_r+0xa8>
 8001782:	230c      	movs	r3, #12
 8001784:	4630      	mov	r0, r6
 8001786:	6033      	str	r3, [r6, #0]
 8001788:	f000 f80c 	bl	80017a4 <__malloc_unlock>
 800178c:	e794      	b.n	80016b8 <_malloc_r+0x20>
 800178e:	6005      	str	r5, [r0, #0]
 8001790:	e7d6      	b.n	8001740 <_malloc_r+0xa8>
 8001792:	bf00      	nop
 8001794:	200001cc 	.word	0x200001cc

08001798 <__malloc_lock>:
 8001798:	4801      	ldr	r0, [pc, #4]	@ (80017a0 <__malloc_lock+0x8>)
 800179a:	f7ff bf0e 	b.w	80015ba <__retarget_lock_acquire_recursive>
 800179e:	bf00      	nop
 80017a0:	200001c4 	.word	0x200001c4

080017a4 <__malloc_unlock>:
 80017a4:	4801      	ldr	r0, [pc, #4]	@ (80017ac <__malloc_unlock+0x8>)
 80017a6:	f7ff bf09 	b.w	80015bc <__retarget_lock_release_recursive>
 80017aa:	bf00      	nop
 80017ac:	200001c4 	.word	0x200001c4

080017b0 <__sfputc_r>:
 80017b0:	6893      	ldr	r3, [r2, #8]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	b410      	push	{r4}
 80017b8:	6093      	str	r3, [r2, #8]
 80017ba:	da08      	bge.n	80017ce <__sfputc_r+0x1e>
 80017bc:	6994      	ldr	r4, [r2, #24]
 80017be:	42a3      	cmp	r3, r4
 80017c0:	db01      	blt.n	80017c6 <__sfputc_r+0x16>
 80017c2:	290a      	cmp	r1, #10
 80017c4:	d103      	bne.n	80017ce <__sfputc_r+0x1e>
 80017c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017ca:	f7ff bdee 	b.w	80013aa <__swbuf_r>
 80017ce:	6813      	ldr	r3, [r2, #0]
 80017d0:	1c58      	adds	r0, r3, #1
 80017d2:	6010      	str	r0, [r2, #0]
 80017d4:	4608      	mov	r0, r1
 80017d6:	7019      	strb	r1, [r3, #0]
 80017d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017dc:	4770      	bx	lr

080017de <__sfputs_r>:
 80017de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017e0:	4606      	mov	r6, r0
 80017e2:	460f      	mov	r7, r1
 80017e4:	4614      	mov	r4, r2
 80017e6:	18d5      	adds	r5, r2, r3
 80017e8:	42ac      	cmp	r4, r5
 80017ea:	d101      	bne.n	80017f0 <__sfputs_r+0x12>
 80017ec:	2000      	movs	r0, #0
 80017ee:	e007      	b.n	8001800 <__sfputs_r+0x22>
 80017f0:	463a      	mov	r2, r7
 80017f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017f6:	4630      	mov	r0, r6
 80017f8:	f7ff ffda 	bl	80017b0 <__sfputc_r>
 80017fc:	1c43      	adds	r3, r0, #1
 80017fe:	d1f3      	bne.n	80017e8 <__sfputs_r+0xa>
 8001800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001804 <_vfiprintf_r>:
 8001804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001808:	460d      	mov	r5, r1
 800180a:	b09d      	sub	sp, #116	@ 0x74
 800180c:	4614      	mov	r4, r2
 800180e:	4698      	mov	r8, r3
 8001810:	4606      	mov	r6, r0
 8001812:	b118      	cbz	r0, 800181c <_vfiprintf_r+0x18>
 8001814:	6a03      	ldr	r3, [r0, #32]
 8001816:	b90b      	cbnz	r3, 800181c <_vfiprintf_r+0x18>
 8001818:	f7ff fcde 	bl	80011d8 <__sinit>
 800181c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800181e:	07d9      	lsls	r1, r3, #31
 8001820:	d405      	bmi.n	800182e <_vfiprintf_r+0x2a>
 8001822:	89ab      	ldrh	r3, [r5, #12]
 8001824:	059a      	lsls	r2, r3, #22
 8001826:	d402      	bmi.n	800182e <_vfiprintf_r+0x2a>
 8001828:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800182a:	f7ff fec6 	bl	80015ba <__retarget_lock_acquire_recursive>
 800182e:	89ab      	ldrh	r3, [r5, #12]
 8001830:	071b      	lsls	r3, r3, #28
 8001832:	d501      	bpl.n	8001838 <_vfiprintf_r+0x34>
 8001834:	692b      	ldr	r3, [r5, #16]
 8001836:	b99b      	cbnz	r3, 8001860 <_vfiprintf_r+0x5c>
 8001838:	4629      	mov	r1, r5
 800183a:	4630      	mov	r0, r6
 800183c:	f7ff fdf4 	bl	8001428 <__swsetup_r>
 8001840:	b170      	cbz	r0, 8001860 <_vfiprintf_r+0x5c>
 8001842:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001844:	07dc      	lsls	r4, r3, #31
 8001846:	d504      	bpl.n	8001852 <_vfiprintf_r+0x4e>
 8001848:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800184c:	b01d      	add	sp, #116	@ 0x74
 800184e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001852:	89ab      	ldrh	r3, [r5, #12]
 8001854:	0598      	lsls	r0, r3, #22
 8001856:	d4f7      	bmi.n	8001848 <_vfiprintf_r+0x44>
 8001858:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800185a:	f7ff feaf 	bl	80015bc <__retarget_lock_release_recursive>
 800185e:	e7f3      	b.n	8001848 <_vfiprintf_r+0x44>
 8001860:	2300      	movs	r3, #0
 8001862:	f8cd 800c 	str.w	r8, [sp, #12]
 8001866:	f04f 0901 	mov.w	r9, #1
 800186a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8001a20 <_vfiprintf_r+0x21c>
 800186e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001870:	2320      	movs	r3, #32
 8001872:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001876:	2330      	movs	r3, #48	@ 0x30
 8001878:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800187c:	4623      	mov	r3, r4
 800187e:	469a      	mov	sl, r3
 8001880:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001884:	b10a      	cbz	r2, 800188a <_vfiprintf_r+0x86>
 8001886:	2a25      	cmp	r2, #37	@ 0x25
 8001888:	d1f9      	bne.n	800187e <_vfiprintf_r+0x7a>
 800188a:	ebba 0b04 	subs.w	fp, sl, r4
 800188e:	d00b      	beq.n	80018a8 <_vfiprintf_r+0xa4>
 8001890:	465b      	mov	r3, fp
 8001892:	4622      	mov	r2, r4
 8001894:	4629      	mov	r1, r5
 8001896:	4630      	mov	r0, r6
 8001898:	f7ff ffa1 	bl	80017de <__sfputs_r>
 800189c:	3001      	adds	r0, #1
 800189e:	f000 80a7 	beq.w	80019f0 <_vfiprintf_r+0x1ec>
 80018a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80018a4:	445a      	add	r2, fp
 80018a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80018a8:	f89a 3000 	ldrb.w	r3, [sl]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 809f 	beq.w	80019f0 <_vfiprintf_r+0x1ec>
 80018b2:	2300      	movs	r3, #0
 80018b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018b8:	f10a 0a01 	add.w	sl, sl, #1
 80018bc:	9304      	str	r3, [sp, #16]
 80018be:	9307      	str	r3, [sp, #28]
 80018c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80018c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80018c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018ca:	4654      	mov	r4, sl
 80018cc:	2205      	movs	r2, #5
 80018ce:	4854      	ldr	r0, [pc, #336]	@ (8001a20 <_vfiprintf_r+0x21c>)
 80018d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018d4:	f000 fb7e 	bl	8001fd4 <memchr>
 80018d8:	9a04      	ldr	r2, [sp, #16]
 80018da:	b9d8      	cbnz	r0, 8001914 <_vfiprintf_r+0x110>
 80018dc:	06d1      	lsls	r1, r2, #27
 80018de:	bf44      	itt	mi
 80018e0:	2320      	movmi	r3, #32
 80018e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80018e6:	0713      	lsls	r3, r2, #28
 80018e8:	bf44      	itt	mi
 80018ea:	232b      	movmi	r3, #43	@ 0x2b
 80018ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80018f0:	f89a 3000 	ldrb.w	r3, [sl]
 80018f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80018f6:	d015      	beq.n	8001924 <_vfiprintf_r+0x120>
 80018f8:	9a07      	ldr	r2, [sp, #28]
 80018fa:	4654      	mov	r4, sl
 80018fc:	2000      	movs	r0, #0
 80018fe:	f04f 0c0a 	mov.w	ip, #10
 8001902:	4621      	mov	r1, r4
 8001904:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001908:	3b30      	subs	r3, #48	@ 0x30
 800190a:	2b09      	cmp	r3, #9
 800190c:	d94b      	bls.n	80019a6 <_vfiprintf_r+0x1a2>
 800190e:	b1b0      	cbz	r0, 800193e <_vfiprintf_r+0x13a>
 8001910:	9207      	str	r2, [sp, #28]
 8001912:	e014      	b.n	800193e <_vfiprintf_r+0x13a>
 8001914:	eba0 0308 	sub.w	r3, r0, r8
 8001918:	46a2      	mov	sl, r4
 800191a:	fa09 f303 	lsl.w	r3, r9, r3
 800191e:	4313      	orrs	r3, r2
 8001920:	9304      	str	r3, [sp, #16]
 8001922:	e7d2      	b.n	80018ca <_vfiprintf_r+0xc6>
 8001924:	9b03      	ldr	r3, [sp, #12]
 8001926:	1d19      	adds	r1, r3, #4
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	9103      	str	r1, [sp, #12]
 800192e:	bfbb      	ittet	lt
 8001930:	425b      	neglt	r3, r3
 8001932:	f042 0202 	orrlt.w	r2, r2, #2
 8001936:	9307      	strge	r3, [sp, #28]
 8001938:	9307      	strlt	r3, [sp, #28]
 800193a:	bfb8      	it	lt
 800193c:	9204      	strlt	r2, [sp, #16]
 800193e:	7823      	ldrb	r3, [r4, #0]
 8001940:	2b2e      	cmp	r3, #46	@ 0x2e
 8001942:	d10a      	bne.n	800195a <_vfiprintf_r+0x156>
 8001944:	7863      	ldrb	r3, [r4, #1]
 8001946:	2b2a      	cmp	r3, #42	@ 0x2a
 8001948:	d132      	bne.n	80019b0 <_vfiprintf_r+0x1ac>
 800194a:	9b03      	ldr	r3, [sp, #12]
 800194c:	3402      	adds	r4, #2
 800194e:	1d1a      	adds	r2, r3, #4
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001956:	9203      	str	r2, [sp, #12]
 8001958:	9305      	str	r3, [sp, #20]
 800195a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001a30 <_vfiprintf_r+0x22c>
 800195e:	2203      	movs	r2, #3
 8001960:	7821      	ldrb	r1, [r4, #0]
 8001962:	4650      	mov	r0, sl
 8001964:	f000 fb36 	bl	8001fd4 <memchr>
 8001968:	b138      	cbz	r0, 800197a <_vfiprintf_r+0x176>
 800196a:	eba0 000a 	sub.w	r0, r0, sl
 800196e:	2240      	movs	r2, #64	@ 0x40
 8001970:	9b04      	ldr	r3, [sp, #16]
 8001972:	3401      	adds	r4, #1
 8001974:	4082      	lsls	r2, r0
 8001976:	4313      	orrs	r3, r2
 8001978:	9304      	str	r3, [sp, #16]
 800197a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800197e:	2206      	movs	r2, #6
 8001980:	4828      	ldr	r0, [pc, #160]	@ (8001a24 <_vfiprintf_r+0x220>)
 8001982:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001986:	f000 fb25 	bl	8001fd4 <memchr>
 800198a:	2800      	cmp	r0, #0
 800198c:	d03f      	beq.n	8001a0e <_vfiprintf_r+0x20a>
 800198e:	4b26      	ldr	r3, [pc, #152]	@ (8001a28 <_vfiprintf_r+0x224>)
 8001990:	bb1b      	cbnz	r3, 80019da <_vfiprintf_r+0x1d6>
 8001992:	9b03      	ldr	r3, [sp, #12]
 8001994:	3307      	adds	r3, #7
 8001996:	f023 0307 	bic.w	r3, r3, #7
 800199a:	3308      	adds	r3, #8
 800199c:	9303      	str	r3, [sp, #12]
 800199e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80019a0:	443b      	add	r3, r7
 80019a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80019a4:	e76a      	b.n	800187c <_vfiprintf_r+0x78>
 80019a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80019aa:	460c      	mov	r4, r1
 80019ac:	2001      	movs	r0, #1
 80019ae:	e7a8      	b.n	8001902 <_vfiprintf_r+0xfe>
 80019b0:	2300      	movs	r3, #0
 80019b2:	3401      	adds	r4, #1
 80019b4:	f04f 0c0a 	mov.w	ip, #10
 80019b8:	4619      	mov	r1, r3
 80019ba:	9305      	str	r3, [sp, #20]
 80019bc:	4620      	mov	r0, r4
 80019be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019c2:	3a30      	subs	r2, #48	@ 0x30
 80019c4:	2a09      	cmp	r2, #9
 80019c6:	d903      	bls.n	80019d0 <_vfiprintf_r+0x1cc>
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d0c6      	beq.n	800195a <_vfiprintf_r+0x156>
 80019cc:	9105      	str	r1, [sp, #20]
 80019ce:	e7c4      	b.n	800195a <_vfiprintf_r+0x156>
 80019d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80019d4:	4604      	mov	r4, r0
 80019d6:	2301      	movs	r3, #1
 80019d8:	e7f0      	b.n	80019bc <_vfiprintf_r+0x1b8>
 80019da:	ab03      	add	r3, sp, #12
 80019dc:	462a      	mov	r2, r5
 80019de:	a904      	add	r1, sp, #16
 80019e0:	4630      	mov	r0, r6
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	4b11      	ldr	r3, [pc, #68]	@ (8001a2c <_vfiprintf_r+0x228>)
 80019e6:	f3af 8000 	nop.w
 80019ea:	4607      	mov	r7, r0
 80019ec:	1c78      	adds	r0, r7, #1
 80019ee:	d1d6      	bne.n	800199e <_vfiprintf_r+0x19a>
 80019f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80019f2:	07d9      	lsls	r1, r3, #31
 80019f4:	d405      	bmi.n	8001a02 <_vfiprintf_r+0x1fe>
 80019f6:	89ab      	ldrh	r3, [r5, #12]
 80019f8:	059a      	lsls	r2, r3, #22
 80019fa:	d402      	bmi.n	8001a02 <_vfiprintf_r+0x1fe>
 80019fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80019fe:	f7ff fddd 	bl	80015bc <__retarget_lock_release_recursive>
 8001a02:	89ab      	ldrh	r3, [r5, #12]
 8001a04:	065b      	lsls	r3, r3, #25
 8001a06:	f53f af1f 	bmi.w	8001848 <_vfiprintf_r+0x44>
 8001a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001a0c:	e71e      	b.n	800184c <_vfiprintf_r+0x48>
 8001a0e:	ab03      	add	r3, sp, #12
 8001a10:	462a      	mov	r2, r5
 8001a12:	a904      	add	r1, sp, #16
 8001a14:	4630      	mov	r0, r6
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	4b04      	ldr	r3, [pc, #16]	@ (8001a2c <_vfiprintf_r+0x228>)
 8001a1a:	f000 f87d 	bl	8001b18 <_printf_i>
 8001a1e:	e7e4      	b.n	80019ea <_vfiprintf_r+0x1e6>
 8001a20:	080020b1 	.word	0x080020b1
 8001a24:	080020bb 	.word	0x080020bb
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	080017df 	.word	0x080017df
 8001a30:	080020b7 	.word	0x080020b7

08001a34 <_printf_common>:
 8001a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a38:	4616      	mov	r6, r2
 8001a3a:	4698      	mov	r8, r3
 8001a3c:	688a      	ldr	r2, [r1, #8]
 8001a3e:	4607      	mov	r7, r0
 8001a40:	690b      	ldr	r3, [r1, #16]
 8001a42:	460c      	mov	r4, r1
 8001a44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	bfb8      	it	lt
 8001a4c:	4613      	movlt	r3, r2
 8001a4e:	6033      	str	r3, [r6, #0]
 8001a50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001a54:	b10a      	cbz	r2, 8001a5a <_printf_common+0x26>
 8001a56:	3301      	adds	r3, #1
 8001a58:	6033      	str	r3, [r6, #0]
 8001a5a:	6823      	ldr	r3, [r4, #0]
 8001a5c:	0699      	lsls	r1, r3, #26
 8001a5e:	bf42      	ittt	mi
 8001a60:	6833      	ldrmi	r3, [r6, #0]
 8001a62:	3302      	addmi	r3, #2
 8001a64:	6033      	strmi	r3, [r6, #0]
 8001a66:	6825      	ldr	r5, [r4, #0]
 8001a68:	f015 0506 	ands.w	r5, r5, #6
 8001a6c:	d106      	bne.n	8001a7c <_printf_common+0x48>
 8001a6e:	f104 0a19 	add.w	sl, r4, #25
 8001a72:	68e3      	ldr	r3, [r4, #12]
 8001a74:	6832      	ldr	r2, [r6, #0]
 8001a76:	1a9b      	subs	r3, r3, r2
 8001a78:	42ab      	cmp	r3, r5
 8001a7a:	dc2b      	bgt.n	8001ad4 <_printf_common+0xa0>
 8001a7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001a80:	6822      	ldr	r2, [r4, #0]
 8001a82:	3b00      	subs	r3, #0
 8001a84:	bf18      	it	ne
 8001a86:	2301      	movne	r3, #1
 8001a88:	0692      	lsls	r2, r2, #26
 8001a8a:	d430      	bmi.n	8001aee <_printf_common+0xba>
 8001a8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001a90:	4641      	mov	r1, r8
 8001a92:	4638      	mov	r0, r7
 8001a94:	47c8      	blx	r9
 8001a96:	3001      	adds	r0, #1
 8001a98:	d023      	beq.n	8001ae2 <_printf_common+0xae>
 8001a9a:	6823      	ldr	r3, [r4, #0]
 8001a9c:	341a      	adds	r4, #26
 8001a9e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8001aa2:	f003 0306 	and.w	r3, r3, #6
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	bf0a      	itet	eq
 8001aaa:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8001aae:	2500      	movne	r5, #0
 8001ab0:	6833      	ldreq	r3, [r6, #0]
 8001ab2:	f04f 0600 	mov.w	r6, #0
 8001ab6:	bf08      	it	eq
 8001ab8:	1aed      	subeq	r5, r5, r3
 8001aba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001abe:	bf08      	it	eq
 8001ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	bfc4      	itt	gt
 8001ac8:	1a9b      	subgt	r3, r3, r2
 8001aca:	18ed      	addgt	r5, r5, r3
 8001acc:	42b5      	cmp	r5, r6
 8001ace:	d11a      	bne.n	8001b06 <_printf_common+0xd2>
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	e008      	b.n	8001ae6 <_printf_common+0xb2>
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	4652      	mov	r2, sl
 8001ad8:	4641      	mov	r1, r8
 8001ada:	4638      	mov	r0, r7
 8001adc:	47c8      	blx	r9
 8001ade:	3001      	adds	r0, #1
 8001ae0:	d103      	bne.n	8001aea <_printf_common+0xb6>
 8001ae2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001aea:	3501      	adds	r5, #1
 8001aec:	e7c1      	b.n	8001a72 <_printf_common+0x3e>
 8001aee:	18e1      	adds	r1, r4, r3
 8001af0:	1c5a      	adds	r2, r3, #1
 8001af2:	2030      	movs	r0, #48	@ 0x30
 8001af4:	3302      	adds	r3, #2
 8001af6:	4422      	add	r2, r4
 8001af8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001afc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001b04:	e7c2      	b.n	8001a8c <_printf_common+0x58>
 8001b06:	2301      	movs	r3, #1
 8001b08:	4622      	mov	r2, r4
 8001b0a:	4641      	mov	r1, r8
 8001b0c:	4638      	mov	r0, r7
 8001b0e:	47c8      	blx	r9
 8001b10:	3001      	adds	r0, #1
 8001b12:	d0e6      	beq.n	8001ae2 <_printf_common+0xae>
 8001b14:	3601      	adds	r6, #1
 8001b16:	e7d9      	b.n	8001acc <_printf_common+0x98>

08001b18 <_printf_i>:
 8001b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b1c:	7e0f      	ldrb	r7, [r1, #24]
 8001b1e:	4691      	mov	r9, r2
 8001b20:	4680      	mov	r8, r0
 8001b22:	460c      	mov	r4, r1
 8001b24:	2f78      	cmp	r7, #120	@ 0x78
 8001b26:	469a      	mov	sl, r3
 8001b28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001b2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001b2e:	d807      	bhi.n	8001b40 <_printf_i+0x28>
 8001b30:	2f62      	cmp	r7, #98	@ 0x62
 8001b32:	d80a      	bhi.n	8001b4a <_printf_i+0x32>
 8001b34:	2f00      	cmp	r7, #0
 8001b36:	f000 80d1 	beq.w	8001cdc <_printf_i+0x1c4>
 8001b3a:	2f58      	cmp	r7, #88	@ 0x58
 8001b3c:	f000 80b8 	beq.w	8001cb0 <_printf_i+0x198>
 8001b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001b44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001b48:	e03a      	b.n	8001bc0 <_printf_i+0xa8>
 8001b4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001b4e:	2b15      	cmp	r3, #21
 8001b50:	d8f6      	bhi.n	8001b40 <_printf_i+0x28>
 8001b52:	a101      	add	r1, pc, #4	@ (adr r1, 8001b58 <_printf_i+0x40>)
 8001b54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001b58:	08001bb1 	.word	0x08001bb1
 8001b5c:	08001bc5 	.word	0x08001bc5
 8001b60:	08001b41 	.word	0x08001b41
 8001b64:	08001b41 	.word	0x08001b41
 8001b68:	08001b41 	.word	0x08001b41
 8001b6c:	08001b41 	.word	0x08001b41
 8001b70:	08001bc5 	.word	0x08001bc5
 8001b74:	08001b41 	.word	0x08001b41
 8001b78:	08001b41 	.word	0x08001b41
 8001b7c:	08001b41 	.word	0x08001b41
 8001b80:	08001b41 	.word	0x08001b41
 8001b84:	08001cc3 	.word	0x08001cc3
 8001b88:	08001bef 	.word	0x08001bef
 8001b8c:	08001c7d 	.word	0x08001c7d
 8001b90:	08001b41 	.word	0x08001b41
 8001b94:	08001b41 	.word	0x08001b41
 8001b98:	08001ce5 	.word	0x08001ce5
 8001b9c:	08001b41 	.word	0x08001b41
 8001ba0:	08001bef 	.word	0x08001bef
 8001ba4:	08001b41 	.word	0x08001b41
 8001ba8:	08001b41 	.word	0x08001b41
 8001bac:	08001c85 	.word	0x08001c85
 8001bb0:	6833      	ldr	r3, [r6, #0]
 8001bb2:	1d1a      	adds	r2, r3, #4
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6032      	str	r2, [r6, #0]
 8001bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001bbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e09c      	b.n	8001cfe <_printf_i+0x1e6>
 8001bc4:	6833      	ldr	r3, [r6, #0]
 8001bc6:	6820      	ldr	r0, [r4, #0]
 8001bc8:	1d19      	adds	r1, r3, #4
 8001bca:	6031      	str	r1, [r6, #0]
 8001bcc:	0606      	lsls	r6, r0, #24
 8001bce:	d501      	bpl.n	8001bd4 <_printf_i+0xbc>
 8001bd0:	681d      	ldr	r5, [r3, #0]
 8001bd2:	e003      	b.n	8001bdc <_printf_i+0xc4>
 8001bd4:	0645      	lsls	r5, r0, #25
 8001bd6:	d5fb      	bpl.n	8001bd0 <_printf_i+0xb8>
 8001bd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001bdc:	2d00      	cmp	r5, #0
 8001bde:	da03      	bge.n	8001be8 <_printf_i+0xd0>
 8001be0:	232d      	movs	r3, #45	@ 0x2d
 8001be2:	426d      	negs	r5, r5
 8001be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001be8:	4858      	ldr	r0, [pc, #352]	@ (8001d4c <_printf_i+0x234>)
 8001bea:	230a      	movs	r3, #10
 8001bec:	e011      	b.n	8001c12 <_printf_i+0xfa>
 8001bee:	6821      	ldr	r1, [r4, #0]
 8001bf0:	6833      	ldr	r3, [r6, #0]
 8001bf2:	0608      	lsls	r0, r1, #24
 8001bf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8001bf8:	d402      	bmi.n	8001c00 <_printf_i+0xe8>
 8001bfa:	0649      	lsls	r1, r1, #25
 8001bfc:	bf48      	it	mi
 8001bfe:	b2ad      	uxthmi	r5, r5
 8001c00:	2f6f      	cmp	r7, #111	@ 0x6f
 8001c02:	6033      	str	r3, [r6, #0]
 8001c04:	4851      	ldr	r0, [pc, #324]	@ (8001d4c <_printf_i+0x234>)
 8001c06:	bf14      	ite	ne
 8001c08:	230a      	movne	r3, #10
 8001c0a:	2308      	moveq	r3, #8
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001c12:	6866      	ldr	r6, [r4, #4]
 8001c14:	2e00      	cmp	r6, #0
 8001c16:	60a6      	str	r6, [r4, #8]
 8001c18:	db05      	blt.n	8001c26 <_printf_i+0x10e>
 8001c1a:	6821      	ldr	r1, [r4, #0]
 8001c1c:	432e      	orrs	r6, r5
 8001c1e:	f021 0104 	bic.w	r1, r1, #4
 8001c22:	6021      	str	r1, [r4, #0]
 8001c24:	d04b      	beq.n	8001cbe <_printf_i+0x1a6>
 8001c26:	4616      	mov	r6, r2
 8001c28:	fbb5 f1f3 	udiv	r1, r5, r3
 8001c2c:	fb03 5711 	mls	r7, r3, r1, r5
 8001c30:	5dc7      	ldrb	r7, [r0, r7]
 8001c32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001c36:	462f      	mov	r7, r5
 8001c38:	460d      	mov	r5, r1
 8001c3a:	42bb      	cmp	r3, r7
 8001c3c:	d9f4      	bls.n	8001c28 <_printf_i+0x110>
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d10b      	bne.n	8001c5a <_printf_i+0x142>
 8001c42:	6823      	ldr	r3, [r4, #0]
 8001c44:	07df      	lsls	r7, r3, #31
 8001c46:	d508      	bpl.n	8001c5a <_printf_i+0x142>
 8001c48:	6923      	ldr	r3, [r4, #16]
 8001c4a:	6861      	ldr	r1, [r4, #4]
 8001c4c:	4299      	cmp	r1, r3
 8001c4e:	bfde      	ittt	le
 8001c50:	2330      	movle	r3, #48	@ 0x30
 8001c52:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c56:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001c5a:	1b92      	subs	r2, r2, r6
 8001c5c:	6122      	str	r2, [r4, #16]
 8001c5e:	464b      	mov	r3, r9
 8001c60:	aa03      	add	r2, sp, #12
 8001c62:	4621      	mov	r1, r4
 8001c64:	4640      	mov	r0, r8
 8001c66:	f8cd a000 	str.w	sl, [sp]
 8001c6a:	f7ff fee3 	bl	8001a34 <_printf_common>
 8001c6e:	3001      	adds	r0, #1
 8001c70:	d14a      	bne.n	8001d08 <_printf_i+0x1f0>
 8001c72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c76:	b004      	add	sp, #16
 8001c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c7c:	6823      	ldr	r3, [r4, #0]
 8001c7e:	f043 0320 	orr.w	r3, r3, #32
 8001c82:	6023      	str	r3, [r4, #0]
 8001c84:	2778      	movs	r7, #120	@ 0x78
 8001c86:	4832      	ldr	r0, [pc, #200]	@ (8001d50 <_printf_i+0x238>)
 8001c88:	6823      	ldr	r3, [r4, #0]
 8001c8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001c8e:	061f      	lsls	r7, r3, #24
 8001c90:	6831      	ldr	r1, [r6, #0]
 8001c92:	f851 5b04 	ldr.w	r5, [r1], #4
 8001c96:	d402      	bmi.n	8001c9e <_printf_i+0x186>
 8001c98:	065f      	lsls	r7, r3, #25
 8001c9a:	bf48      	it	mi
 8001c9c:	b2ad      	uxthmi	r5, r5
 8001c9e:	6031      	str	r1, [r6, #0]
 8001ca0:	07d9      	lsls	r1, r3, #31
 8001ca2:	bf44      	itt	mi
 8001ca4:	f043 0320 	orrmi.w	r3, r3, #32
 8001ca8:	6023      	strmi	r3, [r4, #0]
 8001caa:	b11d      	cbz	r5, 8001cb4 <_printf_i+0x19c>
 8001cac:	2310      	movs	r3, #16
 8001cae:	e7ad      	b.n	8001c0c <_printf_i+0xf4>
 8001cb0:	4826      	ldr	r0, [pc, #152]	@ (8001d4c <_printf_i+0x234>)
 8001cb2:	e7e9      	b.n	8001c88 <_printf_i+0x170>
 8001cb4:	6823      	ldr	r3, [r4, #0]
 8001cb6:	f023 0320 	bic.w	r3, r3, #32
 8001cba:	6023      	str	r3, [r4, #0]
 8001cbc:	e7f6      	b.n	8001cac <_printf_i+0x194>
 8001cbe:	4616      	mov	r6, r2
 8001cc0:	e7bd      	b.n	8001c3e <_printf_i+0x126>
 8001cc2:	6833      	ldr	r3, [r6, #0]
 8001cc4:	6825      	ldr	r5, [r4, #0]
 8001cc6:	1d18      	adds	r0, r3, #4
 8001cc8:	6961      	ldr	r1, [r4, #20]
 8001cca:	6030      	str	r0, [r6, #0]
 8001ccc:	062e      	lsls	r6, r5, #24
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	d501      	bpl.n	8001cd6 <_printf_i+0x1be>
 8001cd2:	6019      	str	r1, [r3, #0]
 8001cd4:	e002      	b.n	8001cdc <_printf_i+0x1c4>
 8001cd6:	0668      	lsls	r0, r5, #25
 8001cd8:	d5fb      	bpl.n	8001cd2 <_printf_i+0x1ba>
 8001cda:	8019      	strh	r1, [r3, #0]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	4616      	mov	r6, r2
 8001ce0:	6123      	str	r3, [r4, #16]
 8001ce2:	e7bc      	b.n	8001c5e <_printf_i+0x146>
 8001ce4:	6833      	ldr	r3, [r6, #0]
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	1d1a      	adds	r2, r3, #4
 8001cea:	6032      	str	r2, [r6, #0]
 8001cec:	681e      	ldr	r6, [r3, #0]
 8001cee:	6862      	ldr	r2, [r4, #4]
 8001cf0:	4630      	mov	r0, r6
 8001cf2:	f000 f96f 	bl	8001fd4 <memchr>
 8001cf6:	b108      	cbz	r0, 8001cfc <_printf_i+0x1e4>
 8001cf8:	1b80      	subs	r0, r0, r6
 8001cfa:	6060      	str	r0, [r4, #4]
 8001cfc:	6863      	ldr	r3, [r4, #4]
 8001cfe:	6123      	str	r3, [r4, #16]
 8001d00:	2300      	movs	r3, #0
 8001d02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001d06:	e7aa      	b.n	8001c5e <_printf_i+0x146>
 8001d08:	6923      	ldr	r3, [r4, #16]
 8001d0a:	4632      	mov	r2, r6
 8001d0c:	4649      	mov	r1, r9
 8001d0e:	4640      	mov	r0, r8
 8001d10:	47d0      	blx	sl
 8001d12:	3001      	adds	r0, #1
 8001d14:	d0ad      	beq.n	8001c72 <_printf_i+0x15a>
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	079b      	lsls	r3, r3, #30
 8001d1a:	d413      	bmi.n	8001d44 <_printf_i+0x22c>
 8001d1c:	68e0      	ldr	r0, [r4, #12]
 8001d1e:	9b03      	ldr	r3, [sp, #12]
 8001d20:	4298      	cmp	r0, r3
 8001d22:	bfb8      	it	lt
 8001d24:	4618      	movlt	r0, r3
 8001d26:	e7a6      	b.n	8001c76 <_printf_i+0x15e>
 8001d28:	2301      	movs	r3, #1
 8001d2a:	4632      	mov	r2, r6
 8001d2c:	4649      	mov	r1, r9
 8001d2e:	4640      	mov	r0, r8
 8001d30:	47d0      	blx	sl
 8001d32:	3001      	adds	r0, #1
 8001d34:	d09d      	beq.n	8001c72 <_printf_i+0x15a>
 8001d36:	3501      	adds	r5, #1
 8001d38:	68e3      	ldr	r3, [r4, #12]
 8001d3a:	9903      	ldr	r1, [sp, #12]
 8001d3c:	1a5b      	subs	r3, r3, r1
 8001d3e:	42ab      	cmp	r3, r5
 8001d40:	dcf2      	bgt.n	8001d28 <_printf_i+0x210>
 8001d42:	e7eb      	b.n	8001d1c <_printf_i+0x204>
 8001d44:	2500      	movs	r5, #0
 8001d46:	f104 0619 	add.w	r6, r4, #25
 8001d4a:	e7f5      	b.n	8001d38 <_printf_i+0x220>
 8001d4c:	080020c2 	.word	0x080020c2
 8001d50:	080020d3 	.word	0x080020d3

08001d54 <__sflush_r>:
 8001d54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d5c:	0716      	lsls	r6, r2, #28
 8001d5e:	4605      	mov	r5, r0
 8001d60:	460c      	mov	r4, r1
 8001d62:	d454      	bmi.n	8001e0e <__sflush_r+0xba>
 8001d64:	684b      	ldr	r3, [r1, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	dc02      	bgt.n	8001d70 <__sflush_r+0x1c>
 8001d6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	dd48      	ble.n	8001e02 <__sflush_r+0xae>
 8001d70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001d72:	2e00      	cmp	r6, #0
 8001d74:	d045      	beq.n	8001e02 <__sflush_r+0xae>
 8001d76:	2300      	movs	r3, #0
 8001d78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001d7c:	682f      	ldr	r7, [r5, #0]
 8001d7e:	6a21      	ldr	r1, [r4, #32]
 8001d80:	602b      	str	r3, [r5, #0]
 8001d82:	d030      	beq.n	8001de6 <__sflush_r+0x92>
 8001d84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001d86:	89a3      	ldrh	r3, [r4, #12]
 8001d88:	0759      	lsls	r1, r3, #29
 8001d8a:	d505      	bpl.n	8001d98 <__sflush_r+0x44>
 8001d8c:	6863      	ldr	r3, [r4, #4]
 8001d8e:	1ad2      	subs	r2, r2, r3
 8001d90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001d92:	b10b      	cbz	r3, 8001d98 <__sflush_r+0x44>
 8001d94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d96:	1ad2      	subs	r2, r2, r3
 8001d98:	2300      	movs	r3, #0
 8001d9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001d9c:	6a21      	ldr	r1, [r4, #32]
 8001d9e:	4628      	mov	r0, r5
 8001da0:	47b0      	blx	r6
 8001da2:	1c43      	adds	r3, r0, #1
 8001da4:	89a3      	ldrh	r3, [r4, #12]
 8001da6:	d106      	bne.n	8001db6 <__sflush_r+0x62>
 8001da8:	6829      	ldr	r1, [r5, #0]
 8001daa:	291d      	cmp	r1, #29
 8001dac:	d82b      	bhi.n	8001e06 <__sflush_r+0xb2>
 8001dae:	4a2a      	ldr	r2, [pc, #168]	@ (8001e58 <__sflush_r+0x104>)
 8001db0:	40ca      	lsrs	r2, r1
 8001db2:	07d6      	lsls	r6, r2, #31
 8001db4:	d527      	bpl.n	8001e06 <__sflush_r+0xb2>
 8001db6:	2200      	movs	r2, #0
 8001db8:	04d9      	lsls	r1, r3, #19
 8001dba:	6062      	str	r2, [r4, #4]
 8001dbc:	6922      	ldr	r2, [r4, #16]
 8001dbe:	6022      	str	r2, [r4, #0]
 8001dc0:	d504      	bpl.n	8001dcc <__sflush_r+0x78>
 8001dc2:	1c42      	adds	r2, r0, #1
 8001dc4:	d101      	bne.n	8001dca <__sflush_r+0x76>
 8001dc6:	682b      	ldr	r3, [r5, #0]
 8001dc8:	b903      	cbnz	r3, 8001dcc <__sflush_r+0x78>
 8001dca:	6560      	str	r0, [r4, #84]	@ 0x54
 8001dcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001dce:	602f      	str	r7, [r5, #0]
 8001dd0:	b1b9      	cbz	r1, 8001e02 <__sflush_r+0xae>
 8001dd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001dd6:	4299      	cmp	r1, r3
 8001dd8:	d002      	beq.n	8001de0 <__sflush_r+0x8c>
 8001dda:	4628      	mov	r0, r5
 8001ddc:	f7ff fbf0 	bl	80015c0 <_free_r>
 8001de0:	2300      	movs	r3, #0
 8001de2:	6363      	str	r3, [r4, #52]	@ 0x34
 8001de4:	e00d      	b.n	8001e02 <__sflush_r+0xae>
 8001de6:	2301      	movs	r3, #1
 8001de8:	4628      	mov	r0, r5
 8001dea:	47b0      	blx	r6
 8001dec:	4602      	mov	r2, r0
 8001dee:	1c50      	adds	r0, r2, #1
 8001df0:	d1c9      	bne.n	8001d86 <__sflush_r+0x32>
 8001df2:	682b      	ldr	r3, [r5, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0c6      	beq.n	8001d86 <__sflush_r+0x32>
 8001df8:	2b1d      	cmp	r3, #29
 8001dfa:	d001      	beq.n	8001e00 <__sflush_r+0xac>
 8001dfc:	2b16      	cmp	r3, #22
 8001dfe:	d11d      	bne.n	8001e3c <__sflush_r+0xe8>
 8001e00:	602f      	str	r7, [r5, #0]
 8001e02:	2000      	movs	r0, #0
 8001e04:	e021      	b.n	8001e4a <__sflush_r+0xf6>
 8001e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	e01a      	b.n	8001e44 <__sflush_r+0xf0>
 8001e0e:	690f      	ldr	r7, [r1, #16]
 8001e10:	2f00      	cmp	r7, #0
 8001e12:	d0f6      	beq.n	8001e02 <__sflush_r+0xae>
 8001e14:	0793      	lsls	r3, r2, #30
 8001e16:	680e      	ldr	r6, [r1, #0]
 8001e18:	600f      	str	r7, [r1, #0]
 8001e1a:	bf0c      	ite	eq
 8001e1c:	694b      	ldreq	r3, [r1, #20]
 8001e1e:	2300      	movne	r3, #0
 8001e20:	eba6 0807 	sub.w	r8, r6, r7
 8001e24:	608b      	str	r3, [r1, #8]
 8001e26:	f1b8 0f00 	cmp.w	r8, #0
 8001e2a:	ddea      	ble.n	8001e02 <__sflush_r+0xae>
 8001e2c:	4643      	mov	r3, r8
 8001e2e:	463a      	mov	r2, r7
 8001e30:	6a21      	ldr	r1, [r4, #32]
 8001e32:	4628      	mov	r0, r5
 8001e34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001e36:	47b0      	blx	r6
 8001e38:	2800      	cmp	r0, #0
 8001e3a:	dc08      	bgt.n	8001e4e <__sflush_r+0xfa>
 8001e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e48:	81a3      	strh	r3, [r4, #12]
 8001e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e4e:	4407      	add	r7, r0
 8001e50:	eba8 0800 	sub.w	r8, r8, r0
 8001e54:	e7e7      	b.n	8001e26 <__sflush_r+0xd2>
 8001e56:	bf00      	nop
 8001e58:	20400001 	.word	0x20400001

08001e5c <_fflush_r>:
 8001e5c:	b538      	push	{r3, r4, r5, lr}
 8001e5e:	690b      	ldr	r3, [r1, #16]
 8001e60:	4605      	mov	r5, r0
 8001e62:	460c      	mov	r4, r1
 8001e64:	b913      	cbnz	r3, 8001e6c <_fflush_r+0x10>
 8001e66:	2500      	movs	r5, #0
 8001e68:	4628      	mov	r0, r5
 8001e6a:	bd38      	pop	{r3, r4, r5, pc}
 8001e6c:	b118      	cbz	r0, 8001e76 <_fflush_r+0x1a>
 8001e6e:	6a03      	ldr	r3, [r0, #32]
 8001e70:	b90b      	cbnz	r3, 8001e76 <_fflush_r+0x1a>
 8001e72:	f7ff f9b1 	bl	80011d8 <__sinit>
 8001e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f3      	beq.n	8001e66 <_fflush_r+0xa>
 8001e7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001e80:	07d0      	lsls	r0, r2, #31
 8001e82:	d404      	bmi.n	8001e8e <_fflush_r+0x32>
 8001e84:	0599      	lsls	r1, r3, #22
 8001e86:	d402      	bmi.n	8001e8e <_fflush_r+0x32>
 8001e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001e8a:	f7ff fb96 	bl	80015ba <__retarget_lock_acquire_recursive>
 8001e8e:	4628      	mov	r0, r5
 8001e90:	4621      	mov	r1, r4
 8001e92:	f7ff ff5f 	bl	8001d54 <__sflush_r>
 8001e96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001e98:	4605      	mov	r5, r0
 8001e9a:	07da      	lsls	r2, r3, #31
 8001e9c:	d4e4      	bmi.n	8001e68 <_fflush_r+0xc>
 8001e9e:	89a3      	ldrh	r3, [r4, #12]
 8001ea0:	059b      	lsls	r3, r3, #22
 8001ea2:	d4e1      	bmi.n	8001e68 <_fflush_r+0xc>
 8001ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001ea6:	f7ff fb89 	bl	80015bc <__retarget_lock_release_recursive>
 8001eaa:	e7dd      	b.n	8001e68 <_fflush_r+0xc>

08001eac <__swhatbuf_r>:
 8001eac:	b570      	push	{r4, r5, r6, lr}
 8001eae:	460c      	mov	r4, r1
 8001eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eb4:	b096      	sub	sp, #88	@ 0x58
 8001eb6:	4615      	mov	r5, r2
 8001eb8:	2900      	cmp	r1, #0
 8001eba:	461e      	mov	r6, r3
 8001ebc:	da0c      	bge.n	8001ed8 <__swhatbuf_r+0x2c>
 8001ebe:	89a3      	ldrh	r3, [r4, #12]
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001ec6:	bf14      	ite	ne
 8001ec8:	2340      	movne	r3, #64	@ 0x40
 8001eca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001ece:	2000      	movs	r0, #0
 8001ed0:	6031      	str	r1, [r6, #0]
 8001ed2:	602b      	str	r3, [r5, #0]
 8001ed4:	b016      	add	sp, #88	@ 0x58
 8001ed6:	bd70      	pop	{r4, r5, r6, pc}
 8001ed8:	466a      	mov	r2, sp
 8001eda:	f000 f849 	bl	8001f70 <_fstat_r>
 8001ede:	2800      	cmp	r0, #0
 8001ee0:	dbed      	blt.n	8001ebe <__swhatbuf_r+0x12>
 8001ee2:	9901      	ldr	r1, [sp, #4]
 8001ee4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001ee8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001eec:	4259      	negs	r1, r3
 8001eee:	4159      	adcs	r1, r3
 8001ef0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ef4:	e7eb      	b.n	8001ece <__swhatbuf_r+0x22>

08001ef6 <__smakebuf_r>:
 8001ef6:	898b      	ldrh	r3, [r1, #12]
 8001ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001efa:	079d      	lsls	r5, r3, #30
 8001efc:	4606      	mov	r6, r0
 8001efe:	460c      	mov	r4, r1
 8001f00:	d507      	bpl.n	8001f12 <__smakebuf_r+0x1c>
 8001f02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001f06:	6023      	str	r3, [r4, #0]
 8001f08:	6123      	str	r3, [r4, #16]
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	6163      	str	r3, [r4, #20]
 8001f0e:	b003      	add	sp, #12
 8001f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f12:	ab01      	add	r3, sp, #4
 8001f14:	466a      	mov	r2, sp
 8001f16:	f7ff ffc9 	bl	8001eac <__swhatbuf_r>
 8001f1a:	9f00      	ldr	r7, [sp, #0]
 8001f1c:	4605      	mov	r5, r0
 8001f1e:	4630      	mov	r0, r6
 8001f20:	4639      	mov	r1, r7
 8001f22:	f7ff fbb9 	bl	8001698 <_malloc_r>
 8001f26:	b948      	cbnz	r0, 8001f3c <__smakebuf_r+0x46>
 8001f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f2c:	059a      	lsls	r2, r3, #22
 8001f2e:	d4ee      	bmi.n	8001f0e <__smakebuf_r+0x18>
 8001f30:	f023 0303 	bic.w	r3, r3, #3
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	81a3      	strh	r3, [r4, #12]
 8001f3a:	e7e2      	b.n	8001f02 <__smakebuf_r+0xc>
 8001f3c:	89a3      	ldrh	r3, [r4, #12]
 8001f3e:	6020      	str	r0, [r4, #0]
 8001f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f44:	81a3      	strh	r3, [r4, #12]
 8001f46:	9b01      	ldr	r3, [sp, #4]
 8001f48:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8001f4c:	b15b      	cbz	r3, 8001f66 <__smakebuf_r+0x70>
 8001f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f52:	4630      	mov	r0, r6
 8001f54:	f000 f81e 	bl	8001f94 <_isatty_r>
 8001f58:	b128      	cbz	r0, 8001f66 <__smakebuf_r+0x70>
 8001f5a:	89a3      	ldrh	r3, [r4, #12]
 8001f5c:	f023 0303 	bic.w	r3, r3, #3
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	81a3      	strh	r3, [r4, #12]
 8001f66:	89a3      	ldrh	r3, [r4, #12]
 8001f68:	431d      	orrs	r5, r3
 8001f6a:	81a5      	strh	r5, [r4, #12]
 8001f6c:	e7cf      	b.n	8001f0e <__smakebuf_r+0x18>
	...

08001f70 <_fstat_r>:
 8001f70:	b538      	push	{r3, r4, r5, lr}
 8001f72:	2300      	movs	r3, #0
 8001f74:	4d06      	ldr	r5, [pc, #24]	@ (8001f90 <_fstat_r+0x20>)
 8001f76:	4604      	mov	r4, r0
 8001f78:	4608      	mov	r0, r1
 8001f7a:	4611      	mov	r1, r2
 8001f7c:	602b      	str	r3, [r5, #0]
 8001f7e:	f000 f83f 	bl	8002000 <_fstat>
 8001f82:	1c43      	adds	r3, r0, #1
 8001f84:	d102      	bne.n	8001f8c <_fstat_r+0x1c>
 8001f86:	682b      	ldr	r3, [r5, #0]
 8001f88:	b103      	cbz	r3, 8001f8c <_fstat_r+0x1c>
 8001f8a:	6023      	str	r3, [r4, #0]
 8001f8c:	bd38      	pop	{r3, r4, r5, pc}
 8001f8e:	bf00      	nop
 8001f90:	200001c0 	.word	0x200001c0

08001f94 <_isatty_r>:
 8001f94:	b538      	push	{r3, r4, r5, lr}
 8001f96:	2300      	movs	r3, #0
 8001f98:	4d05      	ldr	r5, [pc, #20]	@ (8001fb0 <_isatty_r+0x1c>)
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	4608      	mov	r0, r1
 8001f9e:	602b      	str	r3, [r5, #0]
 8001fa0:	f000 f836 	bl	8002010 <_isatty>
 8001fa4:	1c43      	adds	r3, r0, #1
 8001fa6:	d102      	bne.n	8001fae <_isatty_r+0x1a>
 8001fa8:	682b      	ldr	r3, [r5, #0]
 8001faa:	b103      	cbz	r3, 8001fae <_isatty_r+0x1a>
 8001fac:	6023      	str	r3, [r4, #0]
 8001fae:	bd38      	pop	{r3, r4, r5, pc}
 8001fb0:	200001c0 	.word	0x200001c0

08001fb4 <_sbrk_r>:
 8001fb4:	b538      	push	{r3, r4, r5, lr}
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	4d05      	ldr	r5, [pc, #20]	@ (8001fd0 <_sbrk_r+0x1c>)
 8001fba:	4604      	mov	r4, r0
 8001fbc:	4608      	mov	r0, r1
 8001fbe:	602b      	str	r3, [r5, #0]
 8001fc0:	f000 f83e 	bl	8002040 <_sbrk>
 8001fc4:	1c43      	adds	r3, r0, #1
 8001fc6:	d102      	bne.n	8001fce <_sbrk_r+0x1a>
 8001fc8:	682b      	ldr	r3, [r5, #0]
 8001fca:	b103      	cbz	r3, 8001fce <_sbrk_r+0x1a>
 8001fcc:	6023      	str	r3, [r4, #0]
 8001fce:	bd38      	pop	{r3, r4, r5, pc}
 8001fd0:	200001c0 	.word	0x200001c0

08001fd4 <memchr>:
 8001fd4:	b2c9      	uxtb	r1, r1
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4402      	add	r2, r0
 8001fda:	b510      	push	{r4, lr}
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	d101      	bne.n	8001fe6 <memchr+0x12>
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	e003      	b.n	8001fee <memchr+0x1a>
 8001fe6:	7804      	ldrb	r4, [r0, #0]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	428c      	cmp	r4, r1
 8001fec:	d1f6      	bne.n	8001fdc <memchr+0x8>
 8001fee:	bd10      	pop	{r4, pc}

08001ff0 <_close>:
 8001ff0:	4b02      	ldr	r3, [pc, #8]	@ (8001ffc <_close+0xc>)
 8001ff2:	2258      	movs	r2, #88	@ 0x58
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ff8:	601a      	str	r2, [r3, #0]
 8001ffa:	4770      	bx	lr
 8001ffc:	200001c0 	.word	0x200001c0

08002000 <_fstat>:
 8002000:	4b02      	ldr	r3, [pc, #8]	@ (800200c <_fstat+0xc>)
 8002002:	2258      	movs	r2, #88	@ 0x58
 8002004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	4770      	bx	lr
 800200c:	200001c0 	.word	0x200001c0

08002010 <_isatty>:
 8002010:	4b02      	ldr	r3, [pc, #8]	@ (800201c <_isatty+0xc>)
 8002012:	2258      	movs	r2, #88	@ 0x58
 8002014:	2000      	movs	r0, #0
 8002016:	601a      	str	r2, [r3, #0]
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	200001c0 	.word	0x200001c0

08002020 <_lseek>:
 8002020:	4b02      	ldr	r3, [pc, #8]	@ (800202c <_lseek+0xc>)
 8002022:	2258      	movs	r2, #88	@ 0x58
 8002024:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	4770      	bx	lr
 800202c:	200001c0 	.word	0x200001c0

08002030 <_read>:
 8002030:	4b02      	ldr	r3, [pc, #8]	@ (800203c <_read+0xc>)
 8002032:	2258      	movs	r2, #88	@ 0x58
 8002034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	4770      	bx	lr
 800203c:	200001c0 	.word	0x200001c0

08002040 <_sbrk>:
 8002040:	4a04      	ldr	r2, [pc, #16]	@ (8002054 <_sbrk+0x14>)
 8002042:	4603      	mov	r3, r0
 8002044:	6811      	ldr	r1, [r2, #0]
 8002046:	b909      	cbnz	r1, 800204c <_sbrk+0xc>
 8002048:	4903      	ldr	r1, [pc, #12]	@ (8002058 <_sbrk+0x18>)
 800204a:	6011      	str	r1, [r2, #0]
 800204c:	6810      	ldr	r0, [r2, #0]
 800204e:	4403      	add	r3, r0
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	4770      	bx	lr
 8002054:	200001d0 	.word	0x200001d0
 8002058:	200001d8 	.word	0x200001d8

0800205c <_init>:
 800205c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800205e:	bf00      	nop
 8002060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002062:	bc08      	pop	{r3}
 8002064:	469e      	mov	lr, r3
 8002066:	4770      	bx	lr

08002068 <_fini>:
 8002068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800206a:	bf00      	nop
 800206c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800206e:	bc08      	pop	{r3}
 8002070:	469e      	mov	lr, r3
 8002072:	4770      	bx	lr
