// Seed: 1320446336
module module_0;
  wire id_1;
  tri1 id_3;
  tri0 id_4 = 1'b0;
  assign id_4 = 1;
  wire id_5;
  wire id_6, id_7, id_8;
  wand id_9 = 1 == id_3;
  genvar id_10;
  assign id_5 = id_1;
endmodule
module module_1;
  wire id_1, id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1
    , id_35,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9
    , id_36,
    output wire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input tri0 id_17,
    input wor id_18,
    output tri1 id_19,
    output tri0 id_20,
    input tri1 id_21,
    input supply1 id_22,
    input tri0 id_23,
    output wand id_24,
    output wor id_25,
    output tri0 id_26,
    output wire id_27,
    input supply0 id_28,
    input tri id_29,
    input tri1 id_30,
    output uwire id_31,
    output wire id_32,
    input wand id_33
);
  tri0 id_37, id_38;
  wire id_39;
  tri  id_40;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  uwire id_41;
  assign id_0 = id_41(1'b0, id_22, id_40 - 1);
  assign id_0 = 1 == id_37.id_8;
endmodule
