// Seed: 1108527247
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    output uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    output uwire id_7,
    output supply0 id_8,
    input wire id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    output wire id_15,
    output tri1 id_16,
    output wire id_17,
    output wand id_18,
    output uwire id_19,
    output tri id_20
);
  wire id_22;
endmodule
module module_1 (
    input  tri1  id_0,
    inout  logic id_1,
    output tri   id_2
);
  always @(-1'b0 or negedge id_1) id_1 <= #id_1 $signed(99);
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_4;
  generate
    wire id_5;
  endgenerate
endmodule
