

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_33_4'
================================================================
* Date:           Sun Feb  1 19:42:41 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.141 us|  0.141 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_4  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    952|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      72|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    997|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_243_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln36_10_fu_613_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_11_fu_619_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_12_fu_683_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_13_fu_689_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_14_fu_753_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln36_15_fu_759_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln36_1_fu_269_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_2_fu_333_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_3_fu_339_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_4_fu_403_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_5_fu_409_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_6_fu_473_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_7_fu_479_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_8_fu_543_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln36_9_fu_549_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln36_fu_264_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln36_1_fu_367_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_2_fu_437_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_3_fu_507_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_4_fu_577_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_5_fu_647_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_6_fu_717_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_7_fu_787_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_297_p2        |       and|   0|  0|   2|           1|           1|
    |select_ln36_10_fu_659_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_11_fu_667_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_12_fu_729_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_13_fu_737_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_14_fu_799_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln36_15_fu_807_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln36_1_fu_317_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_2_fu_379_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_3_fu_387_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_4_fu_449_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_5_fu_457_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_6_fu_519_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_7_fu_527_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_8_fu_589_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln36_9_fu_597_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln36_fu_309_p3     |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_10_fu_641_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_11_fu_653_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_12_fu_711_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_13_fu_723_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_14_fu_781_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_15_fu_793_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_1_fu_303_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_2_fu_361_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_3_fu_373_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_4_fu_431_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_5_fu_443_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_6_fu_501_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_7_fu_513_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_8_fu_571_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_9_fu_583_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_291_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 952|         440|         806|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    7|         14|
    |empty_fu_74              |   9|          2|   24|         48|
    |j_fu_78                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_1_load_reg_894                  |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_74                       |  24|   0|   24|          0|
    |j_fu_78                           |   7|   0|    7|          0|
    |tmp_reg_839                       |   1|   0|    1|          0|
    |zext_ln36_reg_843                 |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|  125|         53|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_33_4|  return value|
|i_1              |   in|    8|     ap_none|                                  i_1|        scalar|
|A_1_address0     |  out|   11|   ap_memory|                                  A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0           |   in|   24|   ap_memory|                                  A_1|         array|
|A_1_20_address0  |  out|   11|   ap_memory|                               A_1_20|         array|
|A_1_20_ce0       |  out|    1|   ap_memory|                               A_1_20|         array|
|A_1_20_q0        |   in|   24|   ap_memory|                               A_1_20|         array|
|A_2_address0     |  out|   11|   ap_memory|                                  A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0           |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0     |  out|   11|   ap_memory|                                  A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0           |   in|   24|   ap_memory|                                  A_3|         array|
|A_4_address0     |  out|   11|   ap_memory|                                  A_4|         array|
|A_4_ce0          |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_q0           |   in|   24|   ap_memory|                                  A_4|         array|
|A_5_address0     |  out|   11|   ap_memory|                                  A_5|         array|
|A_5_ce0          |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_q0           |   in|   24|   ap_memory|                                  A_5|         array|
|A_6_address0     |  out|   11|   ap_memory|                                  A_6|         array|
|A_6_ce0          |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_q0           |   in|   24|   ap_memory|                                  A_6|         array|
|A_7_address0     |  out|   11|   ap_memory|                                  A_7|         array|
|A_7_ce0          |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_q0           |   in|   24|   ap_memory|                                  A_7|         array|
|p_out            |  out|   24|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld     |  out|    1|      ap_vld|                                p_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:33]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_1"   --->   Operation 8 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 0, i7 %j" [top.cpp:33]   --->   Operation 9 'store' 'store_ln33' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:33]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_2, i32 6" [top.cpp:33]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %tmp, void %for.body23.split, void %for.end30.exitStub" [top.cpp:33]   --->   Operation 14 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5" [top.cpp:33]   --->   Operation 15 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_107 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_1_read, i3 %lshr_ln2" [top.cpp:36]   --->   Operation 16 'bitconcatenate' 'tmp_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %tmp_107" [top.cpp:36]   --->   Operation 17 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 18 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.35ns)   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:36]   --->   Operation 19 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 20 [1/1] (0.89ns)   --->   "%add_ln33 = add i7 %j_2, i7 8" [top.cpp:33]   --->   Operation 20 'add' 'add_ln33' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 %add_ln33, i7 %j" [top.cpp:33]   --->   Operation 21 'store' 'store_ln33' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%A_1_addr_45 = getelementptr i24 %A_1_20, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 22 'getelementptr' 'A_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 23 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 24 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 25 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 26 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 27 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln36" [top.cpp:36]   --->   Operation 28 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:36]   --->   Operation 29 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%A_1_load_46 = load i11 %A_1_addr_45" [top.cpp:36]   --->   Operation 30 'load' 'A_1_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:36]   --->   Operation 31 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 32 [2/2] (1.35ns)   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:36]   --->   Operation 32 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 33 [2/2] (1.35ns)   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:36]   --->   Operation 33 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:36]   --->   Operation 34 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 35 [2/2] (1.35ns)   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:36]   --->   Operation 35 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 36 [2/2] (1.35ns)   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:36]   --->   Operation 36 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_load2 = load i24 %empty"   --->   Operation 138 'load' 'p_load2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2"   --->   Operation 139 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 12.8>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:36]   --->   Operation 37 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:34]   --->   Operation 38 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [top.cpp:33]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [top.cpp:33]   --->   Operation 40 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i24 %p_load" [top.cpp:36]   --->   Operation 41 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i24 %A_1_load" [top.cpp:36]   --->   Operation 42 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.10ns)   --->   "%add_ln36 = add i24 %A_1_load, i24 %p_load" [top.cpp:36]   --->   Operation 43 'add' 'add_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.10ns)   --->   "%add_ln36_1 = add i25 %sext_ln36_1, i25 %sext_ln36" [top.cpp:36]   --->   Operation 44 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_1, i32 24" [top.cpp:36]   --->   Operation 45 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36, i32 23" [top.cpp:36]   --->   Operation 46 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%xor_ln36 = xor i1 %tmp_167, i1 1" [top.cpp:36]   --->   Operation 47 'xor' 'xor_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%and_ln36 = and i1 %tmp_168, i1 %xor_ln36" [top.cpp:36]   --->   Operation 48 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%xor_ln36_1 = xor i1 %tmp_167, i1 %tmp_168" [top.cpp:36]   --->   Operation 49 'xor' 'xor_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_1)   --->   "%select_ln36 = select i1 %and_ln36, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 50 'select' 'select_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_1 = select i1 %xor_ln36_1, i24 %select_ln36, i24 %add_ln36" [top.cpp:36]   --->   Operation 51 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i24 %select_ln36_1" [top.cpp:36]   --->   Operation 52 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load_46 = load i11 %A_1_addr_45" [top.cpp:36]   --->   Operation 53 'load' 'A_1_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i24 %A_1_load_46" [top.cpp:36]   --->   Operation 54 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.10ns)   --->   "%add_ln36_2 = add i24 %A_1_load_46, i24 %select_ln36_1" [top.cpp:36]   --->   Operation 55 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.10ns)   --->   "%add_ln36_3 = add i25 %sext_ln36_2, i25 %sext_ln36_3" [top.cpp:36]   --->   Operation 56 'add' 'add_ln36_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_3, i32 24" [top.cpp:36]   --->   Operation 57 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_2, i32 23" [top.cpp:36]   --->   Operation 58 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%xor_ln36_2 = xor i1 %tmp_169, i1 1" [top.cpp:36]   --->   Operation 59 'xor' 'xor_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%and_ln36_1 = and i1 %tmp_170, i1 %xor_ln36_2" [top.cpp:36]   --->   Operation 60 'and' 'and_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%xor_ln36_3 = xor i1 %tmp_169, i1 %tmp_170" [top.cpp:36]   --->   Operation 61 'xor' 'xor_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln36_2 = select i1 %and_ln36_1, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 62 'select' 'select_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %xor_ln36_3, i24 %select_ln36_2, i24 %add_ln36_2" [top.cpp:36]   --->   Operation 63 'select' 'select_ln36_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i24 %select_ln36_3" [top.cpp:36]   --->   Operation 64 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:36]   --->   Operation 65 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i24 %A_2_load" [top.cpp:36]   --->   Operation 66 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.10ns)   --->   "%add_ln36_4 = add i24 %A_2_load, i24 %select_ln36_3" [top.cpp:36]   --->   Operation 67 'add' 'add_ln36_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.10ns)   --->   "%add_ln36_5 = add i25 %sext_ln36_4, i25 %sext_ln36_5" [top.cpp:36]   --->   Operation 68 'add' 'add_ln36_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_5, i32 24" [top.cpp:36]   --->   Operation 69 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_4, i32 23" [top.cpp:36]   --->   Operation 70 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%xor_ln36_4 = xor i1 %tmp_171, i1 1" [top.cpp:36]   --->   Operation 71 'xor' 'xor_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%and_ln36_2 = and i1 %tmp_172, i1 %xor_ln36_4" [top.cpp:36]   --->   Operation 72 'and' 'and_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%xor_ln36_5 = xor i1 %tmp_171, i1 %tmp_172" [top.cpp:36]   --->   Operation 73 'xor' 'xor_ln36_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_5)   --->   "%select_ln36_4 = select i1 %and_ln36_2, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 74 'select' 'select_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_5 = select i1 %xor_ln36_5, i24 %select_ln36_4, i24 %add_ln36_4" [top.cpp:36]   --->   Operation 75 'select' 'select_ln36_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i24 %select_ln36_5" [top.cpp:36]   --->   Operation 76 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:36]   --->   Operation 77 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i24 %A_3_load" [top.cpp:36]   --->   Operation 78 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.10ns)   --->   "%add_ln36_6 = add i24 %A_3_load, i24 %select_ln36_5" [top.cpp:36]   --->   Operation 79 'add' 'add_ln36_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.10ns)   --->   "%add_ln36_7 = add i25 %sext_ln36_6, i25 %sext_ln36_7" [top.cpp:36]   --->   Operation 80 'add' 'add_ln36_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_7, i32 24" [top.cpp:36]   --->   Operation 81 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_6, i32 23" [top.cpp:36]   --->   Operation 82 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%xor_ln36_6 = xor i1 %tmp_173, i1 1" [top.cpp:36]   --->   Operation 83 'xor' 'xor_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%and_ln36_3 = and i1 %tmp_174, i1 %xor_ln36_6" [top.cpp:36]   --->   Operation 84 'and' 'and_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%xor_ln36_7 = xor i1 %tmp_173, i1 %tmp_174" [top.cpp:36]   --->   Operation 85 'xor' 'xor_ln36_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_7)   --->   "%select_ln36_6 = select i1 %and_ln36_3, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 86 'select' 'select_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_7 = select i1 %xor_ln36_7, i24 %select_ln36_6, i24 %add_ln36_6" [top.cpp:36]   --->   Operation 87 'select' 'select_ln36_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i24 %select_ln36_7" [top.cpp:36]   --->   Operation 88 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:36]   --->   Operation 89 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i24 %A_4_load" [top.cpp:36]   --->   Operation 90 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.10ns)   --->   "%add_ln36_8 = add i24 %A_4_load, i24 %select_ln36_7" [top.cpp:36]   --->   Operation 91 'add' 'add_ln36_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.10ns)   --->   "%add_ln36_9 = add i25 %sext_ln36_8, i25 %sext_ln36_9" [top.cpp:36]   --->   Operation 92 'add' 'add_ln36_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_9, i32 24" [top.cpp:36]   --->   Operation 93 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_8, i32 23" [top.cpp:36]   --->   Operation 94 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%xor_ln36_8 = xor i1 %tmp_175, i1 1" [top.cpp:36]   --->   Operation 95 'xor' 'xor_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%and_ln36_4 = and i1 %tmp_176, i1 %xor_ln36_8" [top.cpp:36]   --->   Operation 96 'and' 'and_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%xor_ln36_9 = xor i1 %tmp_175, i1 %tmp_176" [top.cpp:36]   --->   Operation 97 'xor' 'xor_ln36_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_9)   --->   "%select_ln36_8 = select i1 %and_ln36_4, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 98 'select' 'select_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_9 = select i1 %xor_ln36_9, i24 %select_ln36_8, i24 %add_ln36_8" [top.cpp:36]   --->   Operation 99 'select' 'select_ln36_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i24 %select_ln36_9" [top.cpp:36]   --->   Operation 100 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:36]   --->   Operation 101 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i24 %A_5_load" [top.cpp:36]   --->   Operation 102 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.10ns)   --->   "%add_ln36_10 = add i24 %A_5_load, i24 %select_ln36_9" [top.cpp:36]   --->   Operation 103 'add' 'add_ln36_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.10ns)   --->   "%add_ln36_11 = add i25 %sext_ln36_10, i25 %sext_ln36_11" [top.cpp:36]   --->   Operation 104 'add' 'add_ln36_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_11, i32 24" [top.cpp:36]   --->   Operation 105 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_10, i32 23" [top.cpp:36]   --->   Operation 106 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%xor_ln36_10 = xor i1 %tmp_177, i1 1" [top.cpp:36]   --->   Operation 107 'xor' 'xor_ln36_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%and_ln36_5 = and i1 %tmp_178, i1 %xor_ln36_10" [top.cpp:36]   --->   Operation 108 'and' 'and_ln36_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%xor_ln36_11 = xor i1 %tmp_177, i1 %tmp_178" [top.cpp:36]   --->   Operation 109 'xor' 'xor_ln36_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_11)   --->   "%select_ln36_10 = select i1 %and_ln36_5, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 110 'select' 'select_ln36_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_11 = select i1 %xor_ln36_11, i24 %select_ln36_10, i24 %add_ln36_10" [top.cpp:36]   --->   Operation 111 'select' 'select_ln36_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i24 %select_ln36_11" [top.cpp:36]   --->   Operation 112 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:36]   --->   Operation 113 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i24 %A_6_load" [top.cpp:36]   --->   Operation 114 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.10ns)   --->   "%add_ln36_12 = add i24 %A_6_load, i24 %select_ln36_11" [top.cpp:36]   --->   Operation 115 'add' 'add_ln36_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.10ns)   --->   "%add_ln36_13 = add i25 %sext_ln36_12, i25 %sext_ln36_13" [top.cpp:36]   --->   Operation 116 'add' 'add_ln36_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_13, i32 24" [top.cpp:36]   --->   Operation 117 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_12, i32 23" [top.cpp:36]   --->   Operation 118 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%xor_ln36_12 = xor i1 %tmp_179, i1 1" [top.cpp:36]   --->   Operation 119 'xor' 'xor_ln36_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%and_ln36_6 = and i1 %tmp_180, i1 %xor_ln36_12" [top.cpp:36]   --->   Operation 120 'and' 'and_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%xor_ln36_13 = xor i1 %tmp_179, i1 %tmp_180" [top.cpp:36]   --->   Operation 121 'xor' 'xor_ln36_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_13)   --->   "%select_ln36_12 = select i1 %and_ln36_6, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 122 'select' 'select_ln36_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_13 = select i1 %xor_ln36_13, i24 %select_ln36_12, i24 %add_ln36_12" [top.cpp:36]   --->   Operation 123 'select' 'select_ln36_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i24 %select_ln36_13" [top.cpp:36]   --->   Operation 124 'sext' 'sext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:36]   --->   Operation 125 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i24 %A_7_load" [top.cpp:36]   --->   Operation 126 'sext' 'sext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.10ns)   --->   "%add_ln36_14 = add i24 %A_7_load, i24 %select_ln36_13" [top.cpp:36]   --->   Operation 127 'add' 'add_ln36_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (1.10ns)   --->   "%add_ln36_15 = add i25 %sext_ln36_14, i25 %sext_ln36_15" [top.cpp:36]   --->   Operation 128 'add' 'add_ln36_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln36_15, i32 24" [top.cpp:36]   --->   Operation 129 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln36_14, i32 23" [top.cpp:36]   --->   Operation 130 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%xor_ln36_14 = xor i1 %tmp_181, i1 1" [top.cpp:36]   --->   Operation 131 'xor' 'xor_ln36_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%and_ln36_7 = and i1 %tmp_182, i1 %xor_ln36_14" [top.cpp:36]   --->   Operation 132 'and' 'and_ln36_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%xor_ln36_15 = xor i1 %tmp_181, i1 %tmp_182" [top.cpp:36]   --->   Operation 133 'xor' 'xor_ln36_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_15)   --->   "%select_ln36_14 = select i1 %and_ln36_7, i24 8388607, i24 8388608" [top.cpp:36]   --->   Operation 134 'select' 'select_ln36_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln36_15 = select i1 %xor_ln36_15, i24 %select_ln36_14, i24 %add_ln36_14" [top.cpp:36]   --->   Operation 135 'select' 'select_ln36_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.48ns)   --->   "%store_ln36 = store i24 %select_ln36_15, i24 %empty" [top.cpp:36]   --->   Operation 136 'store' 'store_ln36' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body23" [top.cpp:33]   --->   Operation 137 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 0111]
j                      (alloca           ) [ 0100]
i_1_read               (read             ) [ 0000]
store_ln33             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
j_2                    (load             ) [ 0000]
tmp                    (bitselect        ) [ 0110]
br_ln33                (br               ) [ 0000]
lshr_ln2               (partselect       ) [ 0000]
tmp_107                (bitconcatenate   ) [ 0000]
zext_ln36              (zext             ) [ 0110]
A_1_addr               (getelementptr    ) [ 0110]
add_ln33               (add              ) [ 0000]
store_ln33             (store            ) [ 0000]
A_1_addr_45            (getelementptr    ) [ 0101]
A_2_addr               (getelementptr    ) [ 0101]
A_3_addr               (getelementptr    ) [ 0101]
A_4_addr               (getelementptr    ) [ 0101]
A_5_addr               (getelementptr    ) [ 0101]
A_6_addr               (getelementptr    ) [ 0101]
A_7_addr               (getelementptr    ) [ 0101]
A_1_load               (load             ) [ 0101]
p_load                 (load             ) [ 0000]
specpipeline_ln34      (specpipeline     ) [ 0000]
speclooptripcount_ln33 (speclooptripcount) [ 0000]
specloopname_ln33      (specloopname     ) [ 0000]
sext_ln36              (sext             ) [ 0000]
sext_ln36_1            (sext             ) [ 0000]
add_ln36               (add              ) [ 0000]
add_ln36_1             (add              ) [ 0000]
tmp_167                (bitselect        ) [ 0000]
tmp_168                (bitselect        ) [ 0000]
xor_ln36               (xor              ) [ 0000]
and_ln36               (and              ) [ 0000]
xor_ln36_1             (xor              ) [ 0000]
select_ln36            (select           ) [ 0000]
select_ln36_1          (select           ) [ 0000]
sext_ln36_2            (sext             ) [ 0000]
A_1_load_46            (load             ) [ 0000]
sext_ln36_3            (sext             ) [ 0000]
add_ln36_2             (add              ) [ 0000]
add_ln36_3             (add              ) [ 0000]
tmp_169                (bitselect        ) [ 0000]
tmp_170                (bitselect        ) [ 0000]
xor_ln36_2             (xor              ) [ 0000]
and_ln36_1             (and              ) [ 0000]
xor_ln36_3             (xor              ) [ 0000]
select_ln36_2          (select           ) [ 0000]
select_ln36_3          (select           ) [ 0000]
sext_ln36_4            (sext             ) [ 0000]
A_2_load               (load             ) [ 0000]
sext_ln36_5            (sext             ) [ 0000]
add_ln36_4             (add              ) [ 0000]
add_ln36_5             (add              ) [ 0000]
tmp_171                (bitselect        ) [ 0000]
tmp_172                (bitselect        ) [ 0000]
xor_ln36_4             (xor              ) [ 0000]
and_ln36_2             (and              ) [ 0000]
xor_ln36_5             (xor              ) [ 0000]
select_ln36_4          (select           ) [ 0000]
select_ln36_5          (select           ) [ 0000]
sext_ln36_6            (sext             ) [ 0000]
A_3_load               (load             ) [ 0000]
sext_ln36_7            (sext             ) [ 0000]
add_ln36_6             (add              ) [ 0000]
add_ln36_7             (add              ) [ 0000]
tmp_173                (bitselect        ) [ 0000]
tmp_174                (bitselect        ) [ 0000]
xor_ln36_6             (xor              ) [ 0000]
and_ln36_3             (and              ) [ 0000]
xor_ln36_7             (xor              ) [ 0000]
select_ln36_6          (select           ) [ 0000]
select_ln36_7          (select           ) [ 0000]
sext_ln36_8            (sext             ) [ 0000]
A_4_load               (load             ) [ 0000]
sext_ln36_9            (sext             ) [ 0000]
add_ln36_8             (add              ) [ 0000]
add_ln36_9             (add              ) [ 0000]
tmp_175                (bitselect        ) [ 0000]
tmp_176                (bitselect        ) [ 0000]
xor_ln36_8             (xor              ) [ 0000]
and_ln36_4             (and              ) [ 0000]
xor_ln36_9             (xor              ) [ 0000]
select_ln36_8          (select           ) [ 0000]
select_ln36_9          (select           ) [ 0000]
sext_ln36_10           (sext             ) [ 0000]
A_5_load               (load             ) [ 0000]
sext_ln36_11           (sext             ) [ 0000]
add_ln36_10            (add              ) [ 0000]
add_ln36_11            (add              ) [ 0000]
tmp_177                (bitselect        ) [ 0000]
tmp_178                (bitselect        ) [ 0000]
xor_ln36_10            (xor              ) [ 0000]
and_ln36_5             (and              ) [ 0000]
xor_ln36_11            (xor              ) [ 0000]
select_ln36_10         (select           ) [ 0000]
select_ln36_11         (select           ) [ 0000]
sext_ln36_12           (sext             ) [ 0000]
A_6_load               (load             ) [ 0000]
sext_ln36_13           (sext             ) [ 0000]
add_ln36_12            (add              ) [ 0000]
add_ln36_13            (add              ) [ 0000]
tmp_179                (bitselect        ) [ 0000]
tmp_180                (bitselect        ) [ 0000]
xor_ln36_12            (xor              ) [ 0000]
and_ln36_6             (and              ) [ 0000]
xor_ln36_13            (xor              ) [ 0000]
select_ln36_12         (select           ) [ 0000]
select_ln36_13         (select           ) [ 0000]
sext_ln36_14           (sext             ) [ 0000]
A_7_load               (load             ) [ 0000]
sext_ln36_15           (sext             ) [ 0000]
add_ln36_14            (add              ) [ 0000]
add_ln36_15            (add              ) [ 0000]
tmp_181                (bitselect        ) [ 0000]
tmp_182                (bitselect        ) [ 0000]
xor_ln36_14            (xor              ) [ 0000]
and_ln36_7             (and              ) [ 0000]
xor_ln36_15            (xor              ) [ 0000]
select_ln36_14         (select           ) [ 0000]
select_ln36_15         (select           ) [ 0000]
store_ln36             (store            ) [ 0000]
br_ln33                (br               ) [ 0000]
p_load2                (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1_20">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="0" index="2" bw="24" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="A_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_1_addr_45_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="1"/>
<pin id="112" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr_45/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="A_2_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="24" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="1"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="A_3_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="11" slack="1"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="A_4_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="11" slack="1"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_5_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="11" slack="1"/>
<pin id="140" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_6_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="24" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="1"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="A_7_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="11" slack="1"/>
<pin id="154" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load_46/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="11" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln33_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_2_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lshr_ln2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="4" slack="0"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_107_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln36_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln33_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln33_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="2"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln36_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="24" slack="0"/>
<pin id="259" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln36_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="1"/>
<pin id="263" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln36_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="1"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln36_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="24" slack="0"/>
<pin id="271" dir="0" index="1" bw="24" slack="0"/>
<pin id="272" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_167_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="25" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_167/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_168_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_168/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln36_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln36_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln36_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_1/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln36_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="24" slack="0"/>
<pin id="312" dir="0" index="2" bw="24" slack="0"/>
<pin id="313" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln36_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="24" slack="0"/>
<pin id="320" dir="0" index="2" bw="24" slack="0"/>
<pin id="321" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln36_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="0"/>
<pin id="327" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_2/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln36_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="24" slack="0"/>
<pin id="331" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_3/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln36_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="24" slack="0"/>
<pin id="336" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln36_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="0" index="1" bw="24" slack="0"/>
<pin id="342" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_169_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="25" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_169/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_170_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_170/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="xor_ln36_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln36_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln36_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_3/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln36_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="24" slack="0"/>
<pin id="382" dir="0" index="2" bw="24" slack="0"/>
<pin id="383" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln36_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="24" slack="0"/>
<pin id="390" dir="0" index="2" bw="24" slack="0"/>
<pin id="391" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln36_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="0"/>
<pin id="397" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_4/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln36_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_5/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln36_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="24" slack="0"/>
<pin id="405" dir="0" index="1" bw="24" slack="0"/>
<pin id="406" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_4/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln36_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="0" index="1" bw="24" slack="0"/>
<pin id="412" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_5/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_171_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="25" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_171/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_172_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="24" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln36_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_4/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln36_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_2/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="xor_ln36_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_5/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln36_4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="24" slack="0"/>
<pin id="452" dir="0" index="2" bw="24" slack="0"/>
<pin id="453" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_4/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln36_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="0" index="2" bw="24" slack="0"/>
<pin id="461" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_5/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sext_ln36_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="24" slack="0"/>
<pin id="467" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_6/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln36_7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="24" slack="0"/>
<pin id="471" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_7/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln36_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="24" slack="0"/>
<pin id="475" dir="0" index="1" bw="24" slack="0"/>
<pin id="476" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_6/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln36_7_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="24" slack="0"/>
<pin id="481" dir="0" index="1" bw="24" slack="0"/>
<pin id="482" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_7/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_173_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="25" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_173/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_174_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="24" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_174/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln36_6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_6/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln36_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_3/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln36_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_7/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln36_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="24" slack="0"/>
<pin id="522" dir="0" index="2" bw="24" slack="0"/>
<pin id="523" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_6/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln36_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="24" slack="0"/>
<pin id="530" dir="0" index="2" bw="24" slack="0"/>
<pin id="531" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_7/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln36_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="0"/>
<pin id="537" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_8/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln36_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="24" slack="0"/>
<pin id="541" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_9/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln36_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="24" slack="0"/>
<pin id="545" dir="0" index="1" bw="24" slack="0"/>
<pin id="546" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_8/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln36_9_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="24" slack="0"/>
<pin id="551" dir="0" index="1" bw="24" slack="0"/>
<pin id="552" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_9/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_175_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="25" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_175/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_176_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="24" slack="0"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_176/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln36_8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_8/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln36_4_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_4/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln36_9_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_9/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln36_8_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="24" slack="0"/>
<pin id="592" dir="0" index="2" bw="24" slack="0"/>
<pin id="593" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_8/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln36_9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="24" slack="0"/>
<pin id="600" dir="0" index="2" bw="24" slack="0"/>
<pin id="601" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_9/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln36_10_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="24" slack="0"/>
<pin id="607" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_10/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sext_ln36_11_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="24" slack="0"/>
<pin id="611" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_11/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln36_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="24" slack="0"/>
<pin id="615" dir="0" index="1" bw="24" slack="0"/>
<pin id="616" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_10/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln36_11_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="24" slack="0"/>
<pin id="621" dir="0" index="1" bw="24" slack="0"/>
<pin id="622" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_11/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_177_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="25" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_177/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_178_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="24" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_178/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="xor_ln36_10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_10/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="and_ln36_5_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_5/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln36_11_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_11/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln36_10_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="24" slack="0"/>
<pin id="662" dir="0" index="2" bw="24" slack="0"/>
<pin id="663" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_10/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln36_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="24" slack="0"/>
<pin id="670" dir="0" index="2" bw="24" slack="0"/>
<pin id="671" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_11/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln36_12_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="0"/>
<pin id="677" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_12/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="sext_ln36_13_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_13/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln36_12_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="0"/>
<pin id="685" dir="0" index="1" bw="24" slack="0"/>
<pin id="686" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_12/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln36_13_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="24" slack="0"/>
<pin id="691" dir="0" index="1" bw="24" slack="0"/>
<pin id="692" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_13/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_179_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="25" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_179/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_180_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="24" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_180/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="xor_ln36_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_12/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="and_ln36_6_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_6/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln36_13_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_13/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln36_12_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="24" slack="0"/>
<pin id="732" dir="0" index="2" bw="24" slack="0"/>
<pin id="733" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_12/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln36_13_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="24" slack="0"/>
<pin id="740" dir="0" index="2" bw="24" slack="0"/>
<pin id="741" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_13/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="sext_ln36_14_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="0"/>
<pin id="747" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_14/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sext_ln36_15_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="24" slack="0"/>
<pin id="751" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_15/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln36_14_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="24" slack="0"/>
<pin id="755" dir="0" index="1" bw="24" slack="0"/>
<pin id="756" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_14/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln36_15_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="24" slack="0"/>
<pin id="761" dir="0" index="1" bw="24" slack="0"/>
<pin id="762" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_15/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_181_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="25" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_181/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_182_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="24" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_182/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln36_14_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_14/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="and_ln36_7_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_7/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln36_15_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36_15/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln36_14_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="24" slack="0"/>
<pin id="802" dir="0" index="2" bw="24" slack="0"/>
<pin id="803" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_14/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="select_ln36_15_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="24" slack="0"/>
<pin id="810" dir="0" index="2" bw="24" slack="0"/>
<pin id="811" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_15/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln36_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="24" slack="0"/>
<pin id="817" dir="0" index="1" bw="24" slack="2"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_load2_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="24" slack="1"/>
<pin id="822" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load2/2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="empty_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="24" slack="0"/>
<pin id="826" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="832" class="1005" name="j_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="0"/>
<pin id="834" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="843" class="1005" name="zext_ln36_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="1"/>
<pin id="845" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="854" class="1005" name="A_1_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="1"/>
<pin id="856" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="A_1_addr_45_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="11" slack="1"/>
<pin id="861" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr_45 "/>
</bind>
</comp>

<comp id="864" class="1005" name="A_2_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="1"/>
<pin id="866" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="A_3_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="11" slack="1"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="A_4_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="1"/>
<pin id="876" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="A_5_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="11" slack="1"/>
<pin id="881" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="A_6_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="1"/>
<pin id="886" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="A_7_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="11" slack="1"/>
<pin id="891" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="A_1_load_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="24" slack="1"/>
<pin id="896" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="72" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="108" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="115" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="122" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="129" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="136" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="143" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="150" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="217"><net_src comp="28" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="209" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="82" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="220" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="247"><net_src comp="209" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="254" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="257" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="264" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="275" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="283" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="275" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="283" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="68" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="303" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="264" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="157" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="157" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="317" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="325" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="329" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="58" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="345" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="66" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="353" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="345" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="353" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="373" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="379" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="333" pin="2"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="163" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="163" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="387" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="395" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="399" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="403" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="415" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="423" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="415" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="423" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="443" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="449" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="403" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="169" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="169" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="457" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="465" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="469" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="473" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="485" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="493" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="485" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="493" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="70" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="513" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="473" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="175" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="175" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="527" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="535" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="539" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="58" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="543" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="555" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="563" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="555" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="563" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="577" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="70" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="583" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="589" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="543" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="181" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="181" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="597" pin="3"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="605" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="609" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="58" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="60" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="62" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="613" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="64" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="625" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="633" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="625" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="633" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="647" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="70" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="672"><net_src comp="653" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="659" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="613" pin="2"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="187" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="187" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="667" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="675" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="679" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="58" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="60" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="62" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="683" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="64" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="695" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="66" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="703" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="695" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="703" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="717" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="68" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="70" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="723" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="729" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="683" pin="2"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="193" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="193" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="737" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="745" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="749" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="770"><net_src comp="58" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="759" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="60" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="778"><net_src comp="62" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="753" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="64" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="765" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="66" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="773" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="765" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="773" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="68" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="70" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="812"><net_src comp="793" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="799" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="753" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="827"><net_src comp="74" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="835"><net_src comp="78" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="842"><net_src comp="212" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="238" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="853"><net_src comp="843" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="857"><net_src comp="95" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="862"><net_src comp="108" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="867"><net_src comp="115" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="872"><net_src comp="122" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="877"><net_src comp="129" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="882"><net_src comp="136" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="887"><net_src comp="143" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="892"><net_src comp="150" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="897"><net_src comp="102" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="264" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : i_1 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_1_20 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_2 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_3 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_4 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_5 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_6 | {2 3 }
	Port: top_kernel_Pipeline_VITIS_LOOP_33_4 : A_7 | {2 3 }
  - Chain level:
	State 1
		store_ln33 : 1
		store_ln0 : 1
		j_2 : 1
		tmp : 2
		br_ln33 : 3
		lshr_ln2 : 2
		tmp_107 : 3
		zext_ln36 : 4
		A_1_addr : 5
		A_1_load : 6
		add_ln33 : 2
		store_ln33 : 3
	State 2
		A_1_load_46 : 1
		A_2_load : 1
		A_3_load : 1
		A_4_load : 1
		A_5_load : 1
		A_6_load : 1
		A_7_load : 1
		write_ln0 : 1
	State 3
		sext_ln36 : 1
		add_ln36 : 1
		add_ln36_1 : 2
		tmp_167 : 3
		tmp_168 : 2
		xor_ln36 : 4
		and_ln36 : 4
		xor_ln36_1 : 4
		select_ln36 : 4
		select_ln36_1 : 5
		sext_ln36_2 : 6
		sext_ln36_3 : 1
		add_ln36_2 : 6
		add_ln36_3 : 7
		tmp_169 : 8
		tmp_170 : 7
		xor_ln36_2 : 9
		and_ln36_1 : 9
		xor_ln36_3 : 9
		select_ln36_2 : 9
		select_ln36_3 : 10
		sext_ln36_4 : 11
		sext_ln36_5 : 1
		add_ln36_4 : 11
		add_ln36_5 : 12
		tmp_171 : 13
		tmp_172 : 12
		xor_ln36_4 : 14
		and_ln36_2 : 14
		xor_ln36_5 : 14
		select_ln36_4 : 14
		select_ln36_5 : 15
		sext_ln36_6 : 16
		sext_ln36_7 : 1
		add_ln36_6 : 16
		add_ln36_7 : 17
		tmp_173 : 18
		tmp_174 : 17
		xor_ln36_6 : 19
		and_ln36_3 : 19
		xor_ln36_7 : 19
		select_ln36_6 : 19
		select_ln36_7 : 20
		sext_ln36_8 : 21
		sext_ln36_9 : 1
		add_ln36_8 : 21
		add_ln36_9 : 22
		tmp_175 : 23
		tmp_176 : 22
		xor_ln36_8 : 24
		and_ln36_4 : 24
		xor_ln36_9 : 24
		select_ln36_8 : 24
		select_ln36_9 : 25
		sext_ln36_10 : 26
		sext_ln36_11 : 1
		add_ln36_10 : 26
		add_ln36_11 : 27
		tmp_177 : 28
		tmp_178 : 27
		xor_ln36_10 : 29
		and_ln36_5 : 29
		xor_ln36_11 : 29
		select_ln36_10 : 29
		select_ln36_11 : 30
		sext_ln36_12 : 31
		sext_ln36_13 : 1
		add_ln36_12 : 31
		add_ln36_13 : 32
		tmp_179 : 33
		tmp_180 : 32
		xor_ln36_12 : 34
		and_ln36_6 : 34
		xor_ln36_13 : 34
		select_ln36_12 : 34
		select_ln36_13 : 35
		sext_ln36_14 : 36
		sext_ln36_15 : 1
		add_ln36_14 : 36
		add_ln36_15 : 37
		tmp_181 : 38
		tmp_182 : 37
		xor_ln36_14 : 39
		and_ln36_7 : 39
		xor_ln36_15 : 39
		select_ln36_14 : 39
		select_ln36_15 : 40
		store_ln36 : 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln33_fu_243    |    0    |    14   |
|          |    add_ln36_fu_264    |    0    |    31   |
|          |   add_ln36_1_fu_269   |    0    |    31   |
|          |   add_ln36_2_fu_333   |    0    |    31   |
|          |   add_ln36_3_fu_339   |    0    |    31   |
|          |   add_ln36_4_fu_403   |    0    |    31   |
|          |   add_ln36_5_fu_409   |    0    |    31   |
|          |   add_ln36_6_fu_473   |    0    |    31   |
|    add   |   add_ln36_7_fu_479   |    0    |    31   |
|          |   add_ln36_8_fu_543   |    0    |    31   |
|          |   add_ln36_9_fu_549   |    0    |    31   |
|          |   add_ln36_10_fu_613  |    0    |    31   |
|          |   add_ln36_11_fu_619  |    0    |    31   |
|          |   add_ln36_12_fu_683  |    0    |    31   |
|          |   add_ln36_13_fu_689  |    0    |    31   |
|          |   add_ln36_14_fu_753  |    0    |    31   |
|          |   add_ln36_15_fu_759  |    0    |    31   |
|----------|-----------------------|---------|---------|
|          |   select_ln36_fu_309  |    0    |    24   |
|          |  select_ln36_1_fu_317 |    0    |    24   |
|          |  select_ln36_2_fu_379 |    0    |    24   |
|          |  select_ln36_3_fu_387 |    0    |    24   |
|          |  select_ln36_4_fu_449 |    0    |    24   |
|          |  select_ln36_5_fu_457 |    0    |    24   |
|          |  select_ln36_6_fu_519 |    0    |    24   |
|  select  |  select_ln36_7_fu_527 |    0    |    24   |
|          |  select_ln36_8_fu_589 |    0    |    24   |
|          |  select_ln36_9_fu_597 |    0    |    24   |
|          | select_ln36_10_fu_659 |    0    |    24   |
|          | select_ln36_11_fu_667 |    0    |    24   |
|          | select_ln36_12_fu_729 |    0    |    24   |
|          | select_ln36_13_fu_737 |    0    |    24   |
|          | select_ln36_14_fu_799 |    0    |    24   |
|          | select_ln36_15_fu_807 |    0    |    24   |
|----------|-----------------------|---------|---------|
|          |    xor_ln36_fu_291    |    0    |    2    |
|          |   xor_ln36_1_fu_303   |    0    |    2    |
|          |   xor_ln36_2_fu_361   |    0    |    2    |
|          |   xor_ln36_3_fu_373   |    0    |    2    |
|          |   xor_ln36_4_fu_431   |    0    |    2    |
|          |   xor_ln36_5_fu_443   |    0    |    2    |
|          |   xor_ln36_6_fu_501   |    0    |    2    |
|    xor   |   xor_ln36_7_fu_513   |    0    |    2    |
|          |   xor_ln36_8_fu_571   |    0    |    2    |
|          |   xor_ln36_9_fu_583   |    0    |    2    |
|          |   xor_ln36_10_fu_641  |    0    |    2    |
|          |   xor_ln36_11_fu_653  |    0    |    2    |
|          |   xor_ln36_12_fu_711  |    0    |    2    |
|          |   xor_ln36_13_fu_723  |    0    |    2    |
|          |   xor_ln36_14_fu_781  |    0    |    2    |
|          |   xor_ln36_15_fu_793  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    and_ln36_fu_297    |    0    |    2    |
|          |   and_ln36_1_fu_367   |    0    |    2    |
|          |   and_ln36_2_fu_437   |    0    |    2    |
|    and   |   and_ln36_3_fu_507   |    0    |    2    |
|          |   and_ln36_4_fu_577   |    0    |    2    |
|          |   and_ln36_5_fu_647   |    0    |    2    |
|          |   and_ln36_6_fu_717   |    0    |    2    |
|          |   and_ln36_7_fu_787   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  i_1_read_read_fu_82  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_88 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_212      |    0    |    0    |
|          |     tmp_167_fu_275    |    0    |    0    |
|          |     tmp_168_fu_283    |    0    |    0    |
|          |     tmp_169_fu_345    |    0    |    0    |
|          |     tmp_170_fu_353    |    0    |    0    |
|          |     tmp_171_fu_415    |    0    |    0    |
|          |     tmp_172_fu_423    |    0    |    0    |
|          |     tmp_173_fu_485    |    0    |    0    |
| bitselect|     tmp_174_fu_493    |    0    |    0    |
|          |     tmp_175_fu_555    |    0    |    0    |
|          |     tmp_176_fu_563    |    0    |    0    |
|          |     tmp_177_fu_625    |    0    |    0    |
|          |     tmp_178_fu_633    |    0    |    0    |
|          |     tmp_179_fu_695    |    0    |    0    |
|          |     tmp_180_fu_703    |    0    |    0    |
|          |     tmp_181_fu_765    |    0    |    0    |
|          |     tmp_182_fu_773    |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|    lshr_ln2_fu_220    |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     tmp_107_fu_230    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln36_fu_238   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln36_fu_257   |    0    |    0    |
|          |   sext_ln36_1_fu_261  |    0    |    0    |
|          |   sext_ln36_2_fu_325  |    0    |    0    |
|          |   sext_ln36_3_fu_329  |    0    |    0    |
|          |   sext_ln36_4_fu_395  |    0    |    0    |
|          |   sext_ln36_5_fu_399  |    0    |    0    |
|          |   sext_ln36_6_fu_465  |    0    |    0    |
|   sext   |   sext_ln36_7_fu_469  |    0    |    0    |
|          |   sext_ln36_8_fu_535  |    0    |    0    |
|          |   sext_ln36_9_fu_539  |    0    |    0    |
|          |  sext_ln36_10_fu_605  |    0    |    0    |
|          |  sext_ln36_11_fu_609  |    0    |    0    |
|          |  sext_ln36_12_fu_675  |    0    |    0    |
|          |  sext_ln36_13_fu_679  |    0    |    0    |
|          |  sext_ln36_14_fu_745  |    0    |    0    |
|          |  sext_ln36_15_fu_749  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   942   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|A_1_addr_45_reg_859|   11   |
|  A_1_addr_reg_854 |   11   |
|  A_1_load_reg_894 |   24   |
|  A_2_addr_reg_864 |   11   |
|  A_3_addr_reg_869 |   11   |
|  A_4_addr_reg_874 |   11   |
|  A_5_addr_reg_879 |   11   |
|  A_6_addr_reg_884 |   11   |
|  A_7_addr_reg_889 |   11   |
|   empty_reg_824   |   24   |
|     j_reg_832     |    7   |
|    tmp_reg_839    |    1   |
| zext_ln36_reg_843 |   64   |
+-------------------+--------+
|       Total       |   208  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_157 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_163 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_175 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_181 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_187 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_193 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   176  ||  3.912  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   942  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   72   |
|  Register |    -   |   208  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   208  |  1014  |
+-----------+--------+--------+--------+
