package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for AFRenorm kernel
var AFRenorm_code cu.Function

// Stores the arguments for AFRenorm kernel invocation
type AFRenorm_args_t struct {
	arg_mx01       unsafe.Pointer
	arg_my01       unsafe.Pointer
	arg_mz01       unsafe.Pointer
	arg_mx02       unsafe.Pointer
	arg_my02       unsafe.Pointer
	arg_mz02       unsafe.Pointer
	arg_mx1        unsafe.Pointer
	arg_my1        unsafe.Pointer
	arg_mz1        unsafe.Pointer
	arg_mx2        unsafe.Pointer
	arg_my2        unsafe.Pointer
	arg_mz2        unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_alpha1_    unsafe.Pointer
	arg_alpha1_mul float32
	arg_alpha2_    unsafe.Pointer
	arg_alpha2_mul float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_Msat1_     unsafe.Pointer
	arg_Msat1_mul  float32
	arg_Msat2_     unsafe.Pointer
	arg_Msat2_mul  float32
	arg_Temp_      unsafe.Pointer
	arg_Temp_mul   float32
	arg_x_         unsafe.Pointer
	arg_x_mul      float32
	arg_nv_        unsafe.Pointer
	arg_nv_mul     float32
	arg_mua_       unsafe.Pointer
	arg_mua_mul    float32
	arg_mub_       unsafe.Pointer
	arg_mub_mul    float32
	arg_J0aa_      unsafe.Pointer
	arg_J0aa_mul   float32
	arg_J0bb_      unsafe.Pointer
	arg_J0bb_mul   float32
	arg_J0ab_      unsafe.Pointer
	arg_J0ab_mul   float32
	arg_dt         float32
	arg_gammaA     float32
	arg_gammaB     float32
	arg_N          int
	argptr         [46]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for AFRenorm kernel invocation
var AFRenorm_args AFRenorm_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	AFRenorm_args.argptr[0] = unsafe.Pointer(&AFRenorm_args.arg_mx01)
	AFRenorm_args.argptr[1] = unsafe.Pointer(&AFRenorm_args.arg_my01)
	AFRenorm_args.argptr[2] = unsafe.Pointer(&AFRenorm_args.arg_mz01)
	AFRenorm_args.argptr[3] = unsafe.Pointer(&AFRenorm_args.arg_mx02)
	AFRenorm_args.argptr[4] = unsafe.Pointer(&AFRenorm_args.arg_my02)
	AFRenorm_args.argptr[5] = unsafe.Pointer(&AFRenorm_args.arg_mz02)
	AFRenorm_args.argptr[6] = unsafe.Pointer(&AFRenorm_args.arg_mx1)
	AFRenorm_args.argptr[7] = unsafe.Pointer(&AFRenorm_args.arg_my1)
	AFRenorm_args.argptr[8] = unsafe.Pointer(&AFRenorm_args.arg_mz1)
	AFRenorm_args.argptr[9] = unsafe.Pointer(&AFRenorm_args.arg_mx2)
	AFRenorm_args.argptr[10] = unsafe.Pointer(&AFRenorm_args.arg_my2)
	AFRenorm_args.argptr[11] = unsafe.Pointer(&AFRenorm_args.arg_mz2)
	AFRenorm_args.argptr[12] = unsafe.Pointer(&AFRenorm_args.arg_alpha_)
	AFRenorm_args.argptr[13] = unsafe.Pointer(&AFRenorm_args.arg_alpha_mul)
	AFRenorm_args.argptr[14] = unsafe.Pointer(&AFRenorm_args.arg_alpha1_)
	AFRenorm_args.argptr[15] = unsafe.Pointer(&AFRenorm_args.arg_alpha1_mul)
	AFRenorm_args.argptr[16] = unsafe.Pointer(&AFRenorm_args.arg_alpha2_)
	AFRenorm_args.argptr[17] = unsafe.Pointer(&AFRenorm_args.arg_alpha2_mul)
	AFRenorm_args.argptr[18] = unsafe.Pointer(&AFRenorm_args.arg_TCurie_)
	AFRenorm_args.argptr[19] = unsafe.Pointer(&AFRenorm_args.arg_TCurie_mul)
	AFRenorm_args.argptr[20] = unsafe.Pointer(&AFRenorm_args.arg_Msat_)
	AFRenorm_args.argptr[21] = unsafe.Pointer(&AFRenorm_args.arg_Msat_mul)
	AFRenorm_args.argptr[22] = unsafe.Pointer(&AFRenorm_args.arg_Msat1_)
	AFRenorm_args.argptr[23] = unsafe.Pointer(&AFRenorm_args.arg_Msat1_mul)
	AFRenorm_args.argptr[24] = unsafe.Pointer(&AFRenorm_args.arg_Msat2_)
	AFRenorm_args.argptr[25] = unsafe.Pointer(&AFRenorm_args.arg_Msat2_mul)
	AFRenorm_args.argptr[26] = unsafe.Pointer(&AFRenorm_args.arg_Temp_)
	AFRenorm_args.argptr[27] = unsafe.Pointer(&AFRenorm_args.arg_Temp_mul)
	AFRenorm_args.argptr[28] = unsafe.Pointer(&AFRenorm_args.arg_x_)
	AFRenorm_args.argptr[29] = unsafe.Pointer(&AFRenorm_args.arg_x_mul)
	AFRenorm_args.argptr[30] = unsafe.Pointer(&AFRenorm_args.arg_nv_)
	AFRenorm_args.argptr[31] = unsafe.Pointer(&AFRenorm_args.arg_nv_mul)
	AFRenorm_args.argptr[32] = unsafe.Pointer(&AFRenorm_args.arg_mua_)
	AFRenorm_args.argptr[33] = unsafe.Pointer(&AFRenorm_args.arg_mua_mul)
	AFRenorm_args.argptr[34] = unsafe.Pointer(&AFRenorm_args.arg_mub_)
	AFRenorm_args.argptr[35] = unsafe.Pointer(&AFRenorm_args.arg_mub_mul)
	AFRenorm_args.argptr[36] = unsafe.Pointer(&AFRenorm_args.arg_J0aa_)
	AFRenorm_args.argptr[37] = unsafe.Pointer(&AFRenorm_args.arg_J0aa_mul)
	AFRenorm_args.argptr[38] = unsafe.Pointer(&AFRenorm_args.arg_J0bb_)
	AFRenorm_args.argptr[39] = unsafe.Pointer(&AFRenorm_args.arg_J0bb_mul)
	AFRenorm_args.argptr[40] = unsafe.Pointer(&AFRenorm_args.arg_J0ab_)
	AFRenorm_args.argptr[41] = unsafe.Pointer(&AFRenorm_args.arg_J0ab_mul)
	AFRenorm_args.argptr[42] = unsafe.Pointer(&AFRenorm_args.arg_dt)
	AFRenorm_args.argptr[43] = unsafe.Pointer(&AFRenorm_args.arg_gammaA)
	AFRenorm_args.argptr[44] = unsafe.Pointer(&AFRenorm_args.arg_gammaB)
	AFRenorm_args.argptr[45] = unsafe.Pointer(&AFRenorm_args.arg_N)
}

// Wrapper for AFRenorm CUDA kernel, asynchronous.
func k_AFRenorm_async(mx01 unsafe.Pointer, my01 unsafe.Pointer, mz01 unsafe.Pointer, mx02 unsafe.Pointer, my02 unsafe.Pointer, mz02 unsafe.Pointer, mx1 unsafe.Pointer, my1 unsafe.Pointer, mz1 unsafe.Pointer, mx2 unsafe.Pointer, my2 unsafe.Pointer, mz2 unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, alpha1_ unsafe.Pointer, alpha1_mul float32, alpha2_ unsafe.Pointer, alpha2_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, Msat1_ unsafe.Pointer, Msat1_mul float32, Msat2_ unsafe.Pointer, Msat2_mul float32, Temp_ unsafe.Pointer, Temp_mul float32, x_ unsafe.Pointer, x_mul float32, nv_ unsafe.Pointer, nv_mul float32, mua_ unsafe.Pointer, mua_mul float32, mub_ unsafe.Pointer, mub_mul float32, J0aa_ unsafe.Pointer, J0aa_mul float32, J0bb_ unsafe.Pointer, J0bb_mul float32, J0ab_ unsafe.Pointer, J0ab_mul float32, dt float32, gammaA float32, gammaB float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("AFRenorm")
	}

	AFRenorm_args.Lock()
	defer AFRenorm_args.Unlock()

	if AFRenorm_code == 0 {
		AFRenorm_code = fatbinLoad(AFRenorm_map, "AFRenorm")
	}

	AFRenorm_args.arg_mx01 = mx01
	AFRenorm_args.arg_my01 = my01
	AFRenorm_args.arg_mz01 = mz01
	AFRenorm_args.arg_mx02 = mx02
	AFRenorm_args.arg_my02 = my02
	AFRenorm_args.arg_mz02 = mz02
	AFRenorm_args.arg_mx1 = mx1
	AFRenorm_args.arg_my1 = my1
	AFRenorm_args.arg_mz1 = mz1
	AFRenorm_args.arg_mx2 = mx2
	AFRenorm_args.arg_my2 = my2
	AFRenorm_args.arg_mz2 = mz2
	AFRenorm_args.arg_alpha_ = alpha_
	AFRenorm_args.arg_alpha_mul = alpha_mul
	AFRenorm_args.arg_alpha1_ = alpha1_
	AFRenorm_args.arg_alpha1_mul = alpha1_mul
	AFRenorm_args.arg_alpha2_ = alpha2_
	AFRenorm_args.arg_alpha2_mul = alpha2_mul
	AFRenorm_args.arg_TCurie_ = TCurie_
	AFRenorm_args.arg_TCurie_mul = TCurie_mul
	AFRenorm_args.arg_Msat_ = Msat_
	AFRenorm_args.arg_Msat_mul = Msat_mul
	AFRenorm_args.arg_Msat1_ = Msat1_
	AFRenorm_args.arg_Msat1_mul = Msat1_mul
	AFRenorm_args.arg_Msat2_ = Msat2_
	AFRenorm_args.arg_Msat2_mul = Msat2_mul
	AFRenorm_args.arg_Temp_ = Temp_
	AFRenorm_args.arg_Temp_mul = Temp_mul
	AFRenorm_args.arg_x_ = x_
	AFRenorm_args.arg_x_mul = x_mul
	AFRenorm_args.arg_nv_ = nv_
	AFRenorm_args.arg_nv_mul = nv_mul
	AFRenorm_args.arg_mua_ = mua_
	AFRenorm_args.arg_mua_mul = mua_mul
	AFRenorm_args.arg_mub_ = mub_
	AFRenorm_args.arg_mub_mul = mub_mul
	AFRenorm_args.arg_J0aa_ = J0aa_
	AFRenorm_args.arg_J0aa_mul = J0aa_mul
	AFRenorm_args.arg_J0bb_ = J0bb_
	AFRenorm_args.arg_J0bb_mul = J0bb_mul
	AFRenorm_args.arg_J0ab_ = J0ab_
	AFRenorm_args.arg_J0ab_mul = J0ab_mul
	AFRenorm_args.arg_dt = dt
	AFRenorm_args.arg_gammaA = gammaA
	AFRenorm_args.arg_gammaB = gammaB
	AFRenorm_args.arg_N = N

	args := AFRenorm_args.argptr[:]
	cu.LaunchKernel(AFRenorm_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("AFRenorm")
	}
}

// maps compute capability on PTX code for AFRenorm kernel.
var AFRenorm_map = map[int]string{0: "",
	30: AFRenorm_ptx_30}

// AFRenorm PTX code for various compute capabilities.
const (
	AFRenorm_ptx_30 = `
.version 6.5
.target sm_30
.address_size 64

	// .globl	AFRenorm

.visible .entry AFRenorm(
	.param .u64 AFRenorm_param_0,
	.param .u64 AFRenorm_param_1,
	.param .u64 AFRenorm_param_2,
	.param .u64 AFRenorm_param_3,
	.param .u64 AFRenorm_param_4,
	.param .u64 AFRenorm_param_5,
	.param .u64 AFRenorm_param_6,
	.param .u64 AFRenorm_param_7,
	.param .u64 AFRenorm_param_8,
	.param .u64 AFRenorm_param_9,
	.param .u64 AFRenorm_param_10,
	.param .u64 AFRenorm_param_11,
	.param .u64 AFRenorm_param_12,
	.param .f32 AFRenorm_param_13,
	.param .u64 AFRenorm_param_14,
	.param .f32 AFRenorm_param_15,
	.param .u64 AFRenorm_param_16,
	.param .f32 AFRenorm_param_17,
	.param .u64 AFRenorm_param_18,
	.param .f32 AFRenorm_param_19,
	.param .u64 AFRenorm_param_20,
	.param .f32 AFRenorm_param_21,
	.param .u64 AFRenorm_param_22,
	.param .f32 AFRenorm_param_23,
	.param .u64 AFRenorm_param_24,
	.param .f32 AFRenorm_param_25,
	.param .u64 AFRenorm_param_26,
	.param .f32 AFRenorm_param_27,
	.param .u64 AFRenorm_param_28,
	.param .f32 AFRenorm_param_29,
	.param .u64 AFRenorm_param_30,
	.param .f32 AFRenorm_param_31,
	.param .u64 AFRenorm_param_32,
	.param .f32 AFRenorm_param_33,
	.param .u64 AFRenorm_param_34,
	.param .f32 AFRenorm_param_35,
	.param .u64 AFRenorm_param_36,
	.param .f32 AFRenorm_param_37,
	.param .u64 AFRenorm_param_38,
	.param .f32 AFRenorm_param_39,
	.param .u64 AFRenorm_param_40,
	.param .f32 AFRenorm_param_41,
	.param .f32 AFRenorm_param_42,
	.param .f32 AFRenorm_param_43,
	.param .f32 AFRenorm_param_44,
	.param .u32 AFRenorm_param_45
)
{
	.reg .pred 	%p<139>;
	.reg .f32 	%f<1049>;
	.reg .b32 	%r<83>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<114>;


	ld.param.u64 	%rd2, [AFRenorm_param_0];
	ld.param.u64 	%rd3, [AFRenorm_param_1];
	ld.param.u64 	%rd4, [AFRenorm_param_2];
	ld.param.u64 	%rd5, [AFRenorm_param_3];
	ld.param.u64 	%rd6, [AFRenorm_param_4];
	ld.param.u64 	%rd7, [AFRenorm_param_5];
	ld.param.u64 	%rd8, [AFRenorm_param_6];
	ld.param.u64 	%rd9, [AFRenorm_param_7];
	ld.param.u64 	%rd10, [AFRenorm_param_8];
	ld.param.u64 	%rd11, [AFRenorm_param_9];
	ld.param.u64 	%rd12, [AFRenorm_param_10];
	ld.param.u64 	%rd13, [AFRenorm_param_11];
	ld.param.u64 	%rd14, [AFRenorm_param_14];
	ld.param.f32 	%f994, [AFRenorm_param_15];
	ld.param.u64 	%rd15, [AFRenorm_param_16];
	ld.param.f32 	%f995, [AFRenorm_param_17];
	ld.param.u64 	%rd16, [AFRenorm_param_18];
	ld.param.f32 	%f996, [AFRenorm_param_19];
	ld.param.u64 	%rd17, [AFRenorm_param_26];
	ld.param.f32 	%f1005, [AFRenorm_param_27];
	ld.param.u64 	%rd18, [AFRenorm_param_28];
	ld.param.f32 	%f997, [AFRenorm_param_29];
	ld.param.u64 	%rd19, [AFRenorm_param_30];
	ld.param.f32 	%f998, [AFRenorm_param_31];
	ld.param.u64 	%rd20, [AFRenorm_param_32];
	ld.param.f32 	%f999, [AFRenorm_param_33];
	ld.param.u64 	%rd21, [AFRenorm_param_34];
	ld.param.f32 	%f1000, [AFRenorm_param_35];
	ld.param.u64 	%rd22, [AFRenorm_param_36];
	ld.param.f32 	%f1001, [AFRenorm_param_37];
	ld.param.u64 	%rd23, [AFRenorm_param_38];
	ld.param.f32 	%f1002, [AFRenorm_param_39];
	ld.param.u64 	%rd24, [AFRenorm_param_40];
	ld.param.f32 	%f1004, [AFRenorm_param_41];
	ld.param.u32 	%r3, [AFRenorm_param_45];
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %ctaid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.s32	%p5, %r1, %r3;
	@%p5 bra 	BB0_124;

	cvta.to.global.u64 	%rd25, %rd8;
	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f32 	%f1, [%rd27];
	cvta.to.global.u64 	%rd28, %rd9;
	add.s64 	%rd29, %rd28, %rd26;
	ld.global.f32 	%f2, [%rd29];
	cvta.to.global.u64 	%rd30, %rd10;
	add.s64 	%rd31, %rd30, %rd26;
	ld.global.f32 	%f3, [%rd31];
	cvta.to.global.u64 	%rd32, %rd11;
	add.s64 	%rd33, %rd32, %rd26;
	ld.global.f32 	%f4, [%rd33];
	cvta.to.global.u64 	%rd34, %rd12;
	add.s64 	%rd35, %rd34, %rd26;
	ld.global.f32 	%f5, [%rd35];
	cvta.to.global.u64 	%rd36, %rd13;
	add.s64 	%rd37, %rd36, %rd26;
	ld.global.f32 	%f6, [%rd37];
	cvta.to.global.u64 	%rd38, %rd2;
	add.s64 	%rd39, %rd38, %rd26;
	ld.global.f32 	%f7, [%rd39];
	cvta.to.global.u64 	%rd40, %rd3;
	add.s64 	%rd41, %rd40, %rd26;
	ld.global.f32 	%f8, [%rd41];
	cvta.to.global.u64 	%rd42, %rd4;
	add.s64 	%rd43, %rd42, %rd26;
	ld.global.f32 	%f9, [%rd43];
	cvta.to.global.u64 	%rd44, %rd5;
	add.s64 	%rd45, %rd44, %rd26;
	ld.global.f32 	%f10, [%rd45];
	cvta.to.global.u64 	%rd46, %rd6;
	add.s64 	%rd47, %rd46, %rd26;
	ld.global.f32 	%f11, [%rd47];
	cvta.to.global.u64 	%rd48, %rd7;
	add.s64 	%rd49, %rd48, %rd26;
	ld.global.f32 	%f12, [%rd49];
	setp.eq.s64	%p6, %rd14, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd50, %rd14;
	add.s64 	%rd52, %rd50, %rd26;
	ld.global.f32 	%f246, [%rd52];
	mul.f32 	%f994, %f246, %f994;

BB0_3:
	setp.eq.s64	%p7, %rd15, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd53, %rd15;
	add.s64 	%rd55, %rd53, %rd26;
	ld.global.f32 	%f247, [%rd55];
	mul.f32 	%f995, %f247, %f995;

BB0_5:
	setp.eq.s64	%p8, %rd16, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd56, %rd16;
	add.s64 	%rd58, %rd56, %rd26;
	ld.global.f32 	%f248, [%rd58];
	mul.f32 	%f996, %f248, %f996;

BB0_7:
	setp.eq.s64	%p9, %rd18, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd59, %rd18;
	add.s64 	%rd61, %rd59, %rd26;
	ld.global.f32 	%f249, [%rd61];
	mul.f32 	%f997, %f249, %f997;

BB0_9:
	setp.eq.s64	%p10, %rd19, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd62, %rd19;
	add.s64 	%rd64, %rd62, %rd26;
	ld.global.f32 	%f250, [%rd64];
	mul.f32 	%f998, %f250, %f998;

BB0_11:
	setp.eq.s64	%p11, %rd20, 0;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd65, %rd20;
	add.s64 	%rd67, %rd65, %rd26;
	ld.global.f32 	%f251, [%rd67];
	mul.f32 	%f999, %f251, %f999;

BB0_13:
	setp.eq.s64	%p12, %rd21, 0;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd68, %rd21;
	add.s64 	%rd70, %rd68, %rd26;
	ld.global.f32 	%f252, [%rd70];
	mul.f32 	%f1000, %f252, %f1000;

BB0_15:
	setp.eq.s64	%p13, %rd22, 0;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd71, %rd22;
	add.s64 	%rd73, %rd71, %rd26;
	ld.global.f32 	%f253, [%rd73];
	mul.f32 	%f1001, %f253, %f1001;

BB0_17:
	mul.f32 	%f254, %f998, %f1001;
	mul.f32 	%f29, %f997, %f254;
	setp.eq.s64	%p14, %rd23, 0;
	@%p14 bra 	BB0_19;

	cvta.to.global.u64 	%rd74, %rd23;
	add.s64 	%rd76, %rd74, %rd26;
	ld.global.f32 	%f255, [%rd76];
	mul.f32 	%f1002, %f255, %f1002;

BB0_19:
	cvta.to.global.u64 	%rd77, %rd24;
	mov.f32 	%f256, 0f3F800000;
	sub.f32 	%f32, %f256, %f997;
	mul.f32 	%f257, %f998, %f1002;
	mul.f32 	%f33, %f32, %f257;
	add.s64 	%rd1, %rd77, %rd26;
	setp.eq.s64	%p15, %rd24, 0;
	mov.f32 	%f1003, %f1004;
	@%p15 bra 	BB0_21;

	ld.global.f32 	%f258, [%rd1];
	mul.f32 	%f1003, %f258, %f1004;

BB0_21:
	mul.f32 	%f259, %f32, %f1003;
	mul.f32 	%f36, %f998, %f259;
	@%p15 bra 	BB0_23;

	ld.global.f32 	%f260, [%rd1];
	mul.f32 	%f1004, %f260, %f1004;

BB0_23:
	mul.f32 	%f261, %f997, %f1004;
	mul.f32 	%f39, %f998, %f261;
	setp.eq.s64	%p17, %rd17, 0;
	@%p17 bra 	BB0_25;

	cvta.to.global.u64 	%rd79, %rd17;
	add.s64 	%rd81, %rd79, %rd26;
	ld.global.f32 	%f262, [%rd81];
	mul.f32 	%f1005, %f262, %f1005;

BB0_25:
	setp.eq.f32	%p18, %f1005, 0f00000000;
	selp.f32	%f263, 0f38D1B717, %f1005, %p18;
	cvt.f64.f32	%fd4, %f263;
	cvt.f64.f32	%fd1, %f996;
	add.f64 	%fd5, %fd1, %fd1;
	setp.gt.f64	%p19, %fd4, %fd5;
	add.f32 	%f264, %f996, %f996;
	selp.f32	%f1006, %f264, %f263, %p19;
	setp.neu.f32	%p20, %f1006, %f996;
	@%p20 bra 	BB0_27;

	add.f64 	%fd6, %fd1, 0dBFB999999999999A;
	cvt.rn.f32.f64	%f1006, %fd6;

BB0_27:
	mul.f32 	%f265, %f2, %f2;
	fma.rn.f32 	%f266, %f1, %f1, %f265;
	fma.rn.f32 	%f267, %f3, %f3, %f266;
	sqrt.rn.f32 	%f45, %f267;
	mul.f32 	%f268, %f5, %f5;
	fma.rn.f32 	%f269, %f4, %f4, %f268;
	fma.rn.f32 	%f270, %f6, %f6, %f269;
	sqrt.rn.f32 	%f46, %f270;
	mul.f32 	%f271, %f8, %f8;
	fma.rn.f32 	%f272, %f7, %f7, %f271;
	fma.rn.f32 	%f47, %f9, %f9, %f272;
	mul.f32 	%f273, %f11, %f11;
	fma.rn.f32 	%f274, %f10, %f10, %f273;
	fma.rn.f32 	%f48, %f12, %f12, %f274;
	setp.eq.f32	%p21, %f45, 0f00000000;
	setp.eq.f32	%p22, %f46, 0f00000000;
	or.pred  	%p23, %p21, %p22;
	@%p23 bra 	BB0_124;

	mov.f32 	%f280, 0f40000000;
	sub.f32 	%f51, %f29, %f33;
	abs.f32 	%f52, %f51;
	setp.lt.f32	%p24, %f52, 0f00800000;
	mul.f32 	%f282, %f52, 0f4B800000;
	selp.f32	%f283, 0fC3170000, 0fC2FE0000, %p24;
	selp.f32	%f284, %f282, %f52, %p24;
	mov.b32 	 %r10, %f284;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f285, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f286, %r13;
	add.f32 	%f287, %f283, %f286;
	setp.gt.f32	%p25, %f285, 0f3FB504F3;
	mul.f32 	%f288, %f285, 0f3F000000;
	add.f32 	%f289, %f287, 0f3F800000;
	selp.f32	%f290, %f288, %f285, %p25;
	selp.f32	%f291, %f289, %f287, %p25;
	add.f32 	%f292, %f290, 0fBF800000;
	add.f32 	%f276, %f290, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f275,%f276;
	// inline asm
	add.f32 	%f293, %f292, %f292;
	mul.f32 	%f294, %f275, %f293;
	mul.f32 	%f295, %f294, %f294;
	mov.f32 	%f296, 0f3C4CAF63;
	mov.f32 	%f297, 0f3B18F0FE;
	fma.rn.f32 	%f298, %f297, %f295, %f296;
	mov.f32 	%f299, 0f3DAAAABD;
	fma.rn.f32 	%f300, %f298, %f295, %f299;
	mul.rn.f32 	%f301, %f300, %f295;
	mul.rn.f32 	%f302, %f301, %f294;
	sub.f32 	%f303, %f292, %f294;
	neg.f32 	%f304, %f294;
	add.f32 	%f305, %f303, %f303;
	fma.rn.f32 	%f306, %f304, %f292, %f305;
	mul.rn.f32 	%f307, %f275, %f306;
	add.f32 	%f308, %f302, %f294;
	sub.f32 	%f309, %f294, %f308;
	add.f32 	%f310, %f302, %f309;
	add.f32 	%f311, %f307, %f310;
	add.f32 	%f312, %f308, %f311;
	sub.f32 	%f313, %f308, %f312;
	add.f32 	%f314, %f311, %f313;
	mov.f32 	%f315, 0f3F317200;
	mul.rn.f32 	%f316, %f291, %f315;
	mov.f32 	%f317, 0f35BFBE8E;
	mul.rn.f32 	%f318, %f291, %f317;
	add.f32 	%f319, %f316, %f312;
	sub.f32 	%f320, %f316, %f319;
	add.f32 	%f321, %f312, %f320;
	add.f32 	%f322, %f314, %f321;
	add.f32 	%f323, %f318, %f322;
	add.f32 	%f324, %f319, %f323;
	sub.f32 	%f325, %f319, %f324;
	add.f32 	%f326, %f323, %f325;
	mul.rn.f32 	%f327, %f280, %f324;
	neg.f32 	%f328, %f327;
	fma.rn.f32 	%f329, %f280, %f324, %f328;
	fma.rn.f32 	%f330, %f280, %f326, %f329;
	mov.f32 	%f331, 0f00000000;
	fma.rn.f32 	%f332, %f331, %f324, %f330;
	add.rn.f32 	%f333, %f327, %f332;
	neg.f32 	%f334, %f333;
	add.rn.f32 	%f335, %f327, %f334;
	add.rn.f32 	%f336, %f335, %f332;
	mov.b32 	 %r14, %f333;
	setp.eq.s32	%p26, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f337, %r15;
	add.f32 	%f338, %f336, 0f37000000;
	selp.f32	%f339, %f337, %f333, %p26;
	selp.f32	%f53, %f338, %f336, %p26;
	mul.f32 	%f340, %f339, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f341, %f340;
	mov.f32 	%f342, 0fBF317200;
	fma.rn.f32 	%f343, %f341, %f342, %f339;
	mov.f32 	%f344, 0fB5BFBE8E;
	fma.rn.f32 	%f345, %f341, %f344, %f343;
	mul.f32 	%f346, %f345, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f347, %f346;
	add.f32 	%f348, %f341, 0f00000000;
	ex2.approx.f32 	%f349, %f348;
	mul.f32 	%f350, %f347, %f349;
	setp.lt.f32	%p27, %f339, 0fC2D20000;
	selp.f32	%f351, 0f00000000, %f350, %p27;
	setp.gt.f32	%p28, %f339, 0f42D20000;
	selp.f32	%f1007, 0f7F800000, %f351, %p28;
	sqrt.rn.f32 	%f55, %f48;
	sqrt.rn.f32 	%f56, %f47;
	setp.eq.f32	%p29, %f1007, 0f7F800000;
	@%p29 bra 	BB0_30;

	fma.rn.f32 	%f1007, %f1007, %f53, %f1007;

BB0_30:
	mov.f32 	%f950, 0f3F800000;
	cvt.rzi.f32.f32	%f949, %f950;
	add.f32 	%f948, %f949, %f949;
	mov.f32 	%f947, 0f40000000;
	sub.f32 	%f946, %f947, %f948;
	abs.f32 	%f945, %f946;
	sub.f32 	%f944, %f29, %f33;
	setp.lt.f32	%p30, %f944, 0f00000000;
	setp.eq.f32	%p31, %f945, 0f3F800000;
	and.pred  	%p1, %p30, %p31;
	mov.b32 	 %r16, %f1007;
	xor.b32  	%r17, %r16, -2147483648;
	mov.b32 	 %f352, %r17;
	selp.f32	%f1009, %f352, %f1007, %p1;
	setp.eq.f32	%p32, %f944, 0f00000000;
	@%p32 bra 	BB0_33;
	bra.uni 	BB0_31;

BB0_33:
	sub.f32 	%f974, %f29, %f33;
	add.f32 	%f355, %f974, %f974;
	selp.f32	%f1009, %f355, 0f00000000, %p31;
	bra.uni 	BB0_34;

BB0_31:
	sub.f32 	%f951, %f29, %f33;
	setp.geu.f32	%p33, %f951, 0f00000000;
	@%p33 bra 	BB0_34;

	cvt.rzi.f32.f32	%f354, %f280;
	setp.neu.f32	%p34, %f354, 0f40000000;
	selp.f32	%f1009, 0f7FFFFFFF, %f1009, %p34;

BB0_34:
	sub.f32 	%f953, %f29, %f33;
	abs.f32 	%f952, %f953;
	add.f32 	%f356, %f952, 0f40000000;
	mov.b32 	 %r18, %f356;
	setp.lt.s32	%p36, %r18, 2139095040;
	@%p36 bra 	BB0_39;

	sub.f32 	%f970, %f29, %f33;
	abs.f32 	%f969, %f970;
	setp.gtu.f32	%p37, %f969, 0f7F800000;
	@%p37 bra 	BB0_38;
	bra.uni 	BB0_36;

BB0_38:
	sub.f32 	%f973, %f29, %f33;
	add.f32 	%f1009, %f973, 0f40000000;
	bra.uni 	BB0_39;

BB0_36:
	sub.f32 	%f972, %f29, %f33;
	abs.f32 	%f971, %f972;
	setp.neu.f32	%p38, %f971, 0f7F800000;
	@%p38 bra 	BB0_39;

	selp.f32	%f1009, 0fFF800000, 0f7F800000, %p1;

BB0_39:
	mov.f32 	%f960, 0f00000000;
	mov.f32 	%f959, 0f35BFBE8E;
	mov.f32 	%f958, 0f3F317200;
	mov.f32 	%f957, 0f3DAAAABD;
	mov.f32 	%f956, 0f3C4CAF63;
	mov.f32 	%f955, 0f3B18F0FE;
	sub.f32 	%f954, %f29, %f33;
	setp.eq.f32	%p39, %f954, 0f3F800000;
	selp.f32	%f359, 0f3F800000, %f1009, %p39;
	mul.f32 	%f360, %f36, 0f40800000;
	fma.rn.f32 	%f66, %f360, %f39, %f359;
	abs.f32 	%f68, %f66;
	setp.lt.f32	%p40, %f68, 0f00800000;
	mul.f32 	%f364, %f68, 0f4B800000;
	selp.f32	%f365, 0fC3170000, 0fC2FE0000, %p40;
	selp.f32	%f366, %f364, %f68, %p40;
	mov.b32 	 %r19, %f366;
	and.b32  	%r20, %r19, 8388607;
	or.b32  	%r21, %r20, 1065353216;
	mov.b32 	 %f367, %r21;
	shr.u32 	%r22, %r19, 23;
	cvt.rn.f32.u32	%f368, %r22;
	add.f32 	%f369, %f365, %f368;
	setp.gt.f32	%p41, %f367, 0f3FB504F3;
	mul.f32 	%f370, %f367, 0f3F000000;
	add.f32 	%f371, %f369, 0f3F800000;
	selp.f32	%f372, %f370, %f367, %p41;
	selp.f32	%f373, %f371, %f369, %p41;
	add.f32 	%f374, %f372, 0fBF800000;
	add.f32 	%f358, %f372, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f357,%f358;
	// inline asm
	add.f32 	%f375, %f374, %f374;
	mul.f32 	%f376, %f357, %f375;
	mul.f32 	%f377, %f376, %f376;
	fma.rn.f32 	%f380, %f955, %f377, %f956;
	fma.rn.f32 	%f382, %f380, %f377, %f957;
	mul.rn.f32 	%f383, %f382, %f377;
	mul.rn.f32 	%f384, %f383, %f376;
	sub.f32 	%f385, %f374, %f376;
	neg.f32 	%f386, %f376;
	add.f32 	%f387, %f385, %f385;
	fma.rn.f32 	%f388, %f386, %f374, %f387;
	mul.rn.f32 	%f389, %f357, %f388;
	add.f32 	%f390, %f384, %f376;
	sub.f32 	%f391, %f376, %f390;
	add.f32 	%f392, %f384, %f391;
	add.f32 	%f393, %f389, %f392;
	add.f32 	%f394, %f390, %f393;
	sub.f32 	%f395, %f390, %f394;
	add.f32 	%f396, %f393, %f395;
	mul.rn.f32 	%f398, %f373, %f958;
	mul.rn.f32 	%f400, %f373, %f959;
	add.f32 	%f401, %f398, %f394;
	sub.f32 	%f402, %f398, %f401;
	add.f32 	%f403, %f394, %f402;
	add.f32 	%f404, %f396, %f403;
	add.f32 	%f405, %f400, %f404;
	add.f32 	%f406, %f401, %f405;
	sub.f32 	%f407, %f401, %f406;
	add.f32 	%f408, %f405, %f407;
	mov.f32 	%f409, 0f3F000000;
	mul.rn.f32 	%f410, %f409, %f406;
	neg.f32 	%f411, %f410;
	fma.rn.f32 	%f412, %f409, %f406, %f411;
	fma.rn.f32 	%f413, %f409, %f408, %f412;
	fma.rn.f32 	%f415, %f960, %f406, %f413;
	add.rn.f32 	%f416, %f410, %f415;
	neg.f32 	%f417, %f416;
	add.rn.f32 	%f418, %f410, %f417;
	add.rn.f32 	%f419, %f418, %f415;
	mov.b32 	 %r23, %f416;
	setp.eq.s32	%p42, %r23, 1118925336;
	add.s32 	%r24, %r23, -1;
	mov.b32 	 %f420, %r24;
	add.f32 	%f421, %f419, 0f37000000;
	selp.f32	%f422, %f420, %f416, %p42;
	selp.f32	%f69, %f421, %f419, %p42;
	mul.f32 	%f423, %f422, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f424, %f423;
	fma.rn.f32 	%f426, %f424, %f342, %f422;
	fma.rn.f32 	%f428, %f424, %f344, %f426;
	mul.f32 	%f429, %f428, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f430, %f429;
	add.f32 	%f431, %f424, 0f00000000;
	ex2.approx.f32 	%f432, %f431;
	mul.f32 	%f433, %f430, %f432;
	setp.lt.f32	%p43, %f422, 0fC2D20000;
	selp.f32	%f434, 0f00000000, %f433, %p43;
	setp.gt.f32	%p44, %f422, 0f42D20000;
	selp.f32	%f1010, 0f7F800000, %f434, %p44;
	setp.eq.f32	%p45, %f1010, 0f7F800000;
	@%p45 bra 	BB0_41;

	fma.rn.f32 	%f1010, %f1010, %f69, %f1010;

BB0_41:
	mov.f32 	%f978, 0f3E800000;
	cvt.rzi.f32.f32	%f977, %f978;
	fma.rn.f32 	%f976, %f977, 0fC0000000, 0f3F000000;
	abs.f32 	%f975, %f976;
	setp.lt.f32	%p46, %f66, 0f00000000;
	setp.eq.f32	%p47, %f975, 0f3F800000;
	and.pred  	%p2, %p46, %p47;
	mov.b32 	 %r25, %f1010;
	xor.b32  	%r26, %r25, -2147483648;
	mov.b32 	 %f435, %r26;
	selp.f32	%f1012, %f435, %f1010, %p2;
	setp.eq.f32	%p48, %f66, 0f00000000;
	@%p48 bra 	BB0_44;
	bra.uni 	BB0_42;

BB0_44:
	add.f32 	%f438, %f66, %f66;
	selp.f32	%f1012, %f438, 0f00000000, %p47;
	bra.uni 	BB0_45;

BB0_42:
	setp.geu.f32	%p49, %f66, 0f00000000;
	@%p49 bra 	BB0_45;

	mov.f32 	%f979, 0f3F000000;
	cvt.rzi.f32.f32	%f437, %f979;
	setp.neu.f32	%p50, %f437, 0f3F000000;
	selp.f32	%f1012, 0f7FFFFFFF, %f1012, %p50;

BB0_45:
	add.f32 	%f439, %f68, 0f3F000000;
	mov.b32 	 %r27, %f439;
	setp.lt.s32	%p52, %r27, 2139095040;
	@%p52 bra 	BB0_50;

	setp.gtu.f32	%p53, %f68, 0f7F800000;
	@%p53 bra 	BB0_49;
	bra.uni 	BB0_47;

BB0_49:
	add.f32 	%f1012, %f66, 0f3F000000;
	bra.uni 	BB0_50;

BB0_47:
	setp.neu.f32	%p54, %f68, 0f7F800000;
	@%p54 bra 	BB0_50;

	selp.f32	%f1012, 0fFF800000, 0f7F800000, %p2;

BB0_50:
	add.f32 	%f961, %f29, %f33;
	setp.eq.f32	%p55, %f66, 0f3F800000;
	selp.f32	%f440, 0f3F800000, %f1012, %p55;
	add.f32 	%f441, %f961, %f440;
	div.rn.f32 	%f80, %f441, 0f1AC84ACE;
	sub.f32 	%f442, %f1006, %f80;
	abs.f32 	%f443, %f442;
	cvt.f64.f32	%fd7, %f443;
	cvt.f64.f32	%fd2, %f80;
	mul.f64 	%fd8, %fd2, 0d3F7CAC083126E979;
	setp.lt.f64	%p56, %fd7, %fd8;
	setp.lt.f32	%p57, %f1006, %f80;
	and.pred  	%p58, %p56, %p57;
	mul.f32 	%f444, %f80, 0f3F7E353F;
	selp.f32	%f1034, %f444, %f1006, %p58;
	setp.lt.f32	%p59, %f1034, %f80;
	@%p59 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_52:
	div.rn.f32 	%f84, %f80, 0f41200000;
	setp.lt.f32	%p60, %f1034, %f84;
	selp.f32	%f1014, %f84, %f1034, %p60;
	cvt.f64.f32	%fd9, %f1014;
	mul.f64 	%fd3, %fd2, 0d3FEFD70A3D70A3D7;
	mov.u32 	%r82, 0;
	setp.leu.f64	%p61, %fd9, %fd3;
	@%p61 bra 	BB0_53;

	cvt.rn.f32.f64	%f1013, %fd3;
	mov.u32 	%r82, 1;
	bra.uni 	BB0_55;

BB0_51:
	abs.f32 	%f1033, %f36;
	abs.f32 	%f1032, %f39;
	mov.f32 	%f1035, 0f3C23D70A;
	mov.f32 	%f1036, %f1035;
	bra.uni 	BB0_89;

BB0_53:
	mov.f32 	%f1013, %f1014;
	mov.f32 	%f1014, %f1034;

BB0_55:
	mul.f32 	%f447, %f1013, 0f19858734;
	rcp.rn.f32 	%f448, %f447;
	mul.f32 	%f89, %f29, %f448;
	abs.f32 	%f1033, %f36;
	mul.f32 	%f91, %f448, %f1033;
	abs.f32 	%f1032, %f39;
	mul.f32 	%f93, %f448, %f1032;
	mul.f32 	%f94, %f33, %f448;
	mul.f32 	%f449, %f91, 0f3F666666;
	fma.rn.f32 	%f95, %f89, 0f3F666666, %f449;
	add.f32 	%f450, %f95, %f95;
	mul.f32 	%f451, %f450, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f452, %f451;
	fma.rn.f32 	%f454, %f452, %f342, %f450;
	fma.rn.f32 	%f456, %f452, %f344, %f454;
	mul.f32 	%f457, %f456, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f458, %f457;
	add.f32 	%f459, %f452, 0f00000000;
	ex2.approx.f32 	%f460, %f459;
	setp.lt.f32	%p62, %f450, 0fC2D20000;
	setp.gt.f32	%p63, %f450, 0f42D20000;
	fma.rn.f32 	%f461, %f458, %f460, 0f3F800000;
	selp.f32	%f462, 0f3F800000, %f461, %p62;
	selp.f32	%f96, 0f7F800000, %f462, %p63;
	abs.f32 	%f463, %f96;
	cvt.f64.f32	%fd10, %f463;
	setp.gt.f64	%p64, %fd10, 0d6974E718D7D7625A;
	@%p64 bra 	BB0_57;
	bra.uni 	BB0_56;

BB0_57:
	setp.gt.f32	%p65, %f95, 0f00000000;
	selp.f32	%f1015, 0f3F800000, 0fBF800000, %p65;
	bra.uni 	BB0_58;

BB0_56:
	add.f32 	%f464, %f96, 0fC0000000;
	div.rn.f32 	%f465, %f96, %f464;
	mov.f32 	%f466, 0fBF800000;
	div.rn.f32 	%f467, %f466, %f95;
	add.f32 	%f1015, %f465, %f467;

BB0_58:
	mul.f32 	%f468, %f93, 0f3F666666;
	fma.rn.f32 	%f100, %f94, 0f3F666666, %f468;
	add.f32 	%f469, %f100, %f100;
	mul.f32 	%f470, %f469, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f471, %f470;
	fma.rn.f32 	%f473, %f471, %f342, %f469;
	fma.rn.f32 	%f475, %f471, %f344, %f473;
	mul.f32 	%f476, %f475, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f477, %f476;
	add.f32 	%f478, %f471, 0f00000000;
	ex2.approx.f32 	%f479, %f478;
	setp.lt.f32	%p66, %f469, 0fC2D20000;
	setp.gt.f32	%p67, %f469, 0f42D20000;
	fma.rn.f32 	%f480, %f477, %f479, 0f3F800000;
	selp.f32	%f481, 0f3F800000, %f480, %p66;
	selp.f32	%f101, 0f7F800000, %f481, %p67;
	abs.f32 	%f482, %f101;
	cvt.f64.f32	%fd11, %f482;
	setp.gt.f64	%p68, %fd11, 0d6974E718D7D7625A;
	@%p68 bra 	BB0_60;
	bra.uni 	BB0_59;

BB0_60:
	setp.gt.f32	%p69, %f100, 0f00000000;
	selp.f32	%f1016, 0f3F800000, 0fBF800000, %p69;
	bra.uni 	BB0_61;

BB0_59:
	add.f32 	%f483, %f101, 0fC0000000;
	div.rn.f32 	%f484, %f101, %f483;
	mov.f32 	%f485, 0fBF800000;
	div.rn.f32 	%f486, %f485, %f100;
	add.f32 	%f1016, %f484, %f486;

BB0_61:
	add.f32 	%f1020, %f1016, 0fBF666666;
	add.f32 	%f1019, %f1015, 0fBF666666;
	mov.f32 	%f1017, 0f3F666666;
	mov.f32 	%f1018, %f1017;

BB0_62:
	mul.f32 	%f490, %f91, %f1018;
	fma.rn.f32 	%f111, %f89, %f1017, %f490;
	abs.f32 	%f112, %f111;
	cvt.f64.f32	%fd12, %f112;
	setp.lt.f64	%p70, %fd12, 0d39B4484BFEEBC2A0;
	mov.f32 	%f1024, 0f3EAAAAAB;
	mov.f32 	%f1022, %f1024;
	@%p70 bra 	BB0_69;

	setp.ltu.f32	%p71, %f112, 0f3F800000;
	mul.f32 	%f113, %f111, %f111;
	@%p71 bra 	BB0_65;
	bra.uni 	BB0_64;

BB0_65:
	mov.f32 	%f507, 0f394FFF49;
	mov.f32 	%f508, 0f363D0ADA;
	fma.rn.f32 	%f509, %f508, %f113, %f507;
	mov.f32 	%f510, 0f3C08889A;
	fma.rn.f32 	%f511, %f509, %f113, %f510;
	mov.f32 	%f512, 0f3E2AAAAB;
	fma.rn.f32 	%f513, %f511, %f113, %f512;
	mul.f32 	%f514, %f113, %f513;
	fma.rn.f32 	%f1021, %f514, %f111, %f111;
	bra.uni 	BB0_66;

BB0_64:
	mul.f32 	%f491, %f112, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f492, %f491;
	fma.rn.f32 	%f494, %f492, %f342, %f112;
	fma.rn.f32 	%f496, %f492, %f344, %f494;
	mul.f32 	%f497, %f496, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f498, %f497;
	add.f32 	%f499, %f492, 0fC0000000;
	ex2.approx.f32 	%f500, %f499;
	mul.f32 	%f501, %f498, %f500;
	mov.f32 	%f502, 0f3E000000;
	div.approx.f32 	%f503, %f502, %f501;
	neg.f32 	%f504, %f503;
	fma.rn.f32 	%f506, %f280, %f501, %f504;
	mov.b32 	 %r30, %f506;
	setp.ltu.f32	%p72, %f112, 0f42B40000;
	selp.b32	%r31, %r30, 2139095040, %p72;
	mov.b32 	 %r32, %f111;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r31, %r33;
	mov.b32 	 %f1021, %r34;

BB0_66:
	abs.f32 	%f515, %f1021;
	cvt.f64.f32	%fd13, %f515;
	setp.gt.f64	%p73, %fd13, 0d6974E718D7D7625A;
	@%p73 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_68:
	rcp.rn.f32 	%f1022, %f113;
	bra.uni 	BB0_69;

BB0_67:
	mul.f32 	%f516, %f1021, %f1021;
	cvt.f64.f32	%fd14, %f516;
	mov.f64 	%fd15, 0dBFF0000000000000;
	div.rn.f64 	%fd16, %fd15, %fd14;
	cvt.f64.f32	%fd17, %f113;
	rcp.rn.f64 	%fd18, %fd17;
	add.f64 	%fd19, %fd16, %fd18;
	cvt.rn.f32.f64	%f1022, %fd19;

BB0_69:
	mul.f32 	%f518, %f94, %f1018;
	fma.rn.f32 	%f120, %f93, %f1017, %f518;
	abs.f32 	%f121, %f120;
	cvt.f64.f32	%fd20, %f121;
	setp.lt.f64	%p74, %fd20, 0d39B4484BFEEBC2A0;
	@%p74 bra 	BB0_76;

	setp.ltu.f32	%p75, %f121, 0f3F800000;
	mul.f32 	%f122, %f120, %f120;
	@%p75 bra 	BB0_72;
	bra.uni 	BB0_71;

BB0_72:
	mov.f32 	%f535, 0f394FFF49;
	mov.f32 	%f536, 0f363D0ADA;
	fma.rn.f32 	%f537, %f536, %f122, %f535;
	mov.f32 	%f538, 0f3C08889A;
	fma.rn.f32 	%f539, %f537, %f122, %f538;
	mov.f32 	%f540, 0f3E2AAAAB;
	fma.rn.f32 	%f541, %f539, %f122, %f540;
	mul.f32 	%f542, %f122, %f541;
	fma.rn.f32 	%f1023, %f542, %f120, %f120;
	bra.uni 	BB0_73;

BB0_71:
	mul.f32 	%f519, %f121, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f520, %f519;
	fma.rn.f32 	%f522, %f520, %f342, %f121;
	fma.rn.f32 	%f524, %f520, %f344, %f522;
	mul.f32 	%f525, %f524, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f526, %f525;
	add.f32 	%f527, %f520, 0fC0000000;
	ex2.approx.f32 	%f528, %f527;
	mul.f32 	%f529, %f526, %f528;
	mov.f32 	%f530, 0f3E000000;
	div.approx.f32 	%f531, %f530, %f529;
	neg.f32 	%f532, %f531;
	fma.rn.f32 	%f534, %f280, %f529, %f532;
	mov.b32 	 %r35, %f534;
	setp.ltu.f32	%p76, %f121, 0f42B40000;
	selp.b32	%r36, %r35, 2139095040, %p76;
	mov.b32 	 %r37, %f120;
	and.b32  	%r38, %r37, -2147483648;
	or.b32  	%r39, %r36, %r38;
	mov.b32 	 %f1023, %r39;

BB0_73:
	abs.f32 	%f543, %f1023;
	cvt.f64.f32	%fd21, %f543;
	setp.gt.f64	%p77, %fd21, 0d6974E718D7D7625A;
	@%p77 bra 	BB0_75;
	bra.uni 	BB0_74;

BB0_75:
	rcp.rn.f32 	%f1024, %f122;
	bra.uni 	BB0_76;

BB0_74:
	mul.f32 	%f544, %f1023, %f1023;
	cvt.f64.f32	%fd22, %f544;
	mov.f64 	%fd23, 0dBFF0000000000000;
	div.rn.f64 	%fd24, %fd23, %fd22;
	cvt.f64.f32	%fd25, %f122;
	rcp.rn.f64 	%fd26, %fd25;
	add.f64 	%fd27, %fd24, %fd26;
	cvt.rn.f32.f64	%f1024, %fd27;

BB0_76:
	fma.rn.f32 	%f129, %f89, %f1022, 0fBF800000;
	fma.rn.f32 	%f130, %f94, %f1024, 0fBF800000;
	mul.f32 	%f545, %f129, %f130;
	mul.f32 	%f131, %f93, %f1024;
	mul.f32 	%f132, %f91, %f1022;
	mul.f32 	%f546, %f132, %f131;
	sub.f32 	%f133, %f545, %f546;
	setp.eq.f32	%p78, %f133, 0f00000000;
	@%p78 bra 	BB0_84;

	rcp.rn.f32 	%f547, %f133;
	mul.f32 	%f548, %f1020, %f132;
	mul.f32 	%f549, %f1019, %f130;
	sub.f32 	%f550, %f549, %f548;
	mul.f32 	%f134, %f550, %f547;
	mul.f32 	%f551, %f1020, %f129;
	mul.f32 	%f552, %f1019, %f131;
	sub.f32 	%f553, %f551, %f552;
	mul.f32 	%f135, %f553, %f547;
	sub.f32 	%f1017, %f1017, %f134;
	sub.f32 	%f1018, %f1018, %f135;
	mul.f32 	%f554, %f91, %f1018;
	fma.rn.f32 	%f138, %f89, %f1017, %f554;
	add.f32 	%f555, %f138, %f138;
	mul.f32 	%f556, %f555, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f557, %f556;
	fma.rn.f32 	%f559, %f557, %f342, %f555;
	fma.rn.f32 	%f561, %f557, %f344, %f559;
	mul.f32 	%f562, %f561, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f563, %f562;
	add.f32 	%f564, %f557, 0f00000000;
	ex2.approx.f32 	%f565, %f564;
	setp.lt.f32	%p79, %f555, 0fC2D20000;
	setp.gt.f32	%p80, %f555, 0f42D20000;
	fma.rn.f32 	%f566, %f563, %f565, 0f3F800000;
	selp.f32	%f567, 0f3F800000, %f566, %p79;
	selp.f32	%f139, 0f7F800000, %f567, %p80;
	abs.f32 	%f568, %f139;
	cvt.f64.f32	%fd28, %f568;
	setp.gt.f64	%p81, %fd28, 0d6974E718D7D7625A;
	@%p81 bra 	BB0_79;
	bra.uni 	BB0_78;

BB0_79:
	setp.gt.f32	%p82, %f138, 0f00000000;
	selp.f32	%f1025, 0f3F800000, 0fBF800000, %p82;
	bra.uni 	BB0_80;

BB0_78:
	add.f32 	%f569, %f139, 0fC0000000;
	div.rn.f32 	%f570, %f139, %f569;
	mov.f32 	%f571, 0fBF800000;
	div.rn.f32 	%f572, %f571, %f138;
	add.f32 	%f1025, %f570, %f572;

BB0_80:
	mul.f32 	%f573, %f94, %f1018;
	fma.rn.f32 	%f143, %f93, %f1017, %f573;
	add.f32 	%f574, %f143, %f143;
	mul.f32 	%f575, %f574, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f576, %f575;
	fma.rn.f32 	%f578, %f576, %f342, %f574;
	fma.rn.f32 	%f580, %f576, %f344, %f578;
	mul.f32 	%f581, %f580, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f582, %f581;
	add.f32 	%f583, %f576, 0f00000000;
	ex2.approx.f32 	%f584, %f583;
	setp.lt.f32	%p83, %f574, 0fC2D20000;
	setp.gt.f32	%p84, %f574, 0f42D20000;
	fma.rn.f32 	%f585, %f582, %f584, 0f3F800000;
	selp.f32	%f586, 0f3F800000, %f585, %p83;
	selp.f32	%f144, 0f7F800000, %f586, %p84;
	abs.f32 	%f587, %f144;
	cvt.f64.f32	%fd29, %f587;
	setp.gt.f64	%p85, %fd29, 0d6974E718D7D7625A;
	@%p85 bra 	BB0_82;
	bra.uni 	BB0_81;

BB0_82:
	setp.gt.f32	%p86, %f143, 0f00000000;
	selp.f32	%f1026, 0f3F800000, 0fBF800000, %p86;
	bra.uni 	BB0_83;

BB0_81:
	add.f32 	%f588, %f144, 0fC0000000;
	div.rn.f32 	%f589, %f144, %f588;
	mov.f32 	%f590, 0fBF800000;
	div.rn.f32 	%f591, %f590, %f143;
	add.f32 	%f1026, %f589, %f591;

BB0_83:
	sub.f32 	%f1020, %f1026, %f1018;
	mul.f32 	%f592, %f134, %f134;
	setp.gt.f32	%p87, %f592, 0f38D1B717;
	mul.f32 	%f593, %f135, %f135;
	setp.gt.f32	%p88, %f593, 0f38D1B717;
	or.pred  	%p89, %p87, %p88;
	sub.f32 	%f1019, %f1025, %f1017;
	@%p89 bra 	BB0_62;

BB0_84:
	setp.gt.f32	%p90, %f1017, 0f38D1B717;
	selp.f32	%f1035, %f1017, 0f3A83126F, %p90;
	setp.gt.f32	%p91, %f1018, 0f38D1B717;
	selp.f32	%f1036, %f1018, 0f3A83126F, %p91;
	setp.geu.f32	%p92, %f1034, %f84;
	@%p92 bra 	BB0_86;

	add.f32 	%f594, %f1035, 0fBF800000;
	div.rn.f32 	%f595, %f594, %f1013;
	fma.rn.f32 	%f1035, %f1014, %f595, 0f3F800000;
	add.f32 	%f596, %f1036, 0fBF800000;
	div.rn.f32 	%f597, %f596, %f1013;
	fma.rn.f32 	%f1036, %f1014, %f597, 0f3F800000;
	mov.f32 	%f1013, %f1014;

BB0_86:
	setp.eq.s32	%p93, %r82, 0;
	@%p93 bra 	BB0_87;

	sub.f32 	%f598, %f80, %f1014;
	mul.f32 	%f599, %f598, %f1035;
	mul.f32 	%f600, %f80, 0f3BA3D70A;
	div.rn.f32 	%f1035, %f599, %f600;
	mul.f32 	%f601, %f598, %f1036;
	div.rn.f32 	%f1036, %f601, %f600;
	mov.f32 	%f1034, %f1014;
	bra.uni 	BB0_89;

BB0_87:
	mov.f32 	%f1034, %f1013;

BB0_89:
	setp.lt.f32	%p94, %f1035, 0f3C23D70A;
	selp.f32	%f166, 0f3C23D70A, %f1035, %p94;
	setp.lt.f32	%p95, %f1036, 0f3C23D70A;
	selp.f32	%f167, 0f3C23D70A, %f1036, %p95;
	mul.f32 	%f602, %f1033, %f167;
	fma.rn.f32 	%f168, %f29, %f166, %f602;
	mul.f32 	%f169, %f1034, 0f19858734;
	div.rn.f32 	%f170, %f168, %f169;
	mul.f32 	%f603, %f33, %f167;
	fma.rn.f32 	%f171, %f1032, %f166, %f603;
	div.rn.f32 	%f172, %f171, %f169;
	div.rn.f32 	%f173, %f1000, %f169;
	div.rn.f32 	%f174, %f999, %f169;
	div.rn.f32 	%f175, %f33, %f169;
	div.rn.f32 	%f176, %f29, %f169;
	div.rn.f32 	%f177, %f1032, %f169;
	div.rn.f32 	%f178, %f1033, %f169;
	setp.lt.f32	%p96, %f1034, %f80;
	@%p96 bra 	BB0_91;
	bra.uni 	BB0_90;

BB0_91:
	mul.f32 	%f181, %f170, %f170;
	abs.f32 	%f182, %f170;
	setp.ltu.f32	%p97, %f182, 0f3F800000;
	@%p97 bra 	BB0_93;
	bra.uni 	BB0_92;

BB0_93:
	mov.f32 	%f646, 0f394FFF49;
	mov.f32 	%f647, 0f363D0ADA;
	fma.rn.f32 	%f648, %f647, %f181, %f646;
	mov.f32 	%f649, 0f3C08889A;
	fma.rn.f32 	%f650, %f648, %f181, %f649;
	mov.f32 	%f651, 0f3E2AAAAB;
	fma.rn.f32 	%f652, %f650, %f181, %f651;
	mul.f32 	%f653, %f181, %f652;
	fma.rn.f32 	%f1037, %f653, %f170, %f170;
	bra.uni 	BB0_94;

BB0_90:
	mov.f32 	%f962, 0f3F800000;
	div.rn.f32 	%f604, %f173, 0f40400000;
	mul.f32 	%f605, %f1033, %f604;
	div.rn.f32 	%f606, %f605, %f169;
	div.rn.f32 	%f607, %f606, 0f40400000;
	div.rn.f32 	%f608, %f175, 0f40400000;
	sub.f32 	%f610, %f962, %f608;
	div.rn.f32 	%f611, %f174, 0f40400000;
	fma.rn.f32 	%f612, %f611, %f610, %f607;
	div.rn.f32 	%f613, %f176, 0f40400000;
	sub.f32 	%f614, %f962, %f613;
	mul.f32 	%f615, %f610, %f614;
	div.rn.f32 	%f616, %f177, 0f40400000;
	mul.f32 	%f617, %f1033, %f616;
	div.rn.f32 	%f618, %f617, %f169;
	div.rn.f32 	%f619, %f618, 0f40400000;
	sub.f32 	%f620, %f615, %f619;
	div.rn.f32 	%f1045, %f612, %f620;
	mul.f32 	%f621, %f1032, %f611;
	div.rn.f32 	%f622, %f621, %f169;
	div.rn.f32 	%f623, %f622, 0f40400000;
	div.rn.f32 	%f624, %f178, 0f40400000;
	mul.f32 	%f625, %f1032, %f624;
	div.rn.f32 	%f626, %f625, %f169;
	div.rn.f32 	%f627, %f626, 0f40400000;
	fma.rn.f32 	%f628, %f604, %f614, %f623;
	sub.f32 	%f629, %f615, %f627;
	div.rn.f32 	%f1046, %f628, %f629;
	bra.uni 	BB0_120;

BB0_92:
	mul.f32 	%f630, %f182, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f631, %f630;
	fma.rn.f32 	%f633, %f631, %f342, %f182;
	fma.rn.f32 	%f635, %f631, %f344, %f633;
	mul.f32 	%f636, %f635, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f637, %f636;
	add.f32 	%f638, %f631, 0fC0000000;
	ex2.approx.f32 	%f639, %f638;
	mul.f32 	%f640, %f637, %f639;
	mov.f32 	%f641, 0f3E000000;
	div.approx.f32 	%f642, %f641, %f640;
	neg.f32 	%f643, %f642;
	fma.rn.f32 	%f645, %f280, %f640, %f643;
	mov.b32 	 %r40, %f645;
	setp.ltu.f32	%p98, %f182, 0f42B40000;
	selp.b32	%r41, %r40, 2139095040, %p98;
	mov.b32 	 %r42, %f170;
	and.b32  	%r43, %r42, -2147483648;
	or.b32  	%r44, %r41, %r43;
	mov.b32 	 %f1037, %r44;

BB0_94:
	mov.f32 	%f968, 0f00000000;
	mov.f32 	%f967, 0f35BFBE8E;
	mov.f32 	%f966, 0f3F317200;
	mov.f32 	%f965, 0f3DAAAABD;
	mov.f32 	%f964, 0f3C4CAF63;
	mov.f32 	%f963, 0f3B18F0FE;
	rcp.rn.f32 	%f186, %f1037;
	abs.f32 	%f187, %f186;
	setp.lt.f32	%p99, %f187, 0f00800000;
	mul.f32 	%f656, %f187, 0f4B800000;
	selp.f32	%f657, 0fC3170000, 0fC2FE0000, %p99;
	selp.f32	%f658, %f656, %f187, %p99;
	mov.b32 	 %r45, %f658;
	and.b32  	%r46, %r45, 8388607;
	or.b32  	%r47, %r46, 1065353216;
	mov.b32 	 %f659, %r47;
	shr.u32 	%r48, %r45, 23;
	cvt.rn.f32.u32	%f660, %r48;
	add.f32 	%f661, %f657, %f660;
	setp.gt.f32	%p100, %f659, 0f3FB504F3;
	mul.f32 	%f662, %f659, 0f3F000000;
	add.f32 	%f663, %f661, 0f3F800000;
	selp.f32	%f664, %f662, %f659, %p100;
	selp.f32	%f665, %f663, %f661, %p100;
	add.f32 	%f666, %f664, 0fBF800000;
	add.f32 	%f655, %f664, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f654,%f655;
	// inline asm
	add.f32 	%f667, %f666, %f666;
	mul.f32 	%f668, %f654, %f667;
	mul.f32 	%f669, %f668, %f668;
	fma.rn.f32 	%f672, %f963, %f669, %f964;
	fma.rn.f32 	%f674, %f672, %f669, %f965;
	mul.rn.f32 	%f675, %f674, %f669;
	mul.rn.f32 	%f676, %f675, %f668;
	sub.f32 	%f677, %f666, %f668;
	neg.f32 	%f678, %f668;
	add.f32 	%f679, %f677, %f677;
	fma.rn.f32 	%f680, %f678, %f666, %f679;
	mul.rn.f32 	%f681, %f654, %f680;
	add.f32 	%f682, %f676, %f668;
	sub.f32 	%f683, %f668, %f682;
	add.f32 	%f684, %f676, %f683;
	add.f32 	%f685, %f681, %f684;
	add.f32 	%f686, %f682, %f685;
	sub.f32 	%f687, %f682, %f686;
	add.f32 	%f688, %f685, %f687;
	mul.rn.f32 	%f690, %f665, %f966;
	mul.rn.f32 	%f692, %f665, %f967;
	add.f32 	%f693, %f690, %f686;
	sub.f32 	%f694, %f690, %f693;
	add.f32 	%f695, %f686, %f694;
	add.f32 	%f696, %f688, %f695;
	add.f32 	%f697, %f692, %f696;
	add.f32 	%f698, %f693, %f697;
	sub.f32 	%f699, %f693, %f698;
	add.f32 	%f700, %f697, %f699;
	mul.rn.f32 	%f702, %f280, %f698;
	neg.f32 	%f703, %f702;
	fma.rn.f32 	%f704, %f280, %f698, %f703;
	fma.rn.f32 	%f705, %f280, %f700, %f704;
	fma.rn.f32 	%f707, %f968, %f698, %f705;
	add.rn.f32 	%f708, %f702, %f707;
	neg.f32 	%f709, %f708;
	add.rn.f32 	%f710, %f702, %f709;
	add.rn.f32 	%f711, %f710, %f707;
	mov.b32 	 %r49, %f708;
	setp.eq.s32	%p101, %r49, 1118925336;
	add.s32 	%r50, %r49, -1;
	mov.b32 	 %f712, %r50;
	add.f32 	%f713, %f711, 0f37000000;
	selp.f32	%f714, %f712, %f708, %p101;
	selp.f32	%f188, %f713, %f711, %p101;
	mul.f32 	%f715, %f714, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f716, %f715;
	fma.rn.f32 	%f718, %f716, %f342, %f714;
	fma.rn.f32 	%f720, %f716, %f344, %f718;
	mul.f32 	%f721, %f720, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f722, %f721;
	add.f32 	%f723, %f716, 0f00000000;
	ex2.approx.f32 	%f724, %f723;
	mul.f32 	%f725, %f722, %f724;
	setp.lt.f32	%p102, %f714, 0fC2D20000;
	selp.f32	%f726, 0f00000000, %f725, %p102;
	setp.gt.f32	%p103, %f714, 0f42D20000;
	selp.f32	%f1038, 0f7F800000, %f726, %p103;
	setp.eq.f32	%p104, %f1038, 0f7F800000;
	@%p104 bra 	BB0_96;

	fma.rn.f32 	%f1038, %f1038, %f188, %f1038;

BB0_96:
	setp.lt.f32	%p105, %f186, 0f00000000;
	and.pred  	%p3, %p105, %p31;
	mov.b32 	 %r51, %f1038;
	xor.b32  	%r52, %r51, -2147483648;
	mov.b32 	 %f727, %r52;
	selp.f32	%f1040, %f727, %f1038, %p3;
	setp.eq.f32	%p107, %f186, 0f00000000;
	@%p107 bra 	BB0_99;
	bra.uni 	BB0_97;

BB0_99:
	add.f32 	%f730, %f186, %f186;
	selp.f32	%f1040, %f730, 0f00000000, %p31;
	bra.uni 	BB0_100;

BB0_97:
	setp.geu.f32	%p108, %f186, 0f00000000;
	@%p108 bra 	BB0_100;

	mov.f32 	%f993, 0f40000000;
	cvt.rzi.f32.f32	%f729, %f993;
	setp.neu.f32	%p109, %f729, 0f40000000;
	selp.f32	%f1040, 0f7FFFFFFF, %f1040, %p109;

BB0_100:
	abs.f32 	%f931, %f186;
	add.f32 	%f731, %f931, 0f40000000;
	mov.b32 	 %r53, %f731;
	setp.lt.s32	%p111, %r53, 2139095040;
	@%p111 bra 	BB0_105;

	abs.f32 	%f942, %f186;
	setp.gtu.f32	%p112, %f942, 0f7F800000;
	@%p112 bra 	BB0_104;
	bra.uni 	BB0_102;

BB0_104:
	add.f32 	%f1040, %f186, 0f40000000;
	bra.uni 	BB0_105;

BB0_102:
	abs.f32 	%f943, %f186;
	setp.neu.f32	%p113, %f943, 0f7F800000;
	@%p113 bra 	BB0_105;

	selp.f32	%f1040, 0fFF800000, 0f7F800000, %p3;

BB0_105:
	setp.eq.f32	%p114, %f186, 0f3F800000;
	selp.f32	%f732, 0f3F800000, %f1040, %p114;
	rcp.rn.f32 	%f733, %f181;
	sub.f32 	%f199, %f733, %f732;
	mul.f32 	%f200, %f172, %f172;
	abs.f32 	%f201, %f172;
	setp.ltu.f32	%p115, %f201, 0f3F800000;
	@%p115 bra 	BB0_107;
	bra.uni 	BB0_106;

BB0_107:
	mov.f32 	%f750, 0f394FFF49;
	mov.f32 	%f751, 0f363D0ADA;
	fma.rn.f32 	%f752, %f751, %f200, %f750;
	mov.f32 	%f753, 0f3C08889A;
	fma.rn.f32 	%f754, %f752, %f200, %f753;
	mov.f32 	%f755, 0f3E2AAAAB;
	fma.rn.f32 	%f756, %f754, %f200, %f755;
	mul.f32 	%f757, %f200, %f756;
	fma.rn.f32 	%f1041, %f757, %f172, %f172;
	bra.uni 	BB0_108;

BB0_106:
	mov.f32 	%f989, 0fB5BFBE8E;
	mov.f32 	%f988, 0fBF317200;
	mov.f32 	%f987, 0f40000000;
	mul.f32 	%f734, %f201, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f735, %f734;
	fma.rn.f32 	%f737, %f735, %f988, %f201;
	fma.rn.f32 	%f739, %f735, %f989, %f737;
	mul.f32 	%f740, %f739, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f741, %f740;
	add.f32 	%f742, %f735, 0fC0000000;
	ex2.approx.f32 	%f743, %f742;
	mul.f32 	%f744, %f741, %f743;
	mov.f32 	%f745, 0f3E000000;
	div.approx.f32 	%f746, %f745, %f744;
	neg.f32 	%f747, %f746;
	fma.rn.f32 	%f749, %f987, %f744, %f747;
	mov.b32 	 %r54, %f749;
	setp.ltu.f32	%p116, %f201, 0f42B40000;
	selp.b32	%r55, %r54, 2139095040, %p116;
	mov.b32 	 %r56, %f172;
	and.b32  	%r57, %r56, -2147483648;
	or.b32  	%r58, %r55, %r57;
	mov.b32 	 %f1041, %r58;

BB0_108:
	mov.f32 	%f992, 0fB5BFBE8E;
	mov.f32 	%f991, 0fBF317200;
	mov.f32 	%f990, 0f40000000;
	mov.f32 	%f937, 0f00000000;
	mov.f32 	%f936, 0f35BFBE8E;
	mov.f32 	%f935, 0f3F317200;
	mov.f32 	%f934, 0f3DAAAABD;
	mov.f32 	%f933, 0f3C4CAF63;
	mov.f32 	%f932, 0f3B18F0FE;
	rcp.rn.f32 	%f205, %f1041;
	abs.f32 	%f206, %f205;
	setp.lt.f32	%p117, %f206, 0f00800000;
	mul.f32 	%f760, %f206, 0f4B800000;
	selp.f32	%f761, 0fC3170000, 0fC2FE0000, %p117;
	selp.f32	%f762, %f760, %f206, %p117;
	mov.b32 	 %r59, %f762;
	and.b32  	%r60, %r59, 8388607;
	or.b32  	%r61, %r60, 1065353216;
	mov.b32 	 %f763, %r61;
	shr.u32 	%r62, %r59, 23;
	cvt.rn.f32.u32	%f764, %r62;
	add.f32 	%f765, %f761, %f764;
	setp.gt.f32	%p118, %f763, 0f3FB504F3;
	mul.f32 	%f766, %f763, 0f3F000000;
	add.f32 	%f767, %f765, 0f3F800000;
	selp.f32	%f768, %f766, %f763, %p118;
	selp.f32	%f769, %f767, %f765, %p118;
	add.f32 	%f770, %f768, 0fBF800000;
	add.f32 	%f759, %f768, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f758,%f759;
	// inline asm
	add.f32 	%f771, %f770, %f770;
	mul.f32 	%f772, %f758, %f771;
	mul.f32 	%f773, %f772, %f772;
	fma.rn.f32 	%f776, %f932, %f773, %f933;
	fma.rn.f32 	%f778, %f776, %f773, %f934;
	mul.rn.f32 	%f779, %f778, %f773;
	mul.rn.f32 	%f780, %f779, %f772;
	sub.f32 	%f781, %f770, %f772;
	neg.f32 	%f782, %f772;
	add.f32 	%f783, %f781, %f781;
	fma.rn.f32 	%f784, %f782, %f770, %f783;
	mul.rn.f32 	%f785, %f758, %f784;
	add.f32 	%f786, %f780, %f772;
	sub.f32 	%f787, %f772, %f786;
	add.f32 	%f788, %f780, %f787;
	add.f32 	%f789, %f785, %f788;
	add.f32 	%f790, %f786, %f789;
	sub.f32 	%f791, %f786, %f790;
	add.f32 	%f792, %f789, %f791;
	mul.rn.f32 	%f794, %f769, %f935;
	mul.rn.f32 	%f796, %f769, %f936;
	add.f32 	%f797, %f794, %f790;
	sub.f32 	%f798, %f794, %f797;
	add.f32 	%f799, %f790, %f798;
	add.f32 	%f800, %f792, %f799;
	add.f32 	%f801, %f796, %f800;
	add.f32 	%f802, %f797, %f801;
	sub.f32 	%f803, %f797, %f802;
	add.f32 	%f804, %f801, %f803;
	mul.rn.f32 	%f806, %f990, %f802;
	neg.f32 	%f807, %f806;
	fma.rn.f32 	%f808, %f990, %f802, %f807;
	fma.rn.f32 	%f809, %f990, %f804, %f808;
	fma.rn.f32 	%f811, %f937, %f802, %f809;
	add.rn.f32 	%f812, %f806, %f811;
	neg.f32 	%f813, %f812;
	add.rn.f32 	%f814, %f806, %f813;
	add.rn.f32 	%f815, %f814, %f811;
	mov.b32 	 %r63, %f812;
	setp.eq.s32	%p119, %r63, 1118925336;
	add.s32 	%r64, %r63, -1;
	mov.b32 	 %f816, %r64;
	add.f32 	%f817, %f815, 0f37000000;
	selp.f32	%f818, %f816, %f812, %p119;
	selp.f32	%f207, %f817, %f815, %p119;
	mul.f32 	%f819, %f818, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f820, %f819;
	fma.rn.f32 	%f822, %f820, %f991, %f818;
	fma.rn.f32 	%f824, %f820, %f992, %f822;
	mul.f32 	%f825, %f824, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f826, %f825;
	add.f32 	%f827, %f820, 0f00000000;
	ex2.approx.f32 	%f828, %f827;
	mul.f32 	%f829, %f826, %f828;
	setp.lt.f32	%p120, %f818, 0fC2D20000;
	selp.f32	%f830, 0f00000000, %f829, %p120;
	setp.gt.f32	%p121, %f818, 0f42D20000;
	selp.f32	%f1042, 0f7F800000, %f830, %p121;
	setp.eq.f32	%p122, %f1042, 0f7F800000;
	@%p122 bra 	BB0_110;

	fma.rn.f32 	%f1042, %f1042, %f207, %f1042;

BB0_110:
	setp.lt.f32	%p123, %f205, 0f00000000;
	and.pred  	%p4, %p123, %p31;
	mov.b32 	 %r65, %f1042;
	xor.b32  	%r66, %r65, -2147483648;
	mov.b32 	 %f831, %r66;
	selp.f32	%f1044, %f831, %f1042, %p4;
	setp.eq.f32	%p125, %f205, 0f00000000;
	@%p125 bra 	BB0_113;
	bra.uni 	BB0_111;

BB0_113:
	add.f32 	%f834, %f205, %f205;
	selp.f32	%f1044, %f834, 0f00000000, %p31;
	bra.uni 	BB0_114;

BB0_111:
	setp.geu.f32	%p126, %f205, 0f00000000;
	@%p126 bra 	BB0_114;

	mov.f32 	%f986, 0f40000000;
	cvt.rzi.f32.f32	%f833, %f986;
	setp.neu.f32	%p127, %f833, 0f40000000;
	selp.f32	%f1044, 0f7FFFFFFF, %f1044, %p127;

BB0_114:
	abs.f32 	%f980, %f205;
	add.f32 	%f835, %f980, 0f40000000;
	mov.b32 	 %r67, %f835;
	setp.lt.s32	%p129, %r67, 2139095040;
	@%p129 bra 	BB0_119;

	abs.f32 	%f984, %f205;
	setp.gtu.f32	%p130, %f984, 0f7F800000;
	@%p130 bra 	BB0_118;
	bra.uni 	BB0_116;

BB0_118:
	add.f32 	%f1044, %f205, 0f40000000;
	bra.uni 	BB0_119;

BB0_116:
	abs.f32 	%f985, %f205;
	setp.neu.f32	%p131, %f985, 0f7F800000;
	@%p131 bra 	BB0_119;

	selp.f32	%f1044, 0fFF800000, 0f7F800000, %p4;

BB0_119:
	mul.f32 	%f981, %f1034, 0f19858734;
	mov.f32 	%f938, 0f3F800000;
	setp.eq.f32	%p132, %f205, 0f3F800000;
	selp.f32	%f836, 0f3F800000, %f1044, %p132;
	rcp.rn.f32 	%f837, %f200;
	sub.f32 	%f838, %f837, %f836;
	mul.f32 	%f839, %f173, %f199;
	mul.f32 	%f840, %f1033, %f839;
	div.rn.f32 	%f841, %f840, %f981;
	mul.f32 	%f842, %f175, %f838;
	sub.f32 	%f844, %f938, %f842;
	mul.f32 	%f845, %f174, %f199;
	mul.f32 	%f846, %f845, %f844;
	fma.rn.f32 	%f847, %f841, %f838, %f846;
	mul.f32 	%f848, %f176, %f199;
	sub.f32 	%f849, %f938, %f848;
	mul.f32 	%f850, %f849, %f844;
	mul.f32 	%f851, %f177, %f199;
	mul.f32 	%f852, %f1033, %f851;
	div.rn.f32 	%f853, %f852, %f981;
	mul.f32 	%f854, %f853, %f838;
	sub.f32 	%f855, %f850, %f854;
	div.rn.f32 	%f1045, %f847, %f855;
	mul.f32 	%f856, %f174, %f838;
	mul.f32 	%f857, %f1032, %f856;
	div.rn.f32 	%f858, %f857, %f981;
	mul.f32 	%f859, %f173, %f838;
	mul.f32 	%f860, %f178, %f838;
	mul.f32 	%f861, %f1032, %f860;
	div.rn.f32 	%f862, %f861, %f981;
	mul.f32 	%f863, %f199, %f862;
	mul.f32 	%f864, %f849, %f859;
	fma.rn.f32 	%f865, %f199, %f858, %f864;
	sub.f32 	%f866, %f850, %f863;
	div.rn.f32 	%f1046, %f865, %f866;

BB0_120:
	setp.lt.f32	%p138, %f1034, %f80;
	div.rn.f32 	%f867, %f1033, %f999;
	mul.f32 	%f868, %f1046, %f867;
	div.rn.f32 	%f869, %f868, %f1045;
	rcp.rn.f32 	%f870, %f1045;
	add.f32 	%f222, %f870, %f869;
	div.rn.f32 	%f871, %f1032, %f1000;
	mul.f32 	%f872, %f1045, %f871;
	div.rn.f32 	%f873, %f872, %f1046;
	rcp.rn.f32 	%f874, %f1046;
	add.f32 	%f223, %f874, %f873;
	add.f32 	%f224, %f994, %f994;
	add.f32 	%f225, %f995, %f995;
	@%p138 bra 	BB0_122;
	bra.uni 	BB0_121;

BB0_122:
	mul.f32 	%f878, %f224, 0f19858734;
	mul.f32 	%f879, %f878, %f1034;
	mul.f32 	%f880, %f879, %f166;
	div.rn.f32 	%f1047, %f880, %f168;
	mul.f32 	%f881, %f225, 0f19858734;
	mul.f32 	%f882, %f881, %f1034;
	mul.f32 	%f883, %f882, %f167;
	div.rn.f32 	%f1048, %f883, %f171;
	bra.uni 	BB0_123;

BB0_121:
	mul.f32 	%f875, %f224, %f1034;
	mul.f32 	%f876, %f80, 0f40400000;
	div.rn.f32 	%f1047, %f875, %f876;
	mul.f32 	%f877, %f225, %f1034;
	div.rn.f32 	%f1048, %f877, %f876;

BB0_123:
	mov.f32 	%f983, 0fB5BFBE8E;
	mov.f32 	%f982, 0fBF317200;
	mov.u32 	%r81, %ctaid.x;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r79, %nctaid.x;
	mov.u32 	%r78, %tid.x;
	mov.u32 	%r77, %ntid.x;
	mad.lo.s32 	%r76, %r79, %r80, %r81;
	mad.lo.s32 	%r75, %r76, %r77, %r78;
	mul.wide.s32 	%rd113, %r75, 4;
	ld.param.u64 	%rd112, [AFRenorm_param_11];
	cvta.to.global.u64 	%rd111, %rd112;
	add.s64 	%rd110, %rd111, %rd113;
	ld.param.u64 	%rd109, [AFRenorm_param_10];
	cvta.to.global.u64 	%rd108, %rd109;
	add.s64 	%rd107, %rd108, %rd113;
	ld.param.u64 	%rd106, [AFRenorm_param_9];
	cvta.to.global.u64 	%rd105, %rd106;
	add.s64 	%rd104, %rd105, %rd113;
	ld.param.u64 	%rd103, [AFRenorm_param_8];
	cvta.to.global.u64 	%rd102, %rd103;
	add.s64 	%rd101, %rd102, %rd113;
	ld.param.u64 	%rd100, [AFRenorm_param_7];
	cvta.to.global.u64 	%rd99, %rd100;
	add.s64 	%rd98, %rd99, %rd113;
	ld.param.u64 	%rd97, [AFRenorm_param_6];
	cvta.to.global.u64 	%rd96, %rd97;
	add.s64 	%rd95, %rd96, %rd113;
	ld.param.f32 	%f941, [AFRenorm_param_42];
	ld.param.f32 	%f940, [AFRenorm_param_44];
	ld.param.f32 	%f939, [AFRenorm_param_43];
	mul.f32 	%f884, %f222, %f1047;
	mul.f32 	%f885, %f884, %f939;
	rcp.rn.f32 	%f886, %f885;
	mul.f32 	%f887, %f223, %f1048;
	mul.f32 	%f888, %f887, %f940;
	rcp.rn.f32 	%f889, %f888;
	neg.f32 	%f890, %f941;
	div.rn.f32 	%f891, %f890, %f886;
	mul.f32 	%f892, %f891, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f893, %f892;
	fma.rn.f32 	%f895, %f893, %f982, %f891;
	fma.rn.f32 	%f897, %f893, %f983, %f895;
	mul.f32 	%f898, %f897, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f899, %f898;
	add.f32 	%f900, %f893, 0f00000000;
	ex2.approx.f32 	%f901, %f900;
	mul.f32 	%f902, %f899, %f901;
	setp.lt.f32	%p134, %f891, 0fC2D20000;
	selp.f32	%f903, 0f00000000, %f902, %p134;
	setp.gt.f32	%p135, %f891, 0f42D20000;
	selp.f32	%f904, 0f7F800000, %f903, %p135;
	sub.f32 	%f905, %f56, %f166;
	fma.rn.f32 	%f906, %f905, %f904, %f166;
	rcp.rn.f32 	%f907, %f45;
	mul.f32 	%f908, %f907, %f906;
	mul.f32 	%f909, %f1, %f908;
	mul.f32 	%f910, %f2, %f908;
	mul.f32 	%f911, %f3, %f908;
	div.rn.f32 	%f912, %f890, %f889;
	mul.f32 	%f913, %f912, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f914, %f913;
	fma.rn.f32 	%f915, %f914, %f982, %f912;
	fma.rn.f32 	%f916, %f914, %f983, %f915;
	mul.f32 	%f917, %f916, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f918, %f917;
	add.f32 	%f919, %f914, 0f00000000;
	ex2.approx.f32 	%f920, %f919;
	mul.f32 	%f921, %f918, %f920;
	setp.lt.f32	%p136, %f912, 0fC2D20000;
	selp.f32	%f922, 0f00000000, %f921, %p136;
	setp.gt.f32	%p137, %f912, 0f42D20000;
	selp.f32	%f923, 0f7F800000, %f922, %p137;
	sub.f32 	%f924, %f55, %f167;
	fma.rn.f32 	%f925, %f924, %f923, %f167;
	rcp.rn.f32 	%f926, %f46;
	mul.f32 	%f927, %f926, %f925;
	mul.f32 	%f928, %f4, %f927;
	mul.f32 	%f929, %f5, %f927;
	mul.f32 	%f930, %f6, %f927;
	st.global.f32 	[%rd95], %f909;
	st.global.f32 	[%rd98], %f910;
	st.global.f32 	[%rd101], %f911;
	st.global.f32 	[%rd104], %f928;
	st.global.f32 	[%rd107], %f929;
	st.global.f32 	[%rd110], %f930;

BB0_124:
	ret;
}


`
)
