Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  6 12:02:52 2022
| Host         : localhost.localdomain running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett0/int_counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sett1/int_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.176        0.000                      0                   76        0.274        0.000                      0                   76        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.176        0.000                      0                   76        0.274        0.000                      0                   76        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 sett0/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett0/int_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 2.200ns (76.781%)  route 0.665ns (23.219%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett0/CLK100MHZ
    SLICE_X84Y111        FDRE                                         r  sett0/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  sett0/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.665     6.497    sett0/int_counter_reg_n_0_[1]
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.621 r  sett0/int_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.621    sett0/int_counter[0]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.154 r  sett0/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sett0/int_counter_reg[0]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  sett0/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    sett0/int_counter_reg[4]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  sett0/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    sett0/int_counter_reg[8]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  sett0/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    sett0/int_counter_reg[12]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  sett0/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    sett0/int_counter_reg[16]_i_1_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  sett0/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sett0/int_counter_reg[20]_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  sett0/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.856    sett0/int_counter_reg[24]_i_1_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.179 r  sett0/int_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.179    sett0/int_counter_reg[28]_i_1_n_6
    SLICE_X84Y118        FDRE                                         r  sett0/int_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.584    15.006    sett0/CLK100MHZ
    SLICE_X84Y118        FDRE                                         r  sett0/int_counter_reg[29]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X84Y118        FDRE (Setup_fdre_C_D)        0.109    15.355    sett0/int_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 sett1/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett1/int_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 2.148ns (76.299%)  route 0.667ns (23.701%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett1/CLK100MHZ
    SLICE_X85Y111        FDRE                                         r  sett1/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  sett1/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.437    sett1/int_counter_reg[1]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  sett1/int_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.000     6.561    sett1/int_counter[0]_i_7__0_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  sett1/int_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    sett1/int_counter_reg[0]_i_1__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sett1/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    sett1/int_counter_reg[4]_i_1__0_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sett1/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    sett1/int_counter_reg[8]_i_1__0_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  sett1/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    sett1/int_counter_reg[12]_i_1__0_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  sett1/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    sett1/int_counter_reg[16]_i_1__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  sett1/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    sett1/int_counter_reg[20]_i_1__0_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  sett1/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    sett1/int_counter_reg[24]_i_1__0_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.129 r  sett1/int_counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.129    sett1/int_counter_reg[28]_i_1__0_n_6
    SLICE_X85Y118        FDRE                                         r  sett1/int_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.584    15.006    sett1/CLK100MHZ
    SLICE_X85Y118        FDRE                                         r  sett1/int_counter_reg[29]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_D)        0.062    15.308    sett1/int_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 sett0/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett0/int_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 2.096ns (75.906%)  route 0.665ns (24.094%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett0/CLK100MHZ
    SLICE_X84Y111        FDRE                                         r  sett0/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  sett0/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.665     6.497    sett0/int_counter_reg_n_0_[1]
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.621 r  sett0/int_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.621    sett0/int_counter[0]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.154 r  sett0/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sett0/int_counter_reg[0]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  sett0/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    sett0/int_counter_reg[4]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  sett0/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    sett0/int_counter_reg[8]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  sett0/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    sett0/int_counter_reg[12]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  sett0/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    sett0/int_counter_reg[16]_i_1_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  sett0/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sett0/int_counter_reg[20]_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  sett0/int_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.856    sett0/int_counter_reg[24]_i_1_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.075 r  sett0/int_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.075    sett0/int_counter_reg[28]_i_1_n_7
    SLICE_X84Y118        FDRE                                         r  sett0/int_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.584    15.006    sett0/CLK100MHZ
    SLICE_X84Y118        FDRE                                         r  sett0/int_counter_reg[28]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X84Y118        FDRE (Setup_fdre_C_D)        0.109    15.355    sett0/int_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 sett1/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett1/int_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 2.037ns (75.326%)  route 0.667ns (24.674%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett1/CLK100MHZ
    SLICE_X85Y111        FDRE                                         r  sett1/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  sett1/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.437    sett1/int_counter_reg[1]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  sett1/int_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.000     6.561    sett1/int_counter[0]_i_7__0_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  sett1/int_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    sett1/int_counter_reg[0]_i_1__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sett1/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    sett1/int_counter_reg[4]_i_1__0_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sett1/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    sett1/int_counter_reg[8]_i_1__0_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  sett1/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    sett1/int_counter_reg[12]_i_1__0_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  sett1/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    sett1/int_counter_reg[16]_i_1__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  sett1/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    sett1/int_counter_reg[20]_i_1__0_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  sett1/int_counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.795    sett1/int_counter_reg[24]_i_1__0_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.018 r  sett1/int_counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.018    sett1/int_counter_reg[28]_i_1__0_n_7
    SLICE_X85Y118        FDRE                                         r  sett1/int_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.584    15.006    sett1/CLK100MHZ
    SLICE_X85Y118        FDRE                                         r  sett1/int_counter_reg[28]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X85Y118        FDRE (Setup_fdre_C_D)        0.062    15.308    sett1/int_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 sett0/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett0/int_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 2.083ns (75.792%)  route 0.665ns (24.208%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett0/CLK100MHZ
    SLICE_X84Y111        FDRE                                         r  sett0/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  sett0/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.665     6.497    sett0/int_counter_reg_n_0_[1]
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.621 r  sett0/int_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.621    sett0/int_counter[0]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.154 r  sett0/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sett0/int_counter_reg[0]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  sett0/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    sett0/int_counter_reg[4]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  sett0/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    sett0/int_counter_reg[8]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  sett0/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    sett0/int_counter_reg[12]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  sett0/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    sett0/int_counter_reg[16]_i_1_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  sett0/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sett0/int_counter_reg[20]_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.062 r  sett0/int_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.062    sett0/int_counter_reg[24]_i_1_n_6
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett0/CLK100MHZ
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[25]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X84Y117        FDRE (Setup_fdre_C_D)        0.109    15.357    sett0/int_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 sett1/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett1/int_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 2.034ns (75.299%)  route 0.667ns (24.701%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett1/CLK100MHZ
    SLICE_X85Y111        FDRE                                         r  sett1/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  sett1/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.437    sett1/int_counter_reg[1]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  sett1/int_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.000     6.561    sett1/int_counter[0]_i_7__0_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  sett1/int_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    sett1/int_counter_reg[0]_i_1__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sett1/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    sett1/int_counter_reg[4]_i_1__0_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sett1/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    sett1/int_counter_reg[8]_i_1__0_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  sett1/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    sett1/int_counter_reg[12]_i_1__0_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  sett1/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    sett1/int_counter_reg[16]_i_1__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  sett1/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    sett1/int_counter_reg[20]_i_1__0_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.015 r  sett1/int_counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.015    sett1/int_counter_reg[24]_i_1__0_n_6
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett1/CLK100MHZ
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[25]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)        0.062    15.310    sett1/int_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 sett0/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett0/int_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 2.075ns (75.722%)  route 0.665ns (24.278%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett0/CLK100MHZ
    SLICE_X84Y111        FDRE                                         r  sett0/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  sett0/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.665     6.497    sett0/int_counter_reg_n_0_[1]
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.621 r  sett0/int_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.621    sett0/int_counter[0]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.154 r  sett0/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sett0/int_counter_reg[0]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  sett0/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    sett0/int_counter_reg[4]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  sett0/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    sett0/int_counter_reg[8]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  sett0/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    sett0/int_counter_reg[12]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  sett0/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    sett0/int_counter_reg[16]_i_1_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  sett0/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sett0/int_counter_reg[20]_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.054 r  sett0/int_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.054    sett0/int_counter_reg[24]_i_1_n_4
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett0/CLK100MHZ
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[27]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X84Y117        FDRE (Setup_fdre_C_D)        0.109    15.357    sett0/int_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 sett1/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett1/int_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.013ns (75.105%)  route 0.667ns (24.895%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett1/CLK100MHZ
    SLICE_X85Y111        FDRE                                         r  sett1/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  sett1/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.437    sett1/int_counter_reg[1]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  sett1/int_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.000     6.561    sett1/int_counter[0]_i_7__0_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  sett1/int_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    sett1/int_counter_reg[0]_i_1__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sett1/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    sett1/int_counter_reg[4]_i_1__0_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sett1/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    sett1/int_counter_reg[8]_i_1__0_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  sett1/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    sett1/int_counter_reg[12]_i_1__0_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  sett1/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    sett1/int_counter_reg[16]_i_1__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  sett1/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    sett1/int_counter_reg[20]_i_1__0_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.994 r  sett1/int_counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.994    sett1/int_counter_reg[24]_i_1__0_n_4
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett1/CLK100MHZ
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[27]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)        0.062    15.310    sett1/int_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.379ns  (required time - arrival time)
  Source:                 sett0/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett0/int_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 1.999ns (75.029%)  route 0.665ns (24.971%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett0/CLK100MHZ
    SLICE_X84Y111        FDRE                                         r  sett0/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  sett0/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.665     6.497    sett0/int_counter_reg_n_0_[1]
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.621 r  sett0/int_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.621    sett0/int_counter[0]_i_7_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.154 r  sett0/int_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    sett0/int_counter_reg[0]_i_1_n_0
    SLICE_X84Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  sett0/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    sett0/int_counter_reg[4]_i_1_n_0
    SLICE_X84Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  sett0/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    sett0/int_counter_reg[8]_i_1_n_0
    SLICE_X84Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  sett0/int_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.505    sett0/int_counter_reg[12]_i_1_n_0
    SLICE_X84Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  sett0/int_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    sett0/int_counter_reg[16]_i_1_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  sett0/int_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.739    sett0/int_counter_reg[20]_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.978 r  sett0/int_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.978    sett0/int_counter_reg[24]_i_1_n_5
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett0/CLK100MHZ
    SLICE_X84Y117        FDRE                                         r  sett0/int_counter_reg[26]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X84Y117        FDRE (Setup_fdre_C_D)        0.109    15.357    sett0/int_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  7.379    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 sett1/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sett1/int_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 1.939ns (74.398%)  route 0.667ns (25.602%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.711     5.313    sett1/CLK100MHZ
    SLICE_X85Y111        FDRE                                         r  sett1/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.456     5.769 r  sett1/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.667     6.437    sett1/int_counter_reg[1]
    SLICE_X85Y111        LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  sett1/int_counter[0]_i_7__0/O
                         net (fo=1, routed)           0.000     6.561    sett1/int_counter[0]_i_7__0_n_0
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  sett1/int_counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.111    sett1/int_counter_reg[0]_i_1__0_n_0
    SLICE_X85Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  sett1/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.225    sett1/int_counter_reg[4]_i_1__0_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  sett1/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.339    sett1/int_counter_reg[8]_i_1__0_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.453 r  sett1/int_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.453    sett1/int_counter_reg[12]_i_1__0_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.567 r  sett1/int_counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.567    sett1/int_counter_reg[16]_i_1__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  sett1/int_counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.681    sett1/int_counter_reg[20]_i_1__0_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.920 r  sett1/int_counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.920    sett1/int_counter_reg[24]_i_1__0_n_5
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.586    15.008    sett1/CLK100MHZ
    SLICE_X85Y117        FDRE                                         r  sett1/int_counter_reg[26]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)        0.062    15.310    sett1/int_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  7.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.596     1.515    pwm0/count/CLK100MHZ
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  pwm0/count/int_counter_reg[7]/Q
                         net (fo=5, routed)           0.130     1.787    pwm0/count/pwm1/count/int_counter_reg[7]
    SLICE_X87Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  pwm0/count/int_counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.895    pwm0/count/int_counter_reg[4]_i_1__1_n_4
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     2.031    pwm0/count/CLK100MHZ
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[7]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.105     1.620    pwm0/count/int_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.514    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pwm0/count/int_counter_reg[11]/Q
                         net (fo=5, routed)           0.130     1.786    pwm0/count/pwm1/count/int_counter_reg[11]
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  pwm0/count/int_counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    pwm0/count/int_counter_reg[8]_i_1__1_n_4
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.030    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[11]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.105     1.619    pwm0/count/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  pwm0/count/int_counter_reg[15]/Q
                         net (fo=5, routed)           0.131     1.786    pwm0/count/pwm1/count/int_counter_reg[15]
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  pwm0/count/int_counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.894    pwm0/count/int_counter_reg[12]_i_1__1_n_4
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.029    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[15]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.105     1.618    pwm0/count/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.445%)  route 0.131ns (34.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    pwm0/count/CLK100MHZ
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  pwm0/count/int_counter_reg[3]/Q
                         net (fo=5, routed)           0.131     1.789    pwm0/count/pwm1/count/int_counter_reg[3]
    SLICE_X87Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  pwm0/count/int_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.897    pwm0/count/int_counter_reg[0]_i_2_n_4
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     2.032    pwm0/count/CLK100MHZ
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[3]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y115        FDRE (Hold_fdre_C_D)         0.105     1.621    pwm0/count/int_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.944%)  route 0.126ns (33.056%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  pwm0/count/int_counter_reg[12]/Q
                         net (fo=5, routed)           0.126     1.781    pwm0/count/pwm1/count/int_counter_reg[12]
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  pwm0/count/int_counter_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.896    pwm0/count/int_counter_reg[12]_i_1__1_n_7
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.029    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.105     1.618    pwm0/count/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.509%)  route 0.133ns (34.491%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  pwm0/count/int_counter_reg[14]/Q
                         net (fo=5, routed)           0.133     1.787    pwm0/count/pwm1/count/int_counter_reg[14]
    SLICE_X87Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.898 r  pwm0/count/int_counter_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.898    pwm0/count/int_counter_reg[12]_i_1__1_n_5
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     2.029    pwm0/count/CLK100MHZ
    SLICE_X87Y118        FDRE                                         r  pwm0/count/int_counter_reg[14]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X87Y118        FDRE (Hold_fdre_C_D)         0.105     1.618    pwm0/count/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.444%)  route 0.133ns (34.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    pwm0/count/CLK100MHZ
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  pwm0/count/int_counter_reg[2]/Q
                         net (fo=5, routed)           0.133     1.790    pwm0/count/pwm1/count/int_counter_reg[2]
    SLICE_X87Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.901 r  pwm0/count/int_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.901    pwm0/count/int_counter_reg[0]_i_2_n_5
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     2.032    pwm0/count/CLK100MHZ
    SLICE_X87Y115        FDRE                                         r  pwm0/count/int_counter_reg[2]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y115        FDRE (Hold_fdre_C_D)         0.105     1.621    pwm0/count/int_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.514    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pwm0/count/int_counter_reg[8]/Q
                         net (fo=5, routed)           0.129     1.785    pwm0/count/pwm1/count/int_counter_reg[8]
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  pwm0/count/int_counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.900    pwm0/count/int_counter_reg[8]_i_1__1_n_7
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.030    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[8]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.105     1.619    pwm0/count/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.596     1.515    pwm0/count/CLK100MHZ
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y116        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  pwm0/count/int_counter_reg[4]/Q
                         net (fo=5, routed)           0.130     1.786    pwm0/count/pwm1/count/int_counter_reg[4]
    SLICE_X87Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  pwm0/count/int_counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.901    pwm0/count/int_counter_reg[4]_i_1__1_n_7
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     2.031    pwm0/count/CLK100MHZ
    SLICE_X87Y116        FDRE                                         r  pwm0/count/int_counter_reg[4]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.105     1.620    pwm0/count/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pwm0/count/int_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0/count/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.514    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pwm0/count/int_counter_reg[10]/Q
                         net (fo=5, routed)           0.134     1.789    pwm0/count/pwm1/count/int_counter_reg[10]
    SLICE_X87Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  pwm0/count/int_counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.900    pwm0/count/int_counter_reg[8]_i_1__1_n_5
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.030    pwm0/count/CLK100MHZ
    SLICE_X87Y117        FDRE                                         r  pwm0/count/int_counter_reg[10]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.105     1.619    pwm0/count/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y117   pwm0/count/int_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y117   pwm0/count/int_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y118   pwm0/count/int_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y118   pwm0/count/int_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y118   pwm0/count/int_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y118   pwm0/count/int_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y115   pwm0/count/int_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y115   pwm0/count/int_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y115   pwm0/count/int_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y118   sett0/int_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y118   sett0/int_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y118   sett1/int_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y118   sett1/int_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y117   pwm0/count/int_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y117   pwm0/count/int_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y117   pwm0/count/int_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y117   pwm0/count/int_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y115   sett0/int_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y115   sett0/int_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y118   pwm0/count/int_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y118   pwm0/count/int_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y118   pwm0/count/int_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y118   pwm0/count/int_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y117   sett0/int_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y117   sett0/int_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y117   sett0/int_counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y117   sett0/int_counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y117   sett1/int_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y117   sett1/int_counter_reg[25]/C



