
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1341_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002389    0.714504    0.499900    9.739418 ^ _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      0.714504    0.000000    9.739418 ^ _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.739418   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250187   19.499813   library setup time
                                             19.499813   data required time
---------------------------------------------------------------------------------------------
                                             19.499813   data required time
                                             -9.739418   data arrival time
---------------------------------------------------------------------------------------------
                                              9.760395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002389    0.714504    0.499900    9.739418 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0164_ (net)
                      0.714504    0.000000    9.739418 ^ _1530_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.739418   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250187   19.499813   library setup time
                                             19.499813   data required time
---------------------------------------------------------------------------------------------
                                             19.499813   data required time
                                             -9.739418   data arrival time
---------------------------------------------------------------------------------------------
                                              9.760395   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.257285    0.260160    9.499679 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0162_ (net)
                      0.257285    0.000000    9.499679 ^ _1528_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.499679   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.224120   19.525883   library setup time
                                             19.525883   data required time
---------------------------------------------------------------------------------------------
                                             19.525883   data required time
                                             -9.499679   data arrival time
---------------------------------------------------------------------------------------------
                                             10.026203   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1347_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.257285    0.260160    9.499679 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0165_ (net)
                      0.257285    0.000000    9.499679 ^ _1531_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.499679   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.224120   19.525883   library setup time
                                             19.525883   data required time
---------------------------------------------------------------------------------------------
                                             19.525883   data required time
                                             -9.499679   data arrival time
---------------------------------------------------------------------------------------------
                                             10.026203   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.257285    0.260160    9.499679 ^ _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0166_ (net)
                      0.257285    0.000000    9.499679 ^ _1532_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.499679   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.224120   19.525883   library setup time
                                             19.525883   data required time
---------------------------------------------------------------------------------------------
                                             19.525883   data required time
                                             -9.499679   data arrival time
---------------------------------------------------------------------------------------------
                                             10.026203   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.314598    5.243463    2.933993    6.933993 ^ rst_n (in)
                                                         rst_n (net)
                      5.243463    0.000000    6.933993 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.036453    1.626283    0.980816    7.914810 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      1.626283    0.000000    7.914810 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.029535    0.486560    1.324709    9.239519 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.486560    0.000000    9.239519 v _1335_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.265177    0.238812    9.478331 ^ _1335_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0161_ (net)
                      0.265177    0.000000    9.478331 ^ _1527_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.478331   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.224981   19.525021   library setup time
                                             19.525021   data required time
---------------------------------------------------------------------------------------------
                                             19.525021   data required time
                                             -9.478331   data arrival time
---------------------------------------------------------------------------------------------
                                             10.046690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 v input external delay
    54    0.314598    3.112480    1.855535    5.855536 v rst_n (in)
                                                         rst_n (net)
                      3.112480    0.000000    5.855536 v _1356_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004011    1.089445    1.012373    6.867908 ^ _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0208_ (net)
                      1.089445    0.000000    6.867908 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    1.268639    0.251439    7.119348 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0172_ (net)
                      1.268639    0.000000    7.119348 v _1538_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.119348   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.624134   19.125868   library setup time
                                             19.125868   data required time
---------------------------------------------------------------------------------------------
                                             19.125868   data required time
                                             -7.119348   data arrival time
---------------------------------------------------------------------------------------------
                                             12.006519   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018256    0.351781    0.174227    4.174227 ^ ena (in)
                                                         ena (net)
                      0.351781    0.000000    4.174227 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035769    0.610461    0.452689    4.626917 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.610461    0.000000    4.626917 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.108606    0.361652    4.988569 v _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0167_ (net)
                      0.108606    0.000000    4.988569 v _1533_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.988569   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221477   19.528524   library setup time
                                             19.528524   data required time
---------------------------------------------------------------------------------------------
                                             19.528524   data required time
                                             -4.988569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.539956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018256    0.351781    0.174227    4.174227 ^ ena (in)
                                                         ena (net)
                      0.351781    0.000000    4.174227 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035769    0.610461    0.452689    4.626917 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.610461    0.000000    4.626917 v _1352_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.108606    0.361652    4.988569 v _1352_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0168_ (net)
                      0.108606    0.000000    4.988569 v _1534_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.988569   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221477   19.528524   library setup time
                                             19.528524   data required time
---------------------------------------------------------------------------------------------
                                             19.528524   data required time
                                             -4.988569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.539956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018256    0.351781    0.174227    4.174227 ^ ena (in)
                                                         ena (net)
                      0.351781    0.000000    4.174227 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035769    0.610461    0.452689    4.626917 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.610461    0.000000    4.626917 v _1353_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.108606    0.361652    4.988569 v _1353_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0169_ (net)
                      0.108606    0.000000    4.988569 v _1535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.988569   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221477   19.528524   library setup time
                                             19.528524   data required time
---------------------------------------------------------------------------------------------
                                             19.528524   data required time
                                             -4.988569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.539956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018256    0.351781    0.174227    4.174227 ^ ena (in)
                                                         ena (net)
                      0.351781    0.000000    4.174227 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035769    0.610461    0.452689    4.626917 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.610461    0.000000    4.626917 v _1354_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.108606    0.361652    4.988569 v _1354_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.108606    0.000000    4.988569 v _1536_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.988569   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221477   19.528524   library setup time
                                             19.528524   data required time
---------------------------------------------------------------------------------------------
                                             19.528524   data required time
                                             -4.988569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.539956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018256    0.351781    0.174227    4.174227 ^ ena (in)
                                                         ena (net)
                      0.351781    0.000000    4.174227 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.035769    0.610461    0.452689    4.626917 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      0.610461    0.000000    4.626917 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.108606    0.361652    4.988569 v _1355_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0171_ (net)
                      0.108606    0.000000    4.988569 v _1537_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.988569   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.221477   19.528524   library setup time
                                             19.528524   data required time
---------------------------------------------------------------------------------------------
                                             19.528524   data required time
                                             -4.988569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.539956   slack (MET)



