// Seed: 3205565248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  tri0 id_10 = 1;
  id_11(
      .id_0(), .id_1(id_8)
  );
  wire id_12;
  assign id_7 = id_5;
  assign id_1 = 1;
  wire id_13;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri1 id_10
    , id_21,
    input supply1 id_11,
    output tri1 id_12,
    output wor id_13,
    output tri id_14,
    input tri1 id_15,
    output supply0 id_16,
    input wor id_17,
    input wor id_18,
    output supply0 id_19
);
  wor  id_22 = 1;
  wire id_23;
  wire id_24;
  wor  id_25 = id_17;
  assign id_25 = id_4;
  module_0(
      id_21, id_21, id_23, id_22, id_23, id_23, id_24, id_23
  );
  assign id_16 = id_9;
  wire id_26;
endmodule
