
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012770                       # Number of seconds simulated
sim_ticks                                 12769874000                       # Number of ticks simulated
final_tick                                12769874000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99453                       # Simulator instruction rate (inst/s)
host_op_rate                                   199793                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              103349383                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449760                       # Number of bytes of host memory used
host_seconds                                   123.56                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          92032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       41255488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41347520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        92032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1574720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1574720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          644617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              646055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24605                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7206962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3230688729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3237895691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7206962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7206962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123315234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123315234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123315234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7206962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3230688729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3361210925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    619975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001976875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1255657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5991                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      646056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25533                       # Number of write requests accepted
system.mem_ctrls.readBursts                    646056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39768192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1579392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41347584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1634112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  24678                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19165                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             82320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             91697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            124634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12769872000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                646056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  190528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  162899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.206982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   705.254897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.608183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2410      5.04%      5.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2743      5.74%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1618      3.38%     14.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1685      3.52%     17.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1718      3.59%     21.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1592      3.33%     24.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1517      3.17%     27.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1509      3.16%     30.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33019     69.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1622.357702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    239.213348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1789.447756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           208     54.31%     54.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      1.04%     55.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.26%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.26%     55.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.26%     56.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.52%     56.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.26%     56.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      2.09%     59.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           26      6.79%     65.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           25      6.53%     72.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           68     17.75%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           26      6.79%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           12      3.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.548303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.524961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              277     72.32%     72.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.04%     73.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100     26.11%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           383                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        89792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39678400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       405632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7031549.410745947622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3107188058.394311428070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 31764761.343768935651                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       644617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        25533                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     55385250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  18695965750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 316657037500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38488.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29003.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12401873.56                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   7100513500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18751351000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3106890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11427.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30177.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3114.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3237.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   574299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5593                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19014.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 85729980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 45536205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               830489100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26126100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         995102160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1365283950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             26257440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4177633740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       149296320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         40485000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7742006265                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            606.271155                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9707521250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     420940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    157036000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    388887750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2629743750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9161757500                       # Time in different power states
system.mem_ctrls_1.actEnergy                255733380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                135906540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3606142680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6958260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         995716800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3494506980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19911360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2197751850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31958880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         39738840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10784325570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            844.513076                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5054678250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6678500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     421200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    151772250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     83225000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7287317250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4819681000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  574061                       # Number of BP lookups
system.cpu.branchPred.condPredicted            574061                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18803                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               464689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92367                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                595                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          464689                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             295578                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           169111                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4374                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     7592299                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      500576                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1133188                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           328                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25539749                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1189062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12800871                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      574061                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             387945                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24245388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   38148                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1260                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          336                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1132974                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2920                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25455305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.011853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.522255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21486689     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   156313      0.61%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   279471      1.10%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   198887      0.78%     86.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   296496      1.16%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   180130      0.71%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   162224      0.64%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   175629      0.69%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2519466      9.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25455305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022477                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.501214                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1003375                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21075751                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1978044                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1379061                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  19074                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25260340                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  19074                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1530088                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14088405                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6605                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2688478                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7122655                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25153089                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4886                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3408132                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4439034                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 190922                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27816555                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52874951                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19075240                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24735510                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   552582                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            108                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8427932                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5083812                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              506554                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            200891                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55633                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25073331                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  27358498                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6285                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          387105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       618450                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            158                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25455305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.074766                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.970563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17696691     69.52%     69.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1348601      5.30%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1632129      6.41%     81.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1231383      4.84%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1357557      5.33%     91.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              769514      3.02%     94.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              607181      2.39%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              367386      1.44%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              444863      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25455305                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   23903      2.70%      2.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4610      0.52%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2438      0.27%      3.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     50      0.01%      3.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                139915     15.78%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   11      0.00%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            227252     25.63%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19496      2.20%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     47.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2220      0.25%     47.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1240      0.14%     47.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            465572     52.50%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               88      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16051      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7580999     27.71%     27.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40070      0.15%     27.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1637      0.01%     27.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282523     15.65%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  738      0.00%     43.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81848      0.30%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1857      0.01%     43.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2961027     10.82%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                871      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310009      8.44%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30034      0.11%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080006      7.60%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               861136      3.15%     74.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350866      1.28%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6607861     24.15%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150901      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               27358498                       # Type of FU issued
system.cpu.iq.rate                           1.071212                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      886797                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032414                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           37944386                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6659650                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6194804                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            43120997                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18801134                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18692367                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6239402                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21989842                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           438279                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        90693                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        11980                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10001                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       2430555                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  19074                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 9413500                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2310832                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25073553                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3796                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5083812                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               506554                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 240605                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1900706                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            130                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8392                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                21309                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              27321167                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7445964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37331                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7946529                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   525340                       # Number of branches executed
system.cpu.iew.exec_stores                     500565                       # Number of stores executed
system.cpu.iew.exec_rate                     1.069751                       # Inst execution rate
system.cpu.iew.wb_sent                       24892242                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24887171                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14655704                       # num instructions producing a value
system.cpu.iew.wb_consumers                  24340818                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.974449                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.602104                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          388101                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18965                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25392267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.972203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.424315                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21072080     82.99%     82.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       492032      1.94%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       421076      1.66%     86.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       338251      1.33%     87.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       292291      1.15%     89.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       182861      0.72%     89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       102378      0.40%     90.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       290611      1.14%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2200687      8.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25392267                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2200687                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     48266128                       # The number of ROB reads
system.cpu.rob.rob_writes                    50212627                       # The number of ROB writes
system.cpu.timesIdled                             881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.078349                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.078349                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.481151                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.481151                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23459723                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5352797                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24715834                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18541004                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2178814                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3602482                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8987214                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.953310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4529541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            644489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.028112                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.953310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11088601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11088601                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3399492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3399492                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       486822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         486822                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      3886314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3886314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3886314                       # number of overall hits
system.cpu.dcache.overall_hits::total         3886314                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1327922                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1327922                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         7756                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7756                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1335678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1335678                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1335678                       # number of overall misses
system.cpu.dcache.overall_misses::total       1335678                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  70125935500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70125935500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    290277220                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    290277220                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  70416212720                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70416212720                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  70416212720                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70416212720                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4727414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4727414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5221992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5221992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5221992                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5221992                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.280898                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.280898                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015682                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015682                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.255779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.255779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.255779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.255779                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52808.776043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52808.776043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37426.150077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37426.150077                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52719.452383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52719.452383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52719.452383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52719.452383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13497756                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            390505                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.564874                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24605                       # number of writebacks
system.cpu.dcache.writebacks::total             24605                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       688158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       688158                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2903                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       691061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       691061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       691061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       691061                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       639764                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       639764                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4853                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       644617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       644617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       644617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       644617                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38687216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38687216500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    211233164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    211233164                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38898449664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38898449664                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38898449664                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38898449664                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.135331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123443                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60471.074490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60471.074490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43526.306202                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43526.306202                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60343.505778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60343.505778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60343.505778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60343.505778                       # average overall mshr miss latency
system.cpu.dcache.replacements                 644489                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.472826                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              201302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            216.920259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.472826                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2267388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2267388                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1131067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1131067                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1131067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1131067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1131067                       # number of overall hits
system.cpu.icache.overall_hits::total         1131067                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1907                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1907                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1907                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1907                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1907                       # number of overall misses
system.cpu.icache.overall_misses::total          1907                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126304500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126304500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    126304500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126304500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126304500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126304500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1132974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1132974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1132974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1132974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1132974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1132974                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001683                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001683                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001683                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001683                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001683                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001683                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66232.039853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66232.039853                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66232.039853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66232.039853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66232.039853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66232.039853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          928                       # number of writebacks
system.cpu.icache.writebacks::total               928                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1441                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1441                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101618500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101618500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101618500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101618500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101618500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101618500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001272                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001272                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001272                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001272                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70519.430951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70519.430951                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70519.430951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70519.430951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70519.430951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70519.430951                       # average overall mshr miss latency
system.cpu.icache.replacements                    928                       # number of replacements
system.membus.snoop_filter.tot_requests       1291475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       645418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  12769874000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             641202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24605                       # Transaction distribution
system.membus.trans_dist::WritebackClean          928                       # Transaction distribution
system.membus.trans_dist::CleanEvict           619884                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4855                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4855                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1441                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        639762                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1933723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1933723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1937530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       151424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       151424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42830208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42830208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42981632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            646058                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004655                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  646044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              646058                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1485339000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7662995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         3345770497                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             26.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
