# ALU_UVM
## PROJECT OVERVIEW
- This project details the comprehensive verification of a parameterized Arithmetic Logic Unit (ALU) using a modern, class-based UVM testbench. The primary objective is to ensure the functional and timing correctness of the ALU design through a structured and reusable verification environment.
### VERFICATION_DOC :
 - Contains documentation for the project.
### VERFICATION_PLAN :
- Contains the test,functional coverage and assertion plan for the project.
  
### VERFICATION_PLAN :
- Contains the code for all the components of the testbench for the project.

##  TESTBENCH ARCHITECTURE.
<img width="1920" height="1080" alt="Your paragraph text" src="https://github.com/user-attachments/assets/cd7584e7-ca16-4fe2-983e-390943775a78" />

