# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9 {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:12 on Apr 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv 
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# End time: 22:47:13 on Apr 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9 {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Apr 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv 
# -- Compiling module some_logic
# 
# Top level modules:
# 	some_logic
# End time: 22:47:13 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9 {D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:13 on Apr 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9" D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic_tb.sv 
# -- Compiling module some_logic_tb
# 
# Top level modules:
# 	some_logic_tb
# End time: 22:47:13 on Apr 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  some_logic_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" some_logic_tb 
# Start time: 22:47:14 on Apr 04,2020
# Loading sv_std.std
# Loading work.some_logic_tb
# Loading work.some_logic
# Loading work.mux8
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd0'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd1'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd2'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd3'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd4'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd5'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd6'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# ** Warning: (vsim-3015) D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/some_logic.sv(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'd7'. The port definition is at: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /some_logic_tb/dut/muxic_8 File: D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_9/mux8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 22:47:52 on Apr 04,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 8
