my_SPI_RAM_processing_system7_0_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_processing_system7_0_0/sim/my_SPI_RAM_processing_system7_0_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_myip_slave_lite_v1_0_0_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_myip_slave_lite_v1_0_0_0/sim/my_SPI_RAM_myip_slave_lite_v1_0_0_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_rst_ps7_0_100M_0/sim/my_SPI_RAM_rst_ps7_0_100M_0.vhd,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_spi_master_0_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_spi_master_0_0/sim/my_SPI_RAM_spi_master_0_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_spi_slave_0_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_spi_slave_0_0/sim/my_SPI_RAM_spi_slave_0_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_RAM_0_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_RAM_0_0/sim/my_SPI_RAM_RAM_0_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM_auto_pc_0.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ip/my_SPI_RAM_auto_pc_0/sim/my_SPI_RAM_auto_pc_0.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
my_SPI_RAM.v,verilog,xil_defaultlib,../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/sim/my_SPI_RAM.v,incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/ec67/hdl"incdir="../../../../my_SPI_RAM.gen/sources_1/bd/my_SPI_RAM/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
