<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 15 16:25:33 2016


Command Line:  synthesis -f RTC_Lattice_impl1_lattice.synproj -gui -msgset D:/dev/pif7000_rtc/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = RTC.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/dev/pif7000_rtc/impl1 (searchpath added)
-p D:/dev/pif7000_rtc (searchpath added)
VHDL library = work
VHDL design file = D:/dev/pif7000_rtc/hdl/pifcfg.vhd
VHDL design file = D:/dev/pif7000_rtc/hdl/piffla.vhd
VHDL design file = D:/dev/pif7000_rtc/hdl/RTC.vhd
VHDL design file = D:/dev/pif7000_rtc/hdl/pifdefs.vhd
VHDL design file = D:/dev/pif7000_rtc/hdl/PIF_RTC.vhd
NGD file = RTC_Lattice_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/dev/pif7000_rtc/impl1". VHDL-1504
Analyzing VHDL file d:/dev/pif7000_rtc/hdl/pifcfg.vhd. VHDL-1481
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pifcfg.vhd(10): analyzing package pifcfg. VHDL-1014
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pifcfg.vhd(19): analyzing package body pifcfg. VHDL-1013
Analyzing VHDL file d:/dev/pif7000_rtc/hdl/piffla.vhd. VHDL-1481
INFO - synthesis: d:/dev/pif7000_rtc/hdl/piffla.vhd(12): analyzing entity downcounter. VHDL-1012
INFO - synthesis: d:/dev/pif7000_rtc/hdl/piffla.vhd(22): analyzing architecture rtl. VHDL-1010
INFO - synthesis: d:/dev/pif7000_rtc/hdl/piffla.vhd(51): analyzing entity pif_flasher. VHDL-1012
INFO - synthesis: d:/dev/pif7000_rtc/hdl/piffla.vhd(54): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file d:/dev/pif7000_rtc/hdl/pifdefs.vhd. VHDL-1481
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pifdefs.vhd(12): analyzing package defs. VHDL-1014
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pifdefs.vhd(104): analyzing package body defs. VHDL-1013
Analyzing VHDL file d:/dev/pif7000_rtc/hdl/rtc.vhd. VHDL-1481
INFO - synthesis: d:/dev/pif7000_rtc/hdl/rtc.vhd(32): analyzing entity rtc. VHDL-1012
INFO - synthesis: d:/dev/pif7000_rtc/hdl/rtc.vhd(47): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file d:/dev/pif7000_rtc/hdl/pif_rtc.vhd. VHDL-1481
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pif_rtc.vhd(32): analyzing entity pif_rtc. VHDL-1012
INFO - synthesis: d:/dev/pif7000_rtc/hdl/pif_rtc.vhd(45): analyzing architecture rtl. VHDL-1010
unit RTC is not yet analyzed. VHDL-1485
d:/dev/pif7000_rtc/hdl/rtc.vhd(32): executing RTC(rtl)

WARNING - synthesis: d:/dev/pif7000_rtc/hdl/rtc.vhd(42): replacing existing netlist RTC(rtl). VHDL-1205
Top module name (VHDL): RTC
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = RTC.



WARNING - synthesis: Cell OB already has the black_box_pad_pin attribute on O.
WARNING - synthesis: Skipping pad insertion on LEDR due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on LEDG due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on GSRn due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \F/R_37 will be ignored.
WARNING - synthesis: Initial value found on instance \F/G_38 will be ignored.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in RTC_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'F/DownCounter_18__i205/VCC_net' has no load.
WARNING - synthesis: DRC complete with 1 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file RTC_Lattice_impl1.ngd.

################### Begin Area Report (RTC)######################
Number of register bits => 61 of 7209 (0 % )
CCU2D => 27
FD1P3AX => 7
FD1S3AX => 3
FD1S3IX => 39
FD1S3JX => 12
GSR => 1
IB => 1
LUT4 => 24
OB => 5
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : F/R4_c, loads : 42
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : comp_PIF_RTC/n163, loads : 26
  Net : F/DownCounter_18__i205/F/n164, loads : 18
  Net : F/DeltaReg_0, loads : 4
  Net : F/Accum_0, loads : 3
  Net : F/DeltaReg_1, loads : 3
  Net : F/DeltaReg_6, loads : 3
  Net : F/DeltaReg_4, loads : 3
  Net : F/DeltaReg_3, loads : 3
  Net : F/DeltaReg_2, loads : 3
  Net : comp_PIF_RTC/one_sec_cnt_12, loads : 2
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets R4_c]                    |    1.000 MHz|   99.423 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 76.270  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.859  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
