#### Verilog HDL code for the following

<p>5. Write a Verilog HDL program in structural and behavioral models for<br/>
a) 8 bit asynchronous up-down counter<br/> b) 8 bit synchronous up-down counter</p>


a) 8 bit asynchronous up-down counter<br/>
![image](https://user-images.githubusercontent.com/127012447/224292252-1bb982c3-b608-43a1-9b41-93e1659c01b9.png)

b) 8 bit synchronous up-down counter<br/>
![image](https://user-images.githubusercontent.com/127012447/224293262-1aed855c-c0a9-4dd0-94b9-711ce5e077a7.png)

<p> 3 bit synchronous up/down counter </p>

![image](https://user-images.githubusercontent.com/127012447/224486501-30a4874c-ee5e-4f51-8bbc-7fd0582e8210.png)

<p> 3 bit asynchronous ripple up/down counter </p>

![image](https://user-images.githubusercontent.com/127012447/224486601-d2d3df77-483e-4977-84d3-89a337e46765.png)



