#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  1 21:13:07 2018
# Process ID: 15111
# Current directory: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_2.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brancs/MEOCloud/CR/proj/ip_repo/sha256_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/brancs/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_sha256_0_0/design_1_sha256_0_0.dcp' for cell 'design_1_i/sha256_0'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 2128.703 ; gain = 546.461 ; free physical = 564 ; free virtual = 19465
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/brancs/MEOCloud/CR/proj/sha256/sha256.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 2129.715 ; gain = 941.797 ; free physical = 596 ; free virtual = 19466
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.734 ; gain = 64.020 ; free physical = 589 ; free virtual = 19459
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2152b26e5

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 590 ; free virtual = 19460
INFO: [Opt 31-389] Phase Retarget created 64 cells and removed 130 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2000c7fa8

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 589 ; free virtual = 19460
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 57 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17927974a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 590 ; free virtual = 19460
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 633 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17927974a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 590 ; free virtual = 19461
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17927974a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 589 ; free virtual = 19460
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 589 ; free virtual = 19460
Ending Logic Optimization Task | Checksum: 2393b57c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.734 ; gain = 0.000 ; free physical = 589 ; free virtual = 19460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.218 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 20409bbd9

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 570 ; free virtual = 19442
Ending Power Optimization Task | Checksum: 20409bbd9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.059 ; gain = 316.324 ; free physical = 577 ; free virtual = 19449
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.059 ; gain = 380.344 ; free physical = 577 ; free virtual = 19449
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 575 ; free virtual = 19449
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 563 ; free virtual = 19441
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bb866f13

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 563 ; free virtual = 19441
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 565 ; free virtual = 19443

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aed580e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 557 ; free virtual = 19438

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134203713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 549 ; free virtual = 19429

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134203713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 549 ; free virtual = 19429
Phase 1 Placer Initialization | Checksum: 134203713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 549 ; free virtual = 19429

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 128aea40d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 524 ; free virtual = 19406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 128aea40d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bccfe70d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 524 ; free virtual = 19405

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 150d7dcb2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 524 ; free virtual = 19405

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f7e24908

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 524 ; free virtual = 19405

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c49b213

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 520 ; free virtual = 19402

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 3bb34a42

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 520 ; free virtual = 19402

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 3bb34a42

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 520 ; free virtual = 19402
Phase 3 Detail Placement | Checksum: 3bb34a42

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 520 ; free virtual = 19402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1eb647d94

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1eb647d94

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19406
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1eb81548c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19406
Phase 4.1 Post Commit Optimization | Checksum: 1eb81548c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eb81548c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19407

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1eb81548c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19407

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 169834e4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 525 ; free virtual = 19407
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169834e4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 527 ; free virtual = 19407
Ending Placer Task | Checksum: 7103f549

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 544 ; free virtual = 19424
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 544 ; free virtual = 19424
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 530 ; free virtual = 19422
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 497 ; free virtual = 19399
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 506 ; free virtual = 19408
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 19408
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3fbf027 ConstDB: 0 ShapeSum: 6d080522 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e0263084

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 329 ; free virtual = 19231
Post Restoration Checksum: NetGraph: 7a429994 NumContArr: 65e396f0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e0263084

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 320 ; free virtual = 19223

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e0263084

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 293 ; free virtual = 19196

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e0263084

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 293 ; free virtual = 19196
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18417d2e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 285 ; free virtual = 19188
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.872  | TNS=0.000  | WHS=-0.146 | THS=-21.847|

Phase 2 Router Initialization | Checksum: 14ee1ac85

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 284 ; free virtual = 19187

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16fc2a282

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 284 ; free virtual = 19187

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.149  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad0c1e56

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.149  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: eee87716

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184
Phase 4 Rip-up And Reroute | Checksum: eee87716

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: eee87716

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eee87716

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184
Phase 5 Delay and Skew Optimization | Checksum: eee87716

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 280 ; free virtual = 19184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 179e04cde

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 279 ; free virtual = 19183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.149  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13bcafecb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 279 ; free virtual = 19183
Phase 6 Post Hold Fix | Checksum: 13bcafecb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 279 ; free virtual = 19183

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.639204 %
  Global Horizontal Routing Utilization  = 0.960216 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b3fa54d0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 279 ; free virtual = 19183

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b3fa54d0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 278 ; free virtual = 19182

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 213209c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 277 ; free virtual = 19183

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.149  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 213209c3

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 277 ; free virtual = 19183
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 312 ; free virtual = 19218

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 313 ; free virtual = 19218
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2510.059 ; gain = 0.000 ; free physical = 296 ; free virtual = 19216
INFO: [Common 17-1381] The checkpoint '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/brancs/MEOCloud/CR/proj/sha256/sha256.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jun  1 21:15:42 2018. For additional details about this file, please refer to the WebTalk help file at /home/brancs/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.891 ; gain = 203.793 ; free physical = 470 ; free virtual = 19192
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 21:15:42 2018...
