0.7
2020.1
May 27 2020
20:09:33
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sim_1/new/tb.v,1748788379,verilog,,,,tb,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/ip/OutputBuffer/OutputBuffer_sim_netlist.v,1748787336,verilog,,C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/axis_sobel.v,,OutputBuffer;OutputBuffer_blk_mem_gen_generic_cstr;OutputBuffer_blk_mem_gen_prim_width;OutputBuffer_blk_mem_gen_prim_wrapper;OutputBuffer_blk_mem_gen_top;OutputBuffer_blk_mem_gen_v8_4_4;OutputBuffer_blk_mem_gen_v8_4_4_synth;OutputBuffer_fifo_generator_ramfifo;OutputBuffer_fifo_generator_top;OutputBuffer_fifo_generator_v13_2_5;OutputBuffer_fifo_generator_v13_2_5_synth;OutputBuffer_memory;OutputBuffer_rd_bin_cntr;OutputBuffer_rd_fwft;OutputBuffer_rd_logic;OutputBuffer_rd_status_flags_ss;OutputBuffer_reset_blk_ramfifo;OutputBuffer_wr_bin_cntr;OutputBuffer_wr_logic;OutputBuffer_wr_pf_ss;OutputBuffer_wr_status_flags_ss;OutputBuffer_xpm_cdc_sync_rst,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/axis_sobel.v,1748787197,verilog,,C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/line_buffer.v,,axis_sobel,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/line_buffer.v,1748787736,verilog,,C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/sobel.v,,line_buffer,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/sobel.v,1748788672,verilog,,C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/sobel_control.v,,sobel,,,,,,,,
C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sources_1/new/sobel_control.v,1748788439,verilog,,C:/Users/osher/Verilog_Projects/AXIS_SOBEL_IP/AXIS_SOBEL_IP.srcs/sim_1/new/tb.v,,sobel_control,,,,,,,,
