// Seed: 3248432904
module module_0 ();
  wire id_1;
  wire id_2;
  module_2();
endmodule
module module_1;
  assign id_1 = 1'h0;
  reg id_2;
  assign id_1 = 1;
  wire id_3;
  module_0();
  always @(negedge 1) begin
    id_2 <= 1'b0;
    id_1 <= 1'b0;
  end
  wire id_4;
  wire id_5, id_6;
endmodule
module module_2;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1) begin
    id_2 <= 1;
    id_8 <= (id_3) < id_10;
    id_3 <= id_10;
  end
  wire id_12;
  module_2();
  reg  id_13 = id_8;
endmodule
