VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-06-11T11:04:40
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml ugvctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /sdcard/vaman/fpga/setup/codes/blink/build/ugvctrl_dummy.sdc --pack


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: ugvctrl

# Loading Architecture Description
# Loading Architecture Description took 0.45 seconds (max_rss 25.1 MiB, delta_rss +22.5 MiB)
# Building complex block graph
# Building complex block graph took 0.12 seconds (max_rss 31.6 MiB, delta_rss +6.5 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.3 MiB)
# Clean circuit
Absorbed 86 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 29
    .input    :       4
    .output   :       7
    BIDIR_CELL:      11
    C_FRAG    :       5
    GND       :       1
    VCC       :       1
  Nets  : 22
    Avg Fanout:     4.8
    Max Fanout:    41.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 127
  Timing Graph Edges: 192
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 32.1 MiB, delta_rss +0.2 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/sdcard/vaman/fpga/setup/codes/blink/build/ugvctrl_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 32.1 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: ugvctrl.net
Circuit placement file: ugvctrl.place
Circuit routing file: ugvctrl.route
Circuit SDC file: /sdcard/vaman/fpga/setup/codes/blink/build/ugvctrl_dummy.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'ugvctrl.eblif'.

After removing unused inputs...
	total blocks: 29, total nets: 22, total inputs: 4, total outputs: 7
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.2e-14
Warning 1: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 2: Unable to infer which block type is a logic block
Warning 3: Unable to identify logic block type to apply default pin utilization targets to; this may result in denser packing than desired
Warning 4: Unable to determine most common block type (perhaps the device grid was empty?)
Warning 5: Unable to infer which block type is a logic block
Warning 6: Unable to identify logic block type to apply default packer high fanout thresholds; this may result in denser packing than desired
Packing with pin utilization targets: TL-LOGIC:1,1 TL-RAM:1,1 TL-MULT:1,1 TL-BIDIR:1,1 TL-CLOCK:1,1 TL-SDIOMUX:1,1 TL-GMUX:1,1 TL-ASSP:1,1 TL-SYN_VCC:1,1 TL-SYN_GND:1,1
Packing with high fanout thresholds: TL-LOGIC:128 TL-RAM:128 TL-MULT:128 TL-BIDIR:128 TL-CLOCK:128 TL-SDIOMUX:128 TL-GMUX:128 TL-ASSP:128 TL-SYN_VCC:128 TL-SYN_GND:128
Not enough resources expand FPGA size to (39 x 35)
Complex block 0: 'out_LUT4_O.c_frag' (PB-LOGIC) .
Complex block 1: 'out_LUT4_O_1.c_frag' (PB-LOGIC) .
Complex block 2: 'out_LUT4_O_2.c_frag' (PB-LOGIC) .
Complex block 3: 'out_LUT4_O_3.c_frag' (PB-LOGIC) .
Complex block 4: 'out_LUT4_O_4.c_frag' (PB-LOGIC) .
Complex block 5: '$iopadmap$ugvctrl.out_2' (PB-BIDIR) .
Complex block 6: '$iopadmap$ugvctrl.out_3' (PB-BIDIR) .
Complex block 7: '$iopadmap$ugvctrl.out_4' (PB-BIDIR) .
Complex block 8: '$iopadmap$ugvctrl.out_5' (PB-BIDIR) .
Complex block 9: '$iopadmap$ugvctrl.out_6' (PB-BIDIR) .
Complex block 10: 'control(1)' (PB-BIDIR) .
Complex block 11: 'control(3)' (PB-BIDIR) .
Complex block 12: 'control(0)' (PB-BIDIR) .
Complex block 13: 'control(2)' (PB-BIDIR) .
Complex block 14: '$iopadmap$ugvctrl.out' (PB-BIDIR) .
Complex block 15: '$iopadmap$ugvctrl.out_1' (PB-BIDIR) .
Complex block 16: '$false' (PB-SYN_GND) .
Complex block 17: '$true' (PB-SYN_VCC) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-LOGIC: # blocks: 5, average # input + clock pins used: 13, average # output pins used: 1
	PB-CLOCK: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 11, average # input + clock pins used: 2.63636, average # output pins used: 0.363636
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-ASSP: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 11 out of 22 nets, 11 nets not absorbed.
Incr Slack updates 1 in 1.123e-05 sec
Full Max Req/Worst Slack updates 1 in 3.154e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.23e-06 sec
FPGA sized to 39 x 35 (ql-eos-s3)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.01 Type: PB-LOGIC
	Block Utilization: 1.00 Type: PB-SYN_VCC
	Block Utilization: 0.34 Type: PB-BIDIR
	Block Utilization: 1.00 Type: PB-SYN_GND


Netlist conversion complete.

# Packing took 0.04 seconds (max_rss 32.5 MiB, delta_rss +0.5 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ugvctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.010944 seconds).
# Load Packing took 0.02 seconds (max_rss 32.7 MiB, delta_rss +0.1 MiB)
Warning 7: Netlist contains 0 global net to non-global architecture pin connections
Warning 8: Logic block #16 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 9: Logic block #17 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 11
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 5.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 11.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 29


Pb types usage...
  PB-LOGIC          : 5
   LOGIC            : 5
    FRAGS           : 5
     c_frag_modes   : 5
      SINGLE        : 5
       c_frag       : 5
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 11
   BIDIR            : 11
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		5	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		11	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.34 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 32.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 10: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.98 seconds (max_rss 340.6 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.68 seconds (max_rss 388.3 MiB, delta_rss +355.6 MiB)


Flow timing analysis took 9.1885e-05 seconds (6.6577e-05 STA, 2.5308e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 3.39 seconds (max_rss 388.3 MiB)
