Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 14 21:17:18 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.986        0.000                      0                   53        0.254        0.000                      0                   53        9.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.986        0.000                      0                   53        0.254        0.000                      0                   53        9.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.766ns (18.410%)  route 3.395ns (81.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     7.317    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.524    22.303    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.766ns (18.410%)  route 3.395ns (81.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     7.317    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.524    22.303    ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.766ns (18.410%)  route 3.395ns (81.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     7.317    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.524    22.303    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.766ns (18.410%)  route 3.395ns (81.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          1.142     7.317    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.524    22.303    ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             15.132ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.766ns (19.086%)  route 3.247ns (80.914%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.994     7.169    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X112Y65        FDRE (Setup_fdre_C_R)       -0.524    22.302    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.132    

Slack (MET) :             15.132ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.766ns (19.086%)  route 3.247ns (80.914%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.994     7.169    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X112Y65        FDRE (Setup_fdre_C_R)       -0.524    22.302    ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.132    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.766ns (20.592%)  route 2.954ns (79.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     6.876    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.682    22.861    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
                         clock pessimism              0.269    23.130    
                         clock uncertainty           -0.302    22.828    
    SLICE_X112Y62        FDRE (Setup_fdre_C_R)       -0.524    22.304    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.766ns (20.592%)  route 2.954ns (79.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     6.876    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.682    22.861    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism              0.269    23.130    
                         clock uncertainty           -0.302    22.828    
    SLICE_X112Y62        FDRE (Setup_fdre_C_R)       -0.524    22.304    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.766ns (20.592%)  route 2.954ns (79.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     6.876    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.682    22.861    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
                         clock pessimism              0.269    23.130    
                         clock uncertainty           -0.302    22.828    
    SLICE_X112Y62        FDRE (Setup_fdre_C_R)       -0.524    22.304    ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.766ns (20.592%)  route 2.954ns (79.408%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 22.861 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.862     3.156    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518     3.674 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/Q
                         net (fo=2, routed)           1.138     4.812    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
    SLICE_X113Y61        LUT6 (Prop_lut6_I1_O)        0.124     4.936 f  ZYNQ_CORE_i/LED_0/inst/led_r_i_5/O
                         net (fo=2, routed)           1.115     6.051    ZYNQ_CORE_i/LED_0/inst/led_r_i_5_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I1_O)        0.124     6.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_1/O
                         net (fo=26, routed)          0.701     6.876    ZYNQ_CORE_i/LED_0/inst/clear
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.682    22.861    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
                         clock pessimism              0.269    23.130    
                         clock uncertainty           -0.302    22.828    
    SLICE_X112Y62        FDRE (Setup_fdre_C_R)       -0.524    22.304    ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 15.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.635     0.971    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.249    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[2]
    SLICE_X112Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.359 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.359    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_2_n_5
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C
                         clock pessimism             -0.302     0.971    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.134     1.105    ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.248    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[6]
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.358 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.358    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_5
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.134     1.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/led_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.633     0.969    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           0.168     1.278    ZYNQ_CORE_i/LED_0/inst/led
    SLICE_X113Y62        LUT6 (Prop_lut6_I5_O)        0.045     1.323 r  ZYNQ_CORE_i/LED_0/inst/led_r_i_1/O
                         net (fo=1, routed)           0.000     1.323    ZYNQ_CORE_i/LED_0/inst/led_r_i_1_n_0
    SLICE_X113Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.904     1.270    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                         clock pessimism             -0.301     0.969    
    SLICE_X113Y62        FDRE (Hold_fdre_C_D)         0.091     1.060    ZYNQ_CORE_i/LED_0/inst/led_r_reg
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.259    ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]
    SLICE_X112Y61        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.369 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.369    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_5
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.134     1.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.633     0.969    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.258    ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.368 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.368    ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]_i_1_n_5
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.904     1.270    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
                         clock pessimism             -0.301     0.969    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.134     1.103    ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.632     0.968    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.257    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.367 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.367    ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]_i_1_n_5
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                         clock pessimism             -0.301     0.968    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.134     1.102    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.632     0.968    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.257    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
    SLICE_X112Y64        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.367 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.367    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]_i_1_n_5
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism             -0.301     0.968    
    SLICE_X112Y64        FDRE (Hold_fdre_C_D)         0.134     1.102    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.635     0.971    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.249    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[2]
    SLICE_X112Y59        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.395 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.395    ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]_i_2_n_4
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y59        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]/C
                         clock pessimism             -0.302     0.971    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.134     1.105    ZYNQ_CORE_i/LED_0/inst/time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.248    ZYNQ_CORE_i/LED_0/inst/time_count_reg_n_0_[6]
    SLICE_X112Y60        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.394 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.394    ZYNQ_CORE_i/LED_0/inst/time_count_reg[4]_i_1_n_4
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y60        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.134     1.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.259    ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]
    SLICE_X112Y61        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.405 r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.405    ZYNQ_CORE_i/LED_0/inst/time_count_reg[8]_i_1_n_4
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.134     1.104    ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y62   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y59   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y63   ZYNQ_CORE_i/LED_0/inst/time_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y62   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y62   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y59   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y59   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y62   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y62   ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y59   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y59   ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y61   ZYNQ_CORE_i/LED_0/inst/time_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y62   ZYNQ_CORE_i/LED_0/inst/time_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.660ns  (logic 3.976ns (70.246%)  route 1.684ns (29.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          1.861     3.155    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           1.684     5.295    led_0_OBUF
    P21                  OBUF (Prop_obuf_I_O)         3.520     8.815 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.815    led_0
    P21                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.362ns (80.065%)  route 0.339ns (19.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28, routed)          0.633     0.969    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y62        FDRE                                         r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  ZYNQ_CORE_i/LED_0/inst/led_r_reg/Q
                         net (fo=2, routed)           0.339     1.449    led_0_OBUF
    P21                  OBUF (Prop_obuf_I_O)         1.221     2.670 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.670    led_0
    P21                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------





