Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 10 11:12:43 2018
| Host         : Miguel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevel_timing_summary_routed.rpt -rpx topLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 129 register/latch pins with no clock driven by root clock pin: md5/currentState_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: md5/currentState_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: md5/i_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.135        0.000                      0                   16        0.166        0.000                      0                   16        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.135        0.000                      0                   16        0.166        0.000                      0                   16        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 md5/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 1.021ns (35.408%)  route 1.862ns (64.592%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.557     5.064    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.478     5.542 r  md5/i_reg[4]/Q
                         net (fo=74, routed)          0.641     6.183    md5/i_reg__0[4]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.295     6.478 f  md5/currentState[1]_i_3/O
                         net (fo=1, routed)           0.701     7.179    md5/currentState[1]_i_3_n_2
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.303 r  md5/currentState[1]_i_2/O
                         net (fo=2, routed)           0.520     7.824    md5/currentState0
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.124     7.948 r  md5/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.948    md5/currentState[0]_i_1_n_2
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440    14.767    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
                         clock pessimism              0.274    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    15.083    md5/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 md5/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 1.045ns (35.942%)  route 1.862ns (64.058%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.557     5.064    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.478     5.542 r  md5/i_reg[4]/Q
                         net (fo=74, routed)          0.641     6.183    md5/i_reg__0[4]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.295     6.478 f  md5/currentState[1]_i_3/O
                         net (fo=1, routed)           0.701     7.179    md5/currentState[1]_i_3_n_2
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.303 r  md5/currentState[1]_i_2/O
                         net (fo=2, routed)           0.520     7.824    md5/currentState0
    SLICE_X42Y33         LUT4 (Prop_lut4_I1_O)        0.148     7.972 r  md5/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.972    md5/currentState[1]_i_1_n_2
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440    14.767    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/C
                         clock pessimism              0.274    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.118    15.124    md5/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 md5/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.934ns (34.502%)  route 1.773ns (65.498%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.557     5.064    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  md5/i_reg[0]/Q
                         net (fo=45, routed)          0.900     6.421    md5/i_reg__0[0]
    SLICE_X43Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.573 r  md5/i[6]_i_3/O
                         net (fo=1, routed)           0.873     7.445    md5/i[6]_i_3_n_2
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.326     7.771 r  md5/i[6]_i_2/O
                         net (fo=1, routed)           0.000     7.771    md5/p_0_in[6]
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/C
                         clock pessimism              0.276    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.077    15.084    md5/i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 md5/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.801ns (34.641%)  route 1.511ns (65.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.557     5.064    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.478     5.542 r  md5/i_reg[4]/Q
                         net (fo=74, routed)          1.034     6.577    md5/i_reg__0[4]
    SLICE_X42Y33         LUT5 (Prop_lut5_I4_O)        0.323     6.900 r  md5/i[4]_i_1/O
                         net (fo=1, routed)           0.477     7.376    md5/p_0_in[4]
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
                         clock pessimism              0.298    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)       -0.240    14.789    md5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.591%)  route 1.603ns (71.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.558     5.065    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.857     6.440    md5/currentState[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.747     7.311    md5/i[6]_i_1_n_2
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
                         clock pessimism              0.274    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.836    md5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.591%)  route 1.603ns (71.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.558     5.065    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.857     6.440    md5/currentState[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.747     7.311    md5/i[6]_i_1_n_2
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[5]/C
                         clock pessimism              0.274    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.836    md5/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.642ns (28.591%)  route 1.603ns (71.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.558     5.065    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.857     6.440    md5/currentState[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.747     7.311    md5/i[6]_i_1_n_2
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/C
                         clock pessimism              0.274    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.836    md5/i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 md5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.894%)  route 1.750ns (75.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.557     5.064    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  md5/i_reg[1]/Q
                         net (fo=44, routed)          1.750     7.270    md5/i_reg__0[1]
    SLICE_X43Y32         LUT3 (Prop_lut3_I1_O)        0.124     7.394 r  md5/i[2]_i_1/O
                         net (fo=1, routed)           0.000     7.394    md5/i[2]_i_1_n_2
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/C
                         clock pessimism              0.298    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031    15.060    md5/i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.223%)  route 1.414ns (68.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.558     5.065    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.857     6.440    md5/currentState[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.558     7.121    md5/i[6]_i_1_n_2
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/C
                         clock pessimism              0.274    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X43Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.800    md5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.642ns (31.223%)  route 1.414ns (68.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.411    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.558     5.065    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.857     6.440    md5/currentState[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.564 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.558     7.121    md5/i[6]_i_1_n_2
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         1.374    11.374 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.236    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.327 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.439    14.766    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
                         clock pessimism              0.274    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X43Y32         FDRE (Setup_fdre_C_CE)      -0.205    14.800    md5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -7.121    
  -------------------------------------------------------------------
                         slack                                  7.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 md5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  md5/i_reg[1]/Q
                         net (fo=44, routed)          0.114     1.682    md5/i_reg__0[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  md5/i[5]_i_1/O
                         net (fo=1, routed)           0.000     1.727    md5/p_0_in[5]
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[5]/C
                         clock pessimism             -0.499     1.439    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.121     1.560    md5/i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 md5/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.148     1.574 r  md5/i_reg[4]/Q
                         net (fo=74, routed)          0.089     1.663    md5/i_reg__0[4]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.098     1.761 r  md5/i[6]_i_2/O
                         net (fo=1, routed)           0.000     1.761    md5/p_0_in[6]
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[6]/C
                         clock pessimism             -0.512     1.426    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.546    md5/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 md5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  md5/i_reg[1]/Q
                         net (fo=44, routed)          0.179     1.747    md5/i_reg__0[1]
    SLICE_X43Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.792 r  md5/i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    md5/p_0_in[1]
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
                         clock pessimism             -0.512     1.426    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.091     1.517    md5/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 md5/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.249ns (54.602%)  route 0.207ns (45.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.427    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148     1.575 r  md5/currentState_reg[1]/Q
                         net (fo=134, routed)         0.207     1.782    md5/currentState[1]
    SLICE_X42Y33         LUT4 (Prop_lut4_I0_O)        0.101     1.883 r  md5/currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    md5/currentState[1]_i_1_n_2
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.826     1.939    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/C
                         clock pessimism             -0.512     1.427    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     1.558    md5/currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 md5/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 f  md5/i_reg[0]/Q
                         net (fo=45, routed)          0.243     1.810    md5/i_reg__0[0]
    SLICE_X43Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  md5/i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    md5/p_0_in[0]
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/C
                         clock pessimism             -0.512     1.426    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.092     1.518    md5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 md5/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.184ns (40.719%)  route 0.268ns (59.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  md5/i_reg[2]/Q
                         net (fo=38, routed)          0.268     1.835    md5/i_reg__0[2]
    SLICE_X43Y32         LUT4 (Prop_lut4_I2_O)        0.043     1.878 r  md5/i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    md5/p_0_in[3]
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[3]/C
                         clock pessimism             -0.512     1.426    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.107     1.533    md5/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 md5/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.980%)  route 0.268ns (59.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  md5/i_reg[2]/Q
                         net (fo=38, routed)          0.268     1.835    md5/i_reg__0[2]
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  md5/i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    md5/i[2]_i_1_n_2
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[2]/C
                         clock pessimism             -0.512     1.426    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.092     1.518    md5/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 md5/currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.295%)  route 0.283ns (52.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.427    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  md5/currentState_reg[0]/Q
                         net (fo=7, routed)           0.121     1.712    md5/currentState[0]
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  md5/currentState[1]_i_2/O
                         net (fo=2, routed)           0.162     1.919    md5/currentState0
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  md5/currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    md5/currentState[0]_i_1_n_2
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.826     1.939    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[0]/C
                         clock pessimism             -0.512     1.427    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     1.547    md5/currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 md5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.189ns (35.118%)  route 0.349ns (64.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.557     1.426    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  md5/i_reg[1]/Q
                         net (fo=44, routed)          0.179     1.746    md5/i_reg__0[1]
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.048     1.794 r  md5/i[4]_i_1/O
                         net (fo=1, routed)           0.170     1.964    md5/p_0_in[4]
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  md5/i_reg[4]/C
                         clock pessimism             -0.499     1.439    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)        -0.013     1.426    md5/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 md5/currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            md5/i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.246ns (38.953%)  route 0.386ns (61.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.844    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.558     1.427    md5/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  md5/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148     1.575 f  md5/currentState_reg[1]/Q
                         net (fo=134, routed)         0.186     1.761    md5/currentState[1]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.098     1.859 r  md5/i[6]_i_1/O
                         net (fo=7, routed)           0.200     2.059    md5/i[6]_i_1_n_2
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U4                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.085    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.825     1.938    md5/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  md5/i_reg[0]/C
                         clock pessimism             -0.498     1.440    
    SLICE_X43Y32         FDRE (Hold_fdre_C_CE)       -0.039     1.401    md5/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.658    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   md5/currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   md5/currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y37   md5/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   md5/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   md5/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   md5/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y32   md5/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   md5/i_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32   md5/i_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y37   md5/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y40   md5/result_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   md5/result_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   md5/result_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   md5/result_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   md5/result_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y37   md5/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   md5/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   md5/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   md5/i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y32   md5/i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   md5/i_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   md5/i_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   md5/i_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   md5/currentState_reg[1]/C



