

================================================================
== Vitis HLS Report for 'dense_layer_ap_int_12_s'
================================================================
* Date:           Fri Dec 12 17:44:52 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      135|      135|  1.350 us|  1.350 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LOOP  |      133|      133|         7|          1|          1|   128|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [bnn.cpp:36]   --->   Operation 10 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_24_val" [bnn.cpp:26]   --->   Operation 11 'read' 'input_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_23_val" [bnn.cpp:26]   --->   Operation 12 'read' 'input_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_22_val" [bnn.cpp:26]   --->   Operation 13 'read' 'input_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_21_val" [bnn.cpp:26]   --->   Operation 14 'read' 'input_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_20_val" [bnn.cpp:26]   --->   Operation 15 'read' 'input_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_19_val" [bnn.cpp:26]   --->   Operation 16 'read' 'input_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_18_val" [bnn.cpp:26]   --->   Operation 17 'read' 'input_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_17_val" [bnn.cpp:26]   --->   Operation 18 'read' 'input_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_16_val" [bnn.cpp:26]   --->   Operation 19 'read' 'input_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_15_val" [bnn.cpp:26]   --->   Operation 20 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_14_val" [bnn.cpp:26]   --->   Operation 21 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_13_val" [bnn.cpp:26]   --->   Operation 22 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_12_val" [bnn.cpp:26]   --->   Operation 23 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_11_val" [bnn.cpp:26]   --->   Operation 24 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_10_val" [bnn.cpp:26]   --->   Operation 25 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_9_val" [bnn.cpp:26]   --->   Operation 26 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_8_val" [bnn.cpp:26]   --->   Operation 27 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_7_val" [bnn.cpp:26]   --->   Operation 28 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_6_val" [bnn.cpp:26]   --->   Operation 29 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_5_val" [bnn.cpp:26]   --->   Operation 30 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_4_val" [bnn.cpp:26]   --->   Operation 31 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_3_val" [bnn.cpp:26]   --->   Operation 32 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_2_val" [bnn.cpp:26]   --->   Operation 33 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_1_val" [bnn.cpp:26]   --->   Operation 34 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_0_val" [bnn.cpp:26]   --->   Operation 35 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %input_0_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 36 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = trunc i32 %input_1_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 37 'trunc' 'trunc_ln18_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln18_12 = trunc i32 %input_2_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 38 'trunc' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = trunc i32 %input_3_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 39 'trunc' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln18_14 = trunc i32 %input_4_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 40 'trunc' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln18_15 = trunc i32 %input_5_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 41 'trunc' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln18_16 = trunc i32 %input_6_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 42 'trunc' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln18_17 = trunc i32 %input_7_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 43 'trunc' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = trunc i32 %input_8_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 44 'trunc' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln18_19 = trunc i32 %input_9_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 45 'trunc' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln18_20 = trunc i32 %input_10_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 46 'trunc' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln18_21 = trunc i32 %input_11_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 47 'trunc' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln18_22 = trunc i32 %input_12_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18_23 = trunc i32 %input_13_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 49 'trunc' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln18_24 = trunc i32 %input_14_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 50 'trunc' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln18_25 = trunc i32 %input_15_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 51 'trunc' 'trunc_ln18_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln18_26 = trunc i32 %input_16_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 52 'trunc' 'trunc_ln18_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln18_27 = trunc i32 %input_17_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 53 'trunc' 'trunc_ln18_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln18_28 = trunc i32 %input_18_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 54 'trunc' 'trunc_ln18_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln18_29 = trunc i32 %input_19_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 55 'trunc' 'trunc_ln18_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln18_30 = trunc i32 %input_20_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 56 'trunc' 'trunc_ln18_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln18_31 = trunc i32 %input_21_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 57 'trunc' 'trunc_ln18_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln18_32 = trunc i32 %input_22_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 58 'trunc' 'trunc_ln18_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln18_33 = trunc i32 %input_23_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 59 'trunc' 'trunc_ln18_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %n" [bnn.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 61 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%n_3 = load i8 %n" [bnn.cpp:36]   --->   Operation 62 'load' 'n_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_eq  i8 %n_3, i8 128" [bnn.cpp:36]   --->   Operation 63 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %n_3, i8 1" [bnn.cpp:36]   --->   Operation 64 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %WORD_LOOP.split, void %for.end27" [bnn.cpp:36]   --->   Operation 65 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %n_3" [bnn.cpp:36]   --->   Operation 66 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %n_3" [bnn.cpp:36]   --->   Operation 67 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_0_addr = getelementptr i32 %p_ZL9golden_w1_0, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 68 'getelementptr' 'p_ZL9golden_w1_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_0_load = load i7 %p_ZL9golden_w1_0_addr" [bnn.cpp:46]   --->   Operation 69 'load' 'p_ZL9golden_w1_0_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_1_addr = getelementptr i32 %p_ZL9golden_w1_1, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 70 'getelementptr' 'p_ZL9golden_w1_1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_1_load = load i7 %p_ZL9golden_w1_1_addr" [bnn.cpp:46]   --->   Operation 71 'load' 'p_ZL9golden_w1_1_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_2_addr = getelementptr i32 %p_ZL9golden_w1_2, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 72 'getelementptr' 'p_ZL9golden_w1_2_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_2_load = load i7 %p_ZL9golden_w1_2_addr" [bnn.cpp:46]   --->   Operation 73 'load' 'p_ZL9golden_w1_2_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_3_addr = getelementptr i32 %p_ZL9golden_w1_3, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 74 'getelementptr' 'p_ZL9golden_w1_3_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_3_load = load i7 %p_ZL9golden_w1_3_addr" [bnn.cpp:46]   --->   Operation 75 'load' 'p_ZL9golden_w1_3_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_4_addr = getelementptr i32 %p_ZL9golden_w1_4, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 76 'getelementptr' 'p_ZL9golden_w1_4_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_4_load = load i7 %p_ZL9golden_w1_4_addr" [bnn.cpp:46]   --->   Operation 77 'load' 'p_ZL9golden_w1_4_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_5_addr = getelementptr i32 %p_ZL9golden_w1_5, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 78 'getelementptr' 'p_ZL9golden_w1_5_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_5_load = load i7 %p_ZL9golden_w1_5_addr" [bnn.cpp:46]   --->   Operation 79 'load' 'p_ZL9golden_w1_5_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_6_addr = getelementptr i32 %p_ZL9golden_w1_6, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 80 'getelementptr' 'p_ZL9golden_w1_6_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_6_load = load i7 %p_ZL9golden_w1_6_addr" [bnn.cpp:46]   --->   Operation 81 'load' 'p_ZL9golden_w1_6_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_7_addr = getelementptr i32 %p_ZL9golden_w1_7, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 82 'getelementptr' 'p_ZL9golden_w1_7_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_7_load = load i7 %p_ZL9golden_w1_7_addr" [bnn.cpp:46]   --->   Operation 83 'load' 'p_ZL9golden_w1_7_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_8_addr = getelementptr i32 %p_ZL9golden_w1_8, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 84 'getelementptr' 'p_ZL9golden_w1_8_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_8_load = load i7 %p_ZL9golden_w1_8_addr" [bnn.cpp:46]   --->   Operation 85 'load' 'p_ZL9golden_w1_8_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_9_addr = getelementptr i32 %p_ZL9golden_w1_9, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 86 'getelementptr' 'p_ZL9golden_w1_9_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_9_load = load i7 %p_ZL9golden_w1_9_addr" [bnn.cpp:46]   --->   Operation 87 'load' 'p_ZL9golden_w1_9_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_10_addr = getelementptr i32 %p_ZL9golden_w1_10, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 88 'getelementptr' 'p_ZL9golden_w1_10_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_10_load = load i7 %p_ZL9golden_w1_10_addr" [bnn.cpp:46]   --->   Operation 89 'load' 'p_ZL9golden_w1_10_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_11_addr = getelementptr i32 %p_ZL9golden_w1_11, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 90 'getelementptr' 'p_ZL9golden_w1_11_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_11_load = load i7 %p_ZL9golden_w1_11_addr" [bnn.cpp:46]   --->   Operation 91 'load' 'p_ZL9golden_w1_11_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_12_addr = getelementptr i32 %p_ZL9golden_w1_12, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 92 'getelementptr' 'p_ZL9golden_w1_12_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_12_load = load i7 %p_ZL9golden_w1_12_addr" [bnn.cpp:46]   --->   Operation 93 'load' 'p_ZL9golden_w1_12_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_13_addr = getelementptr i32 %p_ZL9golden_w1_13, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 94 'getelementptr' 'p_ZL9golden_w1_13_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_13_load = load i7 %p_ZL9golden_w1_13_addr" [bnn.cpp:46]   --->   Operation 95 'load' 'p_ZL9golden_w1_13_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_14_addr = getelementptr i32 %p_ZL9golden_w1_14, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 96 'getelementptr' 'p_ZL9golden_w1_14_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_14_load = load i7 %p_ZL9golden_w1_14_addr" [bnn.cpp:46]   --->   Operation 97 'load' 'p_ZL9golden_w1_14_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_15_addr = getelementptr i32 %p_ZL9golden_w1_15, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 98 'getelementptr' 'p_ZL9golden_w1_15_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_15_load = load i7 %p_ZL9golden_w1_15_addr" [bnn.cpp:46]   --->   Operation 99 'load' 'p_ZL9golden_w1_15_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_16_addr = getelementptr i32 %p_ZL9golden_w1_16, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 100 'getelementptr' 'p_ZL9golden_w1_16_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_16_load = load i7 %p_ZL9golden_w1_16_addr" [bnn.cpp:46]   --->   Operation 101 'load' 'p_ZL9golden_w1_16_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_17_addr = getelementptr i32 %p_ZL9golden_w1_17, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 102 'getelementptr' 'p_ZL9golden_w1_17_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_17_load = load i7 %p_ZL9golden_w1_17_addr" [bnn.cpp:46]   --->   Operation 103 'load' 'p_ZL9golden_w1_17_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_18_addr = getelementptr i32 %p_ZL9golden_w1_18, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 104 'getelementptr' 'p_ZL9golden_w1_18_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_18_load = load i7 %p_ZL9golden_w1_18_addr" [bnn.cpp:46]   --->   Operation 105 'load' 'p_ZL9golden_w1_18_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_19_addr = getelementptr i32 %p_ZL9golden_w1_19, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 106 'getelementptr' 'p_ZL9golden_w1_19_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_19_load = load i7 %p_ZL9golden_w1_19_addr" [bnn.cpp:46]   --->   Operation 107 'load' 'p_ZL9golden_w1_19_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_20_addr = getelementptr i32 %p_ZL9golden_w1_20, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 108 'getelementptr' 'p_ZL9golden_w1_20_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_20_load = load i7 %p_ZL9golden_w1_20_addr" [bnn.cpp:46]   --->   Operation 109 'load' 'p_ZL9golden_w1_20_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_21_addr = getelementptr i32 %p_ZL9golden_w1_21, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 110 'getelementptr' 'p_ZL9golden_w1_21_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_21_load = load i7 %p_ZL9golden_w1_21_addr" [bnn.cpp:46]   --->   Operation 111 'load' 'p_ZL9golden_w1_21_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_22_addr = getelementptr i32 %p_ZL9golden_w1_22, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 112 'getelementptr' 'p_ZL9golden_w1_22_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_22_load = load i7 %p_ZL9golden_w1_22_addr" [bnn.cpp:46]   --->   Operation 113 'load' 'p_ZL9golden_w1_22_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_23_addr = getelementptr i32 %p_ZL9golden_w1_23, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 114 'getelementptr' 'p_ZL9golden_w1_23_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_23_load = load i7 %p_ZL9golden_w1_23_addr" [bnn.cpp:46]   --->   Operation 115 'load' 'p_ZL9golden_w1_23_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_24_addr = getelementptr i32 %p_ZL9golden_w1_24, i64 0, i64 %zext_ln36" [bnn.cpp:46]   --->   Operation 116 'getelementptr' 'p_ZL9golden_w1_24_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (3.25ns)   --->   "%p_ZL9golden_w1_24_load = load i7 %p_ZL9golden_w1_24_addr" [bnn.cpp:46]   --->   Operation 117 'load' 'p_ZL9golden_w1_24_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 118 [1/1] (1.87ns)   --->   "%switch_ln63 = switch i7 %trunc_ln36, void %arrayidx2434.case.127, i7 0, void %arrayidx2434.case.0, i7 1, void %arrayidx2434.case.1, i7 2, void %arrayidx2434.case.2, i7 3, void %arrayidx2434.case.3, i7 4, void %arrayidx2434.case.4, i7 5, void %arrayidx2434.case.5, i7 6, void %arrayidx2434.case.6, i7 7, void %arrayidx2434.case.7, i7 8, void %arrayidx2434.case.8, i7 9, void %arrayidx2434.case.9, i7 10, void %arrayidx2434.case.10, i7 11, void %arrayidx2434.case.11, i7 12, void %arrayidx2434.case.12, i7 13, void %arrayidx2434.case.13, i7 14, void %arrayidx2434.case.14, i7 15, void %arrayidx2434.case.15, i7 16, void %arrayidx2434.case.16, i7 17, void %arrayidx2434.case.17, i7 18, void %arrayidx2434.case.18, i7 19, void %arrayidx2434.case.19, i7 20, void %arrayidx2434.case.20, i7 21, void %arrayidx2434.case.21, i7 22, void %arrayidx2434.case.22, i7 23, void %arrayidx2434.case.23, i7 24, void %arrayidx2434.case.24, i7 25, void %arrayidx2434.case.25, i7 26, void %arrayidx2434.case.26, i7 27, void %arrayidx2434.case.27, i7 28, void %arrayidx2434.case.28, i7 29, void %arrayidx2434.case.29, i7 30, void %arrayidx2434.case.30, i7 31, void %arrayidx2434.case.31, i7 32, void %arrayidx2434.case.32, i7 33, void %arrayidx2434.case.33, i7 34, void %arrayidx2434.case.34, i7 35, void %arrayidx2434.case.35, i7 36, void %arrayidx2434.case.36, i7 37, void %arrayidx2434.case.37, i7 38, void %arrayidx2434.case.38, i7 39, void %arrayidx2434.case.39, i7 40, void %arrayidx2434.case.40, i7 41, void %arrayidx2434.case.41, i7 42, void %arrayidx2434.case.42, i7 43, void %arrayidx2434.case.43, i7 44, void %arrayidx2434.case.44, i7 45, void %arrayidx2434.case.45, i7 46, void %arrayidx2434.case.46, i7 47, void %arrayidx2434.case.47, i7 48, void %arrayidx2434.case.48, i7 49, void %arrayidx2434.case.49, i7 50, void %arrayidx2434.case.50, i7 51, void %arrayidx2434.case.51, i7 52, void %arrayidx2434.case.52, i7 53, void %arrayidx2434.case.53, i7 54, void %arrayidx2434.case.54, i7 55, void %arrayidx2434.case.55, i7 56, void %arrayidx2434.case.56, i7 57, void %arrayidx2434.case.57, i7 58, void %arrayidx2434.case.58, i7 59, void %arrayidx2434.case.59, i7 60, void %arrayidx2434.case.60, i7 61, void %arrayidx2434.case.61, i7 62, void %arrayidx2434.case.62, i7 63, void %arrayidx2434.case.63, i7 64, void %arrayidx2434.case.64, i7 65, void %arrayidx2434.case.65, i7 66, void %arrayidx2434.case.66, i7 67, void %arrayidx2434.case.67, i7 68, void %arrayidx2434.case.68, i7 69, void %arrayidx2434.case.69, i7 70, void %arrayidx2434.case.70, i7 71, void %arrayidx2434.case.71, i7 72, void %arrayidx2434.case.72, i7 73, void %arrayidx2434.case.73, i7 74, void %arrayidx2434.case.74, i7 75, void %arrayidx2434.case.75, i7 76, void %arrayidx2434.case.76, i7 77, void %arrayidx2434.case.77, i7 78, void %arrayidx2434.case.78, i7 79, void %arrayidx2434.case.79, i7 80, void %arrayidx2434.case.80, i7 81, void %arrayidx2434.case.81, i7 82, void %arrayidx2434.case.82, i7 83, void %arrayidx2434.case.83, i7 84, void %arrayidx2434.case.84, i7 85, void %arrayidx2434.case.85, i7 86, void %arrayidx2434.case.86, i7 87, void %arrayidx2434.case.87, i7 88, void %arrayidx2434.case.88, i7 89, void %arrayidx2434.case.89, i7 90, void %arrayidx2434.case.90, i7 91, void %arrayidx2434.case.91, i7 92, void %arrayidx2434.case.92, i7 93, void %arrayidx2434.case.93, i7 94, void %arrayidx2434.case.94, i7 95, void %arrayidx2434.case.95, i7 96, void %arrayidx2434.case.96, i7 97, void %arrayidx2434.case.97, i7 98, void %arrayidx2434.case.98, i7 99, void %arrayidx2434.case.99, i7 100, void %arrayidx2434.case.100, i7 101, void %arrayidx2434.case.101, i7 102, void %arrayidx2434.case.102, i7 103, void %arrayidx2434.case.103, i7 104, void %arrayidx2434.case.104, i7 105, void %arrayidx2434.case.105, i7 106, void %arrayidx2434.case.106, i7 107, void %arrayidx2434.case.107, i7 108, void %arrayidx2434.case.108, i7 109, void %arrayidx2434.case.109, i7 110, void %arrayidx2434.case.110, i7 111, void %arrayidx2434.case.111, i7 112, void %arrayidx2434.case.112, i7 113, void %arrayidx2434.case.113, i7 114, void %arrayidx2434.case.114, i7 115, void %arrayidx2434.case.115, i7 116, void %arrayidx2434.case.116, i7 117, void %arrayidx2434.case.117, i7 118, void %arrayidx2434.case.118, i7 119, void %arrayidx2434.case.119, i7 120, void %arrayidx2434.case.120, i7 121, void %arrayidx2434.case.121, i7 122, void %arrayidx2434.case.122, i7 123, void %arrayidx2434.case.123, i7 124, void %arrayidx2434.case.124, i7 125, void %arrayidx2434.case.125, i7 126, void %arrayidx2434.case.126" [bnn.cpp:63]   --->   Operation 118 'switch' 'switch_ln63' <Predicate = (!icmp_ln36)> <Delay = 1.87>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %add_ln36, i8 %n" [bnn.cpp:36]   --->   Operation 119 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln36 = br void %WORD_LOOP" [bnn.cpp:36]   --->   Operation 120 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 121 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_0_load = load i7 %p_ZL9golden_w1_0_addr" [bnn.cpp:46]   --->   Operation 121 'load' 'p_ZL9golden_w1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_29)   --->   "%xor_ln18 = xor i32 %input_0_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 122 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%xor_ln18_17 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 123 'xor' 'xor_ln18_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46)   --->   "%trunc_ln18_34 = trunc i32 %p_ZL9golden_w1_0_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 124 'trunc' 'trunc_ln18_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_29 = xor i32 %p_ZL9golden_w1_0_load, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 125 'xor' 'xnor_result_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46 = xor i31 %trunc_ln18_34, i31 %xor_ln18_17" [bnn.cpp:46]   --->   Operation 126 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 127 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 128 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 129 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 130 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 131 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 132 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 133 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 134 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 135 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 136 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 137 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 138 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 139 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 140 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 141 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i31 %xor_ln46" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 142 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_192, i1 0, i1 %tmp_193, i1 0, i1 %tmp_194, i1 0, i1 %tmp_195, i1 0, i1 %tmp_196, i1 0, i1 %tmp_197, i1 0, i1 %tmp_198, i1 0, i1 %tmp_199, i1 0, i1 %tmp_200, i1 0, i1 %tmp_201, i1 0, i1 %tmp_202, i1 0, i1 %tmp_203, i1 0, i1 %tmp_204, i1 0, i1 %tmp_205, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 143 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%and_ln7_cast3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_192, i1 0, i1 %tmp_193, i1 0, i1 %tmp_194, i1 0, i1 %tmp_195, i1 0, i1 %tmp_196, i1 0, i1 %tmp_197, i1 0, i1 %tmp_198, i1 0, i1 %tmp_199, i1 0, i1 %tmp_200, i1 0, i1 %tmp_201, i1 0, i1 %tmp_202, i1 0, i1 %tmp_203, i1 0, i1 %tmp_204, i1 0, i1 %tmp_205, i1 0, i1 %trunc_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 144 'bitconcatenate' 'and_ln7_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln7_58 = zext i29 %and_ln7_cast3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 145 'zext' 'zext_ln7_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %and_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 146 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 147 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 148 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 149 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 150 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 151 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 152 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 153 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 154 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 155 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 156 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 157 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 158 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 159 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 160 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 161 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_29, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 162 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%and_ln7_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_206, i1 0, i1 %tmp_207, i1 0, i1 %tmp_208, i1 0, i1 %tmp_209, i1 0, i1 %tmp_210, i1 0, i1 %tmp_211, i1 0, i1 %tmp_212, i1 0, i1 %tmp_213, i1 0, i1 %tmp_214, i1 0, i1 %tmp_215, i1 0, i1 %tmp_216, i1 0, i1 %tmp_217, i1 0, i1 %tmp_218, i1 0, i1 %tmp_219, i1 0, i1 %tmp_220, i1 0, i1 %tmp_221" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 163 'bitconcatenate' 'and_ln7_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%and_ln7_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_207, i1 0, i1 %tmp_208, i1 0, i1 %tmp_209, i1 0, i1 %tmp_210, i1 0, i1 %tmp_211, i1 0, i1 %tmp_212, i1 0, i1 %tmp_213, i1 0, i1 %tmp_214, i1 0, i1 %tmp_215, i1 0, i1 %tmp_216, i1 0, i1 %tmp_217, i1 0, i1 %tmp_218, i1 0, i1 %tmp_219, i1 0, i1 %tmp_220, i1 0, i1 %tmp_221" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 164 'bitconcatenate' 'and_ln7_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln7_59 = zext i29 %and_ln7_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 165 'zext' 'zext_ln7_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln7_11 = zext i31 %and_ln7_s" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 166 'zext' 'zext_ln7_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (2.46ns)   --->   "%add_ln7_17 = add i29 %and_ln7_cast2, i29 %and_ln7_cast3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 167 'add' 'add_ln7_17' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (2.46ns)   --->   "%add_ln7 = add i30 %zext_ln7_59, i30 %zext_ln7_58" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 168 'add' 'add_ln7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln7_11, i32 %zext_ln7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 169 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 170 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 171 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 172 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 173 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 174 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 175 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 176 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i29 %add_ln7_17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 177 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_295 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 178 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 179 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 180 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 181 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 182 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 183 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 184 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_17, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 185 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_1_load = load i7 %p_ZL9golden_w1_1_addr" [bnn.cpp:46]   --->   Operation 186 'load' 'p_ZL9golden_w1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_30)   --->   "%xor_ln18_19 = xor i32 %input_1_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 187 'xor' 'xor_ln18_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_5)   --->   "%xor_ln18_20 = xor i31 %trunc_ln18_11, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 188 'xor' 'xor_ln18_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_5)   --->   "%trunc_ln18_35 = trunc i32 %p_ZL9golden_w1_1_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 189 'trunc' 'trunc_ln18_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_30 = xor i32 %p_ZL9golden_w1_1_load, i32 %xor_ln18_19" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 190 'xor' 'xnor_result_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_5 = xor i31 %trunc_ln18_35, i31 %xor_ln18_20" [bnn.cpp:46]   --->   Operation 191 'xor' 'xor_ln46_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 192 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 193 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 194 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 195 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 196 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 197 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 198 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 199 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 200 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 201 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 202 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 203 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 204 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 205 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_5, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 206 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln7_5 = trunc i31 %xor_ln46_5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 207 'trunc' 'trunc_ln7_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%and_ln7_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_223, i1 0, i1 %tmp_224, i1 0, i1 %tmp_225, i1 0, i1 %tmp_226, i1 0, i1 %tmp_227, i1 0, i1 %tmp_228, i1 0, i1 %tmp_229, i1 0, i1 %tmp_230, i1 0, i1 %tmp_231, i1 0, i1 %tmp_232, i1 0, i1 %tmp_233, i1 0, i1 %tmp_234, i1 0, i1 %tmp_235, i1 0, i1 %tmp_236, i1 0, i1 %tmp_237, i1 0, i1 %trunc_ln7_5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 208 'bitconcatenate' 'and_ln7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%and_ln7_1_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_224, i1 0, i1 %tmp_225, i1 0, i1 %tmp_226, i1 0, i1 %tmp_227, i1 0, i1 %tmp_228, i1 0, i1 %tmp_229, i1 0, i1 %tmp_230, i1 0, i1 %tmp_231, i1 0, i1 %tmp_232, i1 0, i1 %tmp_233, i1 0, i1 %tmp_234, i1 0, i1 %tmp_235, i1 0, i1 %tmp_236, i1 0, i1 %tmp_237, i1 0, i1 %trunc_ln7_5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 209 'bitconcatenate' 'and_ln7_1_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln7_60 = zext i29 %and_ln7_1_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 210 'zext' 'zext_ln7_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln7_12 = zext i31 %and_ln7_1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 211 'zext' 'zext_ln7_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 212 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 213 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 214 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 215 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 216 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 217 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 218 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 219 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 220 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 221 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 222 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 223 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 224 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 225 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 226 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_30, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 227 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%and_ln7_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_238, i1 0, i1 %tmp_239, i1 0, i1 %tmp_240, i1 0, i1 %tmp_241, i1 0, i1 %tmp_242, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0, i1 %tmp_245, i1 0, i1 %tmp_246, i1 0, i1 %tmp_247, i1 0, i1 %tmp_248, i1 0, i1 %tmp_249, i1 0, i1 %tmp_250, i1 0, i1 %tmp_251, i1 0, i1 %tmp_252, i1 0, i1 %tmp_253" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 228 'bitconcatenate' 'and_ln7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%and_ln7_2_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_239, i1 0, i1 %tmp_240, i1 0, i1 %tmp_241, i1 0, i1 %tmp_242, i1 0, i1 %tmp_243, i1 0, i1 %tmp_244, i1 0, i1 %tmp_245, i1 0, i1 %tmp_246, i1 0, i1 %tmp_247, i1 0, i1 %tmp_248, i1 0, i1 %tmp_249, i1 0, i1 %tmp_250, i1 0, i1 %tmp_251, i1 0, i1 %tmp_252, i1 0, i1 %tmp_253" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 229 'bitconcatenate' 'and_ln7_2_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln7_61 = zext i29 %and_ln7_2_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 230 'zext' 'zext_ln7_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln7_13 = zext i31 %and_ln7_2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 231 'zext' 'zext_ln7_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (2.46ns)   --->   "%add_ln7_19 = add i29 %and_ln7_2_cast2, i29 %and_ln7_1_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 232 'add' 'add_ln7_19' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (2.46ns)   --->   "%add_ln7_20 = add i30 %zext_ln7_61, i30 %zext_ln7_60" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 233 'add' 'add_ln7_20' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (2.52ns)   --->   "%s0_5 = add i32 %zext_ln7_13, i32 %zext_ln7_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 234 'add' 's0_5' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_20, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 235 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 236 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 237 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 238 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 239 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 240 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 241 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln8_5 = trunc i29 %add_ln7_19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 242 'trunc' 'trunc_ln8_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_5, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 243 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 244 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 245 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 246 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 247 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 248 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 249 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_19, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 250 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_2_load = load i7 %p_ZL9golden_w1_2_addr" [bnn.cpp:46]   --->   Operation 251 'load' 'p_ZL9golden_w1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_31)   --->   "%xor_ln18_22 = xor i32 %input_2_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 252 'xor' 'xor_ln18_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_6)   --->   "%xor_ln18_23 = xor i31 %trunc_ln18_12, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 253 'xor' 'xor_ln18_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_6)   --->   "%trunc_ln18_36 = trunc i32 %p_ZL9golden_w1_2_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 254 'trunc' 'trunc_ln18_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_31 = xor i32 %p_ZL9golden_w1_2_load, i32 %xor_ln18_22" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 255 'xor' 'xnor_result_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_6 = xor i31 %trunc_ln18_36, i31 %xor_ln18_23" [bnn.cpp:46]   --->   Operation 256 'xor' 'xor_ln46_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 257 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 258 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 259 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 260 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 261 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 262 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 263 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 264 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 265 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 266 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 267 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 268 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 269 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 270 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_6, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 271 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln7_6 = trunc i31 %xor_ln46_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 272 'trunc' 'trunc_ln7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%and_ln7_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_255, i1 0, i1 %tmp_256, i1 0, i1 %tmp_257, i1 0, i1 %tmp_258, i1 0, i1 %tmp_259, i1 0, i1 %tmp_260, i1 0, i1 %tmp_261, i1 0, i1 %tmp_262, i1 0, i1 %tmp_263, i1 0, i1 %tmp_264, i1 0, i1 %tmp_265, i1 0, i1 %tmp_266, i1 0, i1 %tmp_267, i1 0, i1 %tmp_268, i1 0, i1 %tmp_269, i1 0, i1 %trunc_ln7_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 273 'bitconcatenate' 'and_ln7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%and_ln7_3_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_256, i1 0, i1 %tmp_257, i1 0, i1 %tmp_258, i1 0, i1 %tmp_259, i1 0, i1 %tmp_260, i1 0, i1 %tmp_261, i1 0, i1 %tmp_262, i1 0, i1 %tmp_263, i1 0, i1 %tmp_264, i1 0, i1 %tmp_265, i1 0, i1 %tmp_266, i1 0, i1 %tmp_267, i1 0, i1 %tmp_268, i1 0, i1 %tmp_269, i1 0, i1 %trunc_ln7_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 274 'bitconcatenate' 'and_ln7_3_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln7_62 = zext i29 %and_ln7_3_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 275 'zext' 'zext_ln7_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln7_14 = zext i31 %and_ln7_3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 276 'zext' 'zext_ln7_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 277 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 278 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 279 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 280 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 281 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 282 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 283 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 284 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 285 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 286 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 287 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 288 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 289 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 290 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 291 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_31, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 292 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%and_ln7_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_270, i1 0, i1 %tmp_271, i1 0, i1 %tmp_272, i1 0, i1 %tmp_273, i1 0, i1 %tmp_274, i1 0, i1 %tmp_275, i1 0, i1 %tmp_276, i1 0, i1 %tmp_277, i1 0, i1 %tmp_278, i1 0, i1 %tmp_279, i1 0, i1 %tmp_280, i1 0, i1 %tmp_281, i1 0, i1 %tmp_282, i1 0, i1 %tmp_283, i1 0, i1 %tmp_284, i1 0, i1 %tmp_285" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 293 'bitconcatenate' 'and_ln7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%and_ln7_4_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_271, i1 0, i1 %tmp_272, i1 0, i1 %tmp_273, i1 0, i1 %tmp_274, i1 0, i1 %tmp_275, i1 0, i1 %tmp_276, i1 0, i1 %tmp_277, i1 0, i1 %tmp_278, i1 0, i1 %tmp_279, i1 0, i1 %tmp_280, i1 0, i1 %tmp_281, i1 0, i1 %tmp_282, i1 0, i1 %tmp_283, i1 0, i1 %tmp_284, i1 0, i1 %tmp_285" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 294 'bitconcatenate' 'and_ln7_4_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln7_63 = zext i29 %and_ln7_4_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 295 'zext' 'zext_ln7_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln7_15 = zext i31 %and_ln7_4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 296 'zext' 'zext_ln7_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (2.46ns)   --->   "%add_ln7_22 = add i29 %and_ln7_4_cast2, i29 %and_ln7_3_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 297 'add' 'add_ln7_22' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (2.46ns)   --->   "%add_ln7_23 = add i30 %zext_ln7_63, i30 %zext_ln7_62" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 298 'add' 'add_ln7_23' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (2.52ns)   --->   "%s0_6 = add i32 %zext_ln7_15, i32 %zext_ln7_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 299 'add' 's0_6' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_23, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 300 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 301 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 302 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 303 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 304 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 305 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 306 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln8_6 = trunc i29 %add_ln7_22" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 307 'trunc' 'trunc_ln8_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_6, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 308 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 309 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 310 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 311 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 312 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 313 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 314 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_22, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 315 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_3_load = load i7 %p_ZL9golden_w1_3_addr" [bnn.cpp:46]   --->   Operation 316 'load' 'p_ZL9golden_w1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_32)   --->   "%xor_ln18_25 = xor i32 %input_3_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 317 'xor' 'xor_ln18_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_7)   --->   "%xor_ln18_26 = xor i31 %trunc_ln18_13, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 318 'xor' 'xor_ln18_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_7)   --->   "%trunc_ln18_37 = trunc i32 %p_ZL9golden_w1_3_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 319 'trunc' 'trunc_ln18_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_32 = xor i32 %p_ZL9golden_w1_3_load, i32 %xor_ln18_25" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 320 'xor' 'xnor_result_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_7 = xor i31 %trunc_ln18_37, i31 %xor_ln18_26" [bnn.cpp:46]   --->   Operation 321 'xor' 'xor_ln46_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 322 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 323 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 324 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 325 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 326 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 327 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 328 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_350 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 329 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 330 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 331 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 332 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 333 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 334 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 335 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_357 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_7, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 336 'bitselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln7_7 = trunc i31 %xor_ln46_7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 337 'trunc' 'trunc_ln7_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%and_ln7_5 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_287, i1 0, i1 %tmp_288, i1 0, i1 %tmp_345, i1 0, i1 %tmp_346, i1 0, i1 %tmp_347, i1 0, i1 %tmp_348, i1 0, i1 %tmp_349, i1 0, i1 %tmp_350, i1 0, i1 %tmp_351, i1 0, i1 %tmp_352, i1 0, i1 %tmp_353, i1 0, i1 %tmp_354, i1 0, i1 %tmp_355, i1 0, i1 %tmp_356, i1 0, i1 %tmp_357, i1 0, i1 %trunc_ln7_7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 338 'bitconcatenate' 'and_ln7_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%and_ln7_5_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_288, i1 0, i1 %tmp_345, i1 0, i1 %tmp_346, i1 0, i1 %tmp_347, i1 0, i1 %tmp_348, i1 0, i1 %tmp_349, i1 0, i1 %tmp_350, i1 0, i1 %tmp_351, i1 0, i1 %tmp_352, i1 0, i1 %tmp_353, i1 0, i1 %tmp_354, i1 0, i1 %tmp_355, i1 0, i1 %tmp_356, i1 0, i1 %tmp_357, i1 0, i1 %trunc_ln7_7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 339 'bitconcatenate' 'and_ln7_5_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln7_64 = zext i29 %and_ln7_5_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 340 'zext' 'zext_ln7_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln7_16 = zext i31 %and_ln7_5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 341 'zext' 'zext_ln7_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 342 'bitselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 343 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 344 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 345 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 346 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 347 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 348 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 349 'bitselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 350 'bitselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 351 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 352 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 353 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 354 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 355 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 356 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_32, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 357 'bitselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%and_ln7_6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_358, i1 0, i1 %tmp_359, i1 0, i1 %tmp_360, i1 0, i1 %tmp_361, i1 0, i1 %tmp_362, i1 0, i1 %tmp_363, i1 0, i1 %tmp_364, i1 0, i1 %tmp_365, i1 0, i1 %tmp_366, i1 0, i1 %tmp_367, i1 0, i1 %tmp_368, i1 0, i1 %tmp_369, i1 0, i1 %tmp_370, i1 0, i1 %tmp_371, i1 0, i1 %tmp_372, i1 0, i1 %tmp_373" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 358 'bitconcatenate' 'and_ln7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%and_ln7_6_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_359, i1 0, i1 %tmp_360, i1 0, i1 %tmp_361, i1 0, i1 %tmp_362, i1 0, i1 %tmp_363, i1 0, i1 %tmp_364, i1 0, i1 %tmp_365, i1 0, i1 %tmp_366, i1 0, i1 %tmp_367, i1 0, i1 %tmp_368, i1 0, i1 %tmp_369, i1 0, i1 %tmp_370, i1 0, i1 %tmp_371, i1 0, i1 %tmp_372, i1 0, i1 %tmp_373" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 359 'bitconcatenate' 'and_ln7_6_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln7_65 = zext i29 %and_ln7_6_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 360 'zext' 'zext_ln7_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln7_17 = zext i31 %and_ln7_6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 361 'zext' 'zext_ln7_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (2.46ns)   --->   "%add_ln7_25 = add i29 %and_ln7_6_cast2, i29 %and_ln7_5_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 362 'add' 'add_ln7_25' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (2.46ns)   --->   "%add_ln7_26 = add i30 %zext_ln7_65, i30 %zext_ln7_64" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 363 'add' 'add_ln7_26' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (2.52ns)   --->   "%s0_7 = add i32 %zext_ln7_17, i32 %zext_ln7_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 364 'add' 's0_7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_26, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 365 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 366 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 367 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 368 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 369 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 370 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 371 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln8_7 = trunc i29 %add_ln7_25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 372 'trunc' 'trunc_ln8_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_7, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 373 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 374 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 375 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 376 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 377 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 378 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 379 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_25, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 380 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_4_load = load i7 %p_ZL9golden_w1_4_addr" [bnn.cpp:46]   --->   Operation 381 'load' 'p_ZL9golden_w1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_33)   --->   "%xor_ln18_28 = xor i32 %input_4_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 382 'xor' 'xor_ln18_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_8)   --->   "%xor_ln18_29 = xor i31 %trunc_ln18_14, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 383 'xor' 'xor_ln18_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_8)   --->   "%trunc_ln18_38 = trunc i32 %p_ZL9golden_w1_4_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 384 'trunc' 'trunc_ln18_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_33 = xor i32 %p_ZL9golden_w1_4_load, i32 %xor_ln18_28" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 385 'xor' 'xnor_result_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_8 = xor i31 %trunc_ln18_38, i31 %xor_ln18_29" [bnn.cpp:46]   --->   Operation 386 'xor' 'xor_ln46_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 387 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 388 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 389 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 390 'bitselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 391 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 392 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 393 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 394 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 395 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 396 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 397 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 398 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 399 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 400 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_8, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 401 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln7_8 = trunc i31 %xor_ln46_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 402 'trunc' 'trunc_ln7_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%and_ln7_7 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_394, i1 0, i1 %tmp_395, i1 0, i1 %tmp_396, i1 0, i1 %tmp_397, i1 0, i1 %tmp_398, i1 0, i1 %tmp_399, i1 0, i1 %tmp_400, i1 0, i1 %tmp_401, i1 0, i1 %tmp_402, i1 0, i1 %tmp_403, i1 0, i1 %tmp_404, i1 0, i1 %tmp_405, i1 0, i1 %tmp_406, i1 0, i1 %tmp_407, i1 0, i1 %tmp_408, i1 0, i1 %trunc_ln7_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 403 'bitconcatenate' 'and_ln7_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%and_ln7_7_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_395, i1 0, i1 %tmp_396, i1 0, i1 %tmp_397, i1 0, i1 %tmp_398, i1 0, i1 %tmp_399, i1 0, i1 %tmp_400, i1 0, i1 %tmp_401, i1 0, i1 %tmp_402, i1 0, i1 %tmp_403, i1 0, i1 %tmp_404, i1 0, i1 %tmp_405, i1 0, i1 %tmp_406, i1 0, i1 %tmp_407, i1 0, i1 %tmp_408, i1 0, i1 %trunc_ln7_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 404 'bitconcatenate' 'and_ln7_7_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln7_66 = zext i29 %and_ln7_7_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 405 'zext' 'zext_ln7_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln7_18 = zext i31 %and_ln7_7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 406 'zext' 'zext_ln7_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 407 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 408 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 409 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 410 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 411 'bitselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 412 'bitselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 413 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 414 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 415 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 416 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 417 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 418 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 419 'bitselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 420 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 421 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_33, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 422 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%and_ln7_8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_409, i1 0, i1 %tmp_410, i1 0, i1 %tmp_411, i1 0, i1 %tmp_412, i1 0, i1 %tmp_413, i1 0, i1 %tmp_414, i1 0, i1 %tmp_415, i1 0, i1 %tmp_416, i1 0, i1 %tmp_417, i1 0, i1 %tmp_418, i1 0, i1 %tmp_419, i1 0, i1 %tmp_420, i1 0, i1 %tmp_421, i1 0, i1 %tmp_422, i1 0, i1 %tmp_423, i1 0, i1 %tmp_424" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 423 'bitconcatenate' 'and_ln7_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%and_ln7_8_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_410, i1 0, i1 %tmp_411, i1 0, i1 %tmp_412, i1 0, i1 %tmp_413, i1 0, i1 %tmp_414, i1 0, i1 %tmp_415, i1 0, i1 %tmp_416, i1 0, i1 %tmp_417, i1 0, i1 %tmp_418, i1 0, i1 %tmp_419, i1 0, i1 %tmp_420, i1 0, i1 %tmp_421, i1 0, i1 %tmp_422, i1 0, i1 %tmp_423, i1 0, i1 %tmp_424" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 424 'bitconcatenate' 'and_ln7_8_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln7_67 = zext i29 %and_ln7_8_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 425 'zext' 'zext_ln7_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln7_19 = zext i31 %and_ln7_8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 426 'zext' 'zext_ln7_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (2.46ns)   --->   "%add_ln7_28 = add i29 %and_ln7_8_cast2, i29 %and_ln7_7_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 427 'add' 'add_ln7_28' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (2.46ns)   --->   "%add_ln7_29 = add i30 %zext_ln7_67, i30 %zext_ln7_66" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 428 'add' 'add_ln7_29' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (2.52ns)   --->   "%s0_8 = add i32 %zext_ln7_19, i32 %zext_ln7_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 429 'add' 's0_8' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_29, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 430 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 431 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 432 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 433 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 434 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 435 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 436 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln8_8 = trunc i29 %add_ln7_28" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 437 'trunc' 'trunc_ln8_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_8, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 438 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 439 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 440 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 441 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 442 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 443 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 444 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_28, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 445 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_5_load = load i7 %p_ZL9golden_w1_5_addr" [bnn.cpp:46]   --->   Operation 446 'load' 'p_ZL9golden_w1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_34)   --->   "%xor_ln18_31 = xor i32 %input_5_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 447 'xor' 'xor_ln18_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_9)   --->   "%xor_ln18_32 = xor i31 %trunc_ln18_15, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 448 'xor' 'xor_ln18_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_9)   --->   "%trunc_ln18_39 = trunc i32 %p_ZL9golden_w1_5_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 449 'trunc' 'trunc_ln18_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_34 = xor i32 %p_ZL9golden_w1_5_load, i32 %xor_ln18_31" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 450 'xor' 'xnor_result_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_9 = xor i31 %trunc_ln18_39, i31 %xor_ln18_32" [bnn.cpp:46]   --->   Operation 451 'xor' 'xor_ln46_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 452 'bitselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 453 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 454 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 455 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 456 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 457 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 458 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 459 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 460 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 461 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 462 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 463 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 464 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 465 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 466 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln7_9 = trunc i31 %xor_ln46_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 467 'trunc' 'trunc_ln7_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%and_ln7_9 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_445, i1 0, i1 %tmp_446, i1 0, i1 %tmp_447, i1 0, i1 %tmp_448, i1 0, i1 %tmp_449, i1 0, i1 %tmp_450, i1 0, i1 %tmp_451, i1 0, i1 %tmp_452, i1 0, i1 %tmp_453, i1 0, i1 %tmp_454, i1 0, i1 %tmp_455, i1 0, i1 %tmp_456, i1 0, i1 %tmp_457, i1 0, i1 %tmp_458, i1 0, i1 %tmp_459, i1 0, i1 %trunc_ln7_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 468 'bitconcatenate' 'and_ln7_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%and_ln7_9_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_446, i1 0, i1 %tmp_447, i1 0, i1 %tmp_448, i1 0, i1 %tmp_449, i1 0, i1 %tmp_450, i1 0, i1 %tmp_451, i1 0, i1 %tmp_452, i1 0, i1 %tmp_453, i1 0, i1 %tmp_454, i1 0, i1 %tmp_455, i1 0, i1 %tmp_456, i1 0, i1 %tmp_457, i1 0, i1 %tmp_458, i1 0, i1 %tmp_459, i1 0, i1 %trunc_ln7_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 469 'bitconcatenate' 'and_ln7_9_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln7_68 = zext i29 %and_ln7_9_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 470 'zext' 'zext_ln7_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln7_20 = zext i31 %and_ln7_9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 471 'zext' 'zext_ln7_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 472 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 473 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 474 'bitselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 475 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 476 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 477 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 478 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 479 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 480 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 481 'bitselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 482 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 483 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 484 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 485 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 486 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_34, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 487 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%and_ln7_10 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_460, i1 0, i1 %tmp_461, i1 0, i1 %tmp_462, i1 0, i1 %tmp_463, i1 0, i1 %tmp_464, i1 0, i1 %tmp_465, i1 0, i1 %tmp_466, i1 0, i1 %tmp_467, i1 0, i1 %tmp_468, i1 0, i1 %tmp_469, i1 0, i1 %tmp_470, i1 0, i1 %tmp_471, i1 0, i1 %tmp_472, i1 0, i1 %tmp_473, i1 0, i1 %tmp_474, i1 0, i1 %tmp_475" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 488 'bitconcatenate' 'and_ln7_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%and_ln7_10_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_461, i1 0, i1 %tmp_462, i1 0, i1 %tmp_463, i1 0, i1 %tmp_464, i1 0, i1 %tmp_465, i1 0, i1 %tmp_466, i1 0, i1 %tmp_467, i1 0, i1 %tmp_468, i1 0, i1 %tmp_469, i1 0, i1 %tmp_470, i1 0, i1 %tmp_471, i1 0, i1 %tmp_472, i1 0, i1 %tmp_473, i1 0, i1 %tmp_474, i1 0, i1 %tmp_475" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 489 'bitconcatenate' 'and_ln7_10_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln7_69 = zext i29 %and_ln7_10_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 490 'zext' 'zext_ln7_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln7_21 = zext i31 %and_ln7_10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 491 'zext' 'zext_ln7_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (2.46ns)   --->   "%add_ln7_31 = add i29 %and_ln7_10_cast1, i29 %and_ln7_9_cast2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 492 'add' 'add_ln7_31' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (2.46ns)   --->   "%add_ln7_32 = add i30 %zext_ln7_69, i30 %zext_ln7_68" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 493 'add' 'add_ln7_32' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (2.52ns)   --->   "%s0_9 = add i32 %zext_ln7_21, i32 %zext_ln7_20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 494 'add' 's0_9' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_32, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 495 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 496 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 497 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 498 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 499 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 500 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 501 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln8_9 = trunc i29 %add_ln7_31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 502 'trunc' 'trunc_ln8_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_9, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 503 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 504 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 505 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 506 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_487 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 507 'partselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 508 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_489 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 509 'partselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_31, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 510 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_6_load = load i7 %p_ZL9golden_w1_6_addr" [bnn.cpp:46]   --->   Operation 511 'load' 'p_ZL9golden_w1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_35)   --->   "%xor_ln18_34 = xor i32 %input_6_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 512 'xor' 'xor_ln18_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_10)   --->   "%xor_ln18_35 = xor i31 %trunc_ln18_16, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 513 'xor' 'xor_ln18_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_10)   --->   "%trunc_ln18_40 = trunc i32 %p_ZL9golden_w1_6_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 514 'trunc' 'trunc_ln18_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_35 = xor i32 %p_ZL9golden_w1_6_load, i32 %xor_ln18_34" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 515 'xor' 'xnor_result_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_10 = xor i31 %trunc_ln18_40, i31 %xor_ln18_35" [bnn.cpp:46]   --->   Operation 516 'xor' 'xor_ln46_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 517 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 518 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 519 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 520 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 521 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 522 'bitselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 523 'bitselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 524 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 525 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 526 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 527 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 528 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 529 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 530 'bitselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 531 'bitselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln7_10 = trunc i31 %xor_ln46_10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 532 'trunc' 'trunc_ln7_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%and_ln7_11 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_496, i1 0, i1 %tmp_497, i1 0, i1 %tmp_498, i1 0, i1 %tmp_499, i1 0, i1 %tmp_500, i1 0, i1 %tmp_501, i1 0, i1 %tmp_502, i1 0, i1 %tmp_503, i1 0, i1 %tmp_504, i1 0, i1 %tmp_505, i1 0, i1 %tmp_506, i1 0, i1 %tmp_507, i1 0, i1 %tmp_508, i1 0, i1 %tmp_509, i1 0, i1 %tmp_510, i1 0, i1 %trunc_ln7_10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 533 'bitconcatenate' 'and_ln7_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%and_ln7_11_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_497, i1 0, i1 %tmp_498, i1 0, i1 %tmp_499, i1 0, i1 %tmp_500, i1 0, i1 %tmp_501, i1 0, i1 %tmp_502, i1 0, i1 %tmp_503, i1 0, i1 %tmp_504, i1 0, i1 %tmp_505, i1 0, i1 %tmp_506, i1 0, i1 %tmp_507, i1 0, i1 %tmp_508, i1 0, i1 %tmp_509, i1 0, i1 %tmp_510, i1 0, i1 %trunc_ln7_10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 534 'bitconcatenate' 'and_ln7_11_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln7_70 = zext i29 %and_ln7_11_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 535 'zext' 'zext_ln7_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln7_22 = zext i31 %and_ln7_11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 536 'zext' 'zext_ln7_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 537 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 538 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 539 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 540 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 541 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 542 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 543 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 544 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 545 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 546 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 547 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 548 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 549 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 550 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 551 'bitselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_35, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 552 'bitselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%and_ln7_12 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_511, i1 0, i1 %tmp_512, i1 0, i1 %tmp_513, i1 0, i1 %tmp_514, i1 0, i1 %tmp_515, i1 0, i1 %tmp_516, i1 0, i1 %tmp_517, i1 0, i1 %tmp_518, i1 0, i1 %tmp_519, i1 0, i1 %tmp_520, i1 0, i1 %tmp_521, i1 0, i1 %tmp_522, i1 0, i1 %tmp_523, i1 0, i1 %tmp_524, i1 0, i1 %tmp_525, i1 0, i1 %tmp_526" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 553 'bitconcatenate' 'and_ln7_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%and_ln7_12_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_512, i1 0, i1 %tmp_513, i1 0, i1 %tmp_514, i1 0, i1 %tmp_515, i1 0, i1 %tmp_516, i1 0, i1 %tmp_517, i1 0, i1 %tmp_518, i1 0, i1 %tmp_519, i1 0, i1 %tmp_520, i1 0, i1 %tmp_521, i1 0, i1 %tmp_522, i1 0, i1 %tmp_523, i1 0, i1 %tmp_524, i1 0, i1 %tmp_525, i1 0, i1 %tmp_526" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 554 'bitconcatenate' 'and_ln7_12_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln7_71 = zext i29 %and_ln7_12_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 555 'zext' 'zext_ln7_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln7_23 = zext i31 %and_ln7_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 556 'zext' 'zext_ln7_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (2.46ns)   --->   "%add_ln7_34 = add i29 %and_ln7_12_cast1, i29 %and_ln7_11_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 557 'add' 'add_ln7_34' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (2.46ns)   --->   "%add_ln7_35 = add i30 %zext_ln7_71, i30 %zext_ln7_70" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 558 'add' 'add_ln7_35' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (2.52ns)   --->   "%s0_10 = add i32 %zext_ln7_23, i32 %zext_ln7_22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 559 'add' 's0_10' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_35, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 560 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_528 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 561 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 562 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_530 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 563 'partselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 564 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_532 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 565 'partselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 566 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln8_10 = trunc i29 %add_ln7_34" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 567 'trunc' 'trunc_ln8_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_10, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 568 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 569 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_536 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 570 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 571 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 572 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_539 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 573 'partselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 574 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_34, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 575 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_7_load = load i7 %p_ZL9golden_w1_7_addr" [bnn.cpp:46]   --->   Operation 576 'load' 'p_ZL9golden_w1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_36)   --->   "%xor_ln18_37 = xor i32 %input_7_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 577 'xor' 'xor_ln18_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_11)   --->   "%xor_ln18_38 = xor i31 %trunc_ln18_17, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 578 'xor' 'xor_ln18_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_11)   --->   "%trunc_ln18_41 = trunc i32 %p_ZL9golden_w1_7_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 579 'trunc' 'trunc_ln18_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_36 = xor i32 %p_ZL9golden_w1_7_load, i32 %xor_ln18_37" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 580 'xor' 'xnor_result_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_11 = xor i31 %trunc_ln18_41, i31 %xor_ln18_38" [bnn.cpp:46]   --->   Operation 581 'xor' 'xor_ln46_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 582 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 583 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_549 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 584 'bitselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_550 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 585 'bitselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 586 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 587 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 588 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 589 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 590 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 591 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_557 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 592 'bitselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_558 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 593 'bitselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 594 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 595 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 596 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln7_11 = trunc i31 %xor_ln46_11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 597 'trunc' 'trunc_ln7_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%and_ln7_13 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_547, i1 0, i1 %tmp_548, i1 0, i1 %tmp_549, i1 0, i1 %tmp_550, i1 0, i1 %tmp_551, i1 0, i1 %tmp_552, i1 0, i1 %tmp_553, i1 0, i1 %tmp_554, i1 0, i1 %tmp_555, i1 0, i1 %tmp_556, i1 0, i1 %tmp_557, i1 0, i1 %tmp_558, i1 0, i1 %tmp_559, i1 0, i1 %tmp_560, i1 0, i1 %tmp_561, i1 0, i1 %trunc_ln7_11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 598 'bitconcatenate' 'and_ln7_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%and_ln7_13_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_548, i1 0, i1 %tmp_549, i1 0, i1 %tmp_550, i1 0, i1 %tmp_551, i1 0, i1 %tmp_552, i1 0, i1 %tmp_553, i1 0, i1 %tmp_554, i1 0, i1 %tmp_555, i1 0, i1 %tmp_556, i1 0, i1 %tmp_557, i1 0, i1 %tmp_558, i1 0, i1 %tmp_559, i1 0, i1 %tmp_560, i1 0, i1 %tmp_561, i1 0, i1 %trunc_ln7_11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 599 'bitconcatenate' 'and_ln7_13_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln7_72 = zext i29 %and_ln7_13_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 600 'zext' 'zext_ln7_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln7_24 = zext i31 %and_ln7_13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 601 'zext' 'zext_ln7_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 602 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 603 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 604 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_565 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 605 'bitselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 606 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 607 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 608 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 609 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 610 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 611 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 612 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 613 'bitselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 614 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 615 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 616 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_36, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 617 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%and_ln7_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_562, i1 0, i1 %tmp_563, i1 0, i1 %tmp_564, i1 0, i1 %tmp_565, i1 0, i1 %tmp_566, i1 0, i1 %tmp_567, i1 0, i1 %tmp_568, i1 0, i1 %tmp_569, i1 0, i1 %tmp_570, i1 0, i1 %tmp_571, i1 0, i1 %tmp_572, i1 0, i1 %tmp_573, i1 0, i1 %tmp_574, i1 0, i1 %tmp_575, i1 0, i1 %tmp_576, i1 0, i1 %tmp_577" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 618 'bitconcatenate' 'and_ln7_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%and_ln7_14_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_563, i1 0, i1 %tmp_564, i1 0, i1 %tmp_565, i1 0, i1 %tmp_566, i1 0, i1 %tmp_567, i1 0, i1 %tmp_568, i1 0, i1 %tmp_569, i1 0, i1 %tmp_570, i1 0, i1 %tmp_571, i1 0, i1 %tmp_572, i1 0, i1 %tmp_573, i1 0, i1 %tmp_574, i1 0, i1 %tmp_575, i1 0, i1 %tmp_576, i1 0, i1 %tmp_577" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 619 'bitconcatenate' 'and_ln7_14_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln7_73 = zext i29 %and_ln7_14_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 620 'zext' 'zext_ln7_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln7_25 = zext i31 %and_ln7_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 621 'zext' 'zext_ln7_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (2.46ns)   --->   "%add_ln7_37 = add i29 %and_ln7_14_cast1, i29 %and_ln7_13_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 622 'add' 'add_ln7_37' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (2.46ns)   --->   "%add_ln7_38 = add i30 %zext_ln7_73, i30 %zext_ln7_72" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 623 'add' 'add_ln7_38' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (2.52ns)   --->   "%s0_11 = add i32 %zext_ln7_25, i32 %zext_ln7_24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 624 'add' 's0_11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_38, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 625 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 626 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_580 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 627 'partselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 628 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 629 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 630 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_584 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 631 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln8_11 = trunc i29 %add_ln7_37" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 632 'trunc' 'trunc_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_11, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 633 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_586 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 634 'partselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 635 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_588 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 636 'partselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 637 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 638 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_591 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 639 'partselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_592 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_37, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 640 'partselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_8_load = load i7 %p_ZL9golden_w1_8_addr" [bnn.cpp:46]   --->   Operation 641 'load' 'p_ZL9golden_w1_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_37)   --->   "%xor_ln18_40 = xor i32 %input_8_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 642 'xor' 'xor_ln18_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_12)   --->   "%xor_ln18_41 = xor i31 %trunc_ln18_18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 643 'xor' 'xor_ln18_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_12)   --->   "%trunc_ln18_42 = trunc i32 %p_ZL9golden_w1_8_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 644 'trunc' 'trunc_ln18_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_37 = xor i32 %p_ZL9golden_w1_8_load, i32 %xor_ln18_40" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 645 'xor' 'xnor_result_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_12 = xor i31 %trunc_ln18_42, i31 %xor_ln18_41" [bnn.cpp:46]   --->   Operation 646 'xor' 'xor_ln46_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 647 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 648 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 649 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 650 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 651 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 652 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 653 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 654 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 655 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 656 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 657 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 658 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 659 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 660 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 661 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln7_12 = trunc i31 %xor_ln46_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 662 'trunc' 'trunc_ln7_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%and_ln7_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_598, i1 0, i1 %tmp_599, i1 0, i1 %tmp_600, i1 0, i1 %tmp_601, i1 0, i1 %tmp_602, i1 0, i1 %tmp_603, i1 0, i1 %tmp_604, i1 0, i1 %tmp_605, i1 0, i1 %tmp_606, i1 0, i1 %tmp_607, i1 0, i1 %tmp_608, i1 0, i1 %tmp_609, i1 0, i1 %tmp_610, i1 0, i1 %tmp_611, i1 0, i1 %tmp_612, i1 0, i1 %trunc_ln7_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 663 'bitconcatenate' 'and_ln7_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%and_ln7_15_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_599, i1 0, i1 %tmp_600, i1 0, i1 %tmp_601, i1 0, i1 %tmp_602, i1 0, i1 %tmp_603, i1 0, i1 %tmp_604, i1 0, i1 %tmp_605, i1 0, i1 %tmp_606, i1 0, i1 %tmp_607, i1 0, i1 %tmp_608, i1 0, i1 %tmp_609, i1 0, i1 %tmp_610, i1 0, i1 %tmp_611, i1 0, i1 %tmp_612, i1 0, i1 %trunc_ln7_12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 664 'bitconcatenate' 'and_ln7_15_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln7_74 = zext i29 %and_ln7_15_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 665 'zext' 'zext_ln7_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln7_26 = zext i31 %and_ln7_15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 666 'zext' 'zext_ln7_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 667 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 668 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 669 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 670 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 671 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 672 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 673 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 674 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 675 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 676 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 677 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 678 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 679 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 680 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 681 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_37, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 682 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%and_ln7_16 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_613, i1 0, i1 %tmp_614, i1 0, i1 %tmp_615, i1 0, i1 %tmp_616, i1 0, i1 %tmp_617, i1 0, i1 %tmp_618, i1 0, i1 %tmp_619, i1 0, i1 %tmp_620, i1 0, i1 %tmp_621, i1 0, i1 %tmp_622, i1 0, i1 %tmp_623, i1 0, i1 %tmp_624, i1 0, i1 %tmp_625, i1 0, i1 %tmp_626, i1 0, i1 %tmp_627, i1 0, i1 %tmp_628" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 683 'bitconcatenate' 'and_ln7_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%and_ln7_16_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_614, i1 0, i1 %tmp_615, i1 0, i1 %tmp_616, i1 0, i1 %tmp_617, i1 0, i1 %tmp_618, i1 0, i1 %tmp_619, i1 0, i1 %tmp_620, i1 0, i1 %tmp_621, i1 0, i1 %tmp_622, i1 0, i1 %tmp_623, i1 0, i1 %tmp_624, i1 0, i1 %tmp_625, i1 0, i1 %tmp_626, i1 0, i1 %tmp_627, i1 0, i1 %tmp_628" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 684 'bitconcatenate' 'and_ln7_16_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln7_75 = zext i29 %and_ln7_16_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 685 'zext' 'zext_ln7_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln7_27 = zext i31 %and_ln7_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 686 'zext' 'zext_ln7_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (2.46ns)   --->   "%add_ln7_40 = add i29 %and_ln7_16_cast1, i29 %and_ln7_15_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 687 'add' 'add_ln7_40' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (2.46ns)   --->   "%add_ln7_41 = add i30 %zext_ln7_75, i30 %zext_ln7_74" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 688 'add' 'add_ln7_41' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (2.52ns)   --->   "%s0_12 = add i32 %zext_ln7_27, i32 %zext_ln7_26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 689 'add' 's0_12' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_41, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 690 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 691 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 692 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 693 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 694 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 695 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 696 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln8_12 = trunc i29 %add_ln7_40" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 697 'trunc' 'trunc_ln8_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_12, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 698 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 699 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 700 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 701 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_640 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 702 'partselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 703 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_642 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 704 'partselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_40, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 705 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_9_load = load i7 %p_ZL9golden_w1_9_addr" [bnn.cpp:46]   --->   Operation 706 'load' 'p_ZL9golden_w1_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_38)   --->   "%xor_ln18_43 = xor i32 %input_9_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 707 'xor' 'xor_ln18_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_13)   --->   "%xor_ln18_44 = xor i31 %trunc_ln18_19, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 708 'xor' 'xor_ln18_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_13)   --->   "%trunc_ln18_43 = trunc i32 %p_ZL9golden_w1_9_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 709 'trunc' 'trunc_ln18_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_38 = xor i32 %p_ZL9golden_w1_9_load, i32 %xor_ln18_43" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 710 'xor' 'xnor_result_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_13 = xor i31 %trunc_ln18_43, i31 %xor_ln18_44" [bnn.cpp:46]   --->   Operation 711 'xor' 'xor_ln46_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 712 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 713 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 714 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 715 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 716 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 717 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 718 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 719 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 720 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 721 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 722 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 723 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 724 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 725 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 726 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%trunc_ln7_13 = trunc i31 %xor_ln46_13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 727 'trunc' 'trunc_ln7_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%and_ln7_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_649, i1 0, i1 %tmp_650, i1 0, i1 %tmp_651, i1 0, i1 %tmp_652, i1 0, i1 %tmp_653, i1 0, i1 %tmp_654, i1 0, i1 %tmp_655, i1 0, i1 %tmp_656, i1 0, i1 %tmp_657, i1 0, i1 %tmp_658, i1 0, i1 %tmp_659, i1 0, i1 %tmp_660, i1 0, i1 %tmp_661, i1 0, i1 %tmp_662, i1 0, i1 %tmp_663, i1 0, i1 %trunc_ln7_13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 728 'bitconcatenate' 'and_ln7_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%and_ln7_17_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_650, i1 0, i1 %tmp_651, i1 0, i1 %tmp_652, i1 0, i1 %tmp_653, i1 0, i1 %tmp_654, i1 0, i1 %tmp_655, i1 0, i1 %tmp_656, i1 0, i1 %tmp_657, i1 0, i1 %tmp_658, i1 0, i1 %tmp_659, i1 0, i1 %tmp_660, i1 0, i1 %tmp_661, i1 0, i1 %tmp_662, i1 0, i1 %tmp_663, i1 0, i1 %trunc_ln7_13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 729 'bitconcatenate' 'and_ln7_17_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln7_76 = zext i29 %and_ln7_17_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 730 'zext' 'zext_ln7_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln7_28 = zext i31 %and_ln7_17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 731 'zext' 'zext_ln7_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 732 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 733 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 734 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 735 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 736 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 737 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 738 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 739 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 740 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 741 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 742 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 743 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 744 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 745 'bitselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 746 'bitselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_38, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 747 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%and_ln7_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_664, i1 0, i1 %tmp_665, i1 0, i1 %tmp_666, i1 0, i1 %tmp_667, i1 0, i1 %tmp_668, i1 0, i1 %tmp_669, i1 0, i1 %tmp_670, i1 0, i1 %tmp_671, i1 0, i1 %tmp_672, i1 0, i1 %tmp_673, i1 0, i1 %tmp_674, i1 0, i1 %tmp_675, i1 0, i1 %tmp_676, i1 0, i1 %tmp_677, i1 0, i1 %tmp_678, i1 0, i1 %tmp_679" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 748 'bitconcatenate' 'and_ln7_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%and_ln7_18_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_665, i1 0, i1 %tmp_666, i1 0, i1 %tmp_667, i1 0, i1 %tmp_668, i1 0, i1 %tmp_669, i1 0, i1 %tmp_670, i1 0, i1 %tmp_671, i1 0, i1 %tmp_672, i1 0, i1 %tmp_673, i1 0, i1 %tmp_674, i1 0, i1 %tmp_675, i1 0, i1 %tmp_676, i1 0, i1 %tmp_677, i1 0, i1 %tmp_678, i1 0, i1 %tmp_679" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 749 'bitconcatenate' 'and_ln7_18_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln7_77 = zext i29 %and_ln7_18_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 750 'zext' 'zext_ln7_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln7_29 = zext i31 %and_ln7_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 751 'zext' 'zext_ln7_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (2.46ns)   --->   "%add_ln7_43 = add i29 %and_ln7_18_cast1, i29 %and_ln7_17_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 752 'add' 'add_ln7_43' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (2.46ns)   --->   "%add_ln7_44 = add i30 %zext_ln7_77, i30 %zext_ln7_76" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 753 'add' 'add_ln7_44' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (2.52ns)   --->   "%s0_13 = add i32 %zext_ln7_29, i32 %zext_ln7_28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 754 'add' 's0_13' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_44, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 755 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 756 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 757 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 758 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 759 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 760 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 761 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln8_13 = trunc i29 %add_ln7_43" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 762 'trunc' 'trunc_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_13, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 763 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_688 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 764 'partselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 765 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 766 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_691 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 767 'partselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 768 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 769 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_43, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 770 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_10_load = load i7 %p_ZL9golden_w1_10_addr" [bnn.cpp:46]   --->   Operation 771 'load' 'p_ZL9golden_w1_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_39)   --->   "%xor_ln18_46 = xor i32 %input_10_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 772 'xor' 'xor_ln18_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_14)   --->   "%xor_ln18_47 = xor i31 %trunc_ln18_20, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 773 'xor' 'xor_ln18_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_14)   --->   "%trunc_ln18_44 = trunc i32 %p_ZL9golden_w1_10_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 774 'trunc' 'trunc_ln18_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_39 = xor i32 %p_ZL9golden_w1_10_load, i32 %xor_ln18_46" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 775 'xor' 'xnor_result_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_14 = xor i31 %trunc_ln18_44, i31 %xor_ln18_47" [bnn.cpp:46]   --->   Operation 776 'xor' 'xor_ln46_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 777 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 778 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 779 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 780 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 781 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 782 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 783 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 784 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 785 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 786 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 787 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 788 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 789 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 790 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 791 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln7_14 = trunc i31 %xor_ln46_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 792 'trunc' 'trunc_ln7_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%and_ln7_19 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_700, i1 0, i1 %tmp_701, i1 0, i1 %tmp_702, i1 0, i1 %tmp_703, i1 0, i1 %tmp_704, i1 0, i1 %tmp_705, i1 0, i1 %tmp_706, i1 0, i1 %tmp_707, i1 0, i1 %tmp_708, i1 0, i1 %tmp_709, i1 0, i1 %tmp_710, i1 0, i1 %tmp_711, i1 0, i1 %tmp_712, i1 0, i1 %tmp_713, i1 0, i1 %tmp_714, i1 0, i1 %trunc_ln7_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 793 'bitconcatenate' 'and_ln7_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%and_ln7_19_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_701, i1 0, i1 %tmp_702, i1 0, i1 %tmp_703, i1 0, i1 %tmp_704, i1 0, i1 %tmp_705, i1 0, i1 %tmp_706, i1 0, i1 %tmp_707, i1 0, i1 %tmp_708, i1 0, i1 %tmp_709, i1 0, i1 %tmp_710, i1 0, i1 %tmp_711, i1 0, i1 %tmp_712, i1 0, i1 %tmp_713, i1 0, i1 %tmp_714, i1 0, i1 %trunc_ln7_14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 794 'bitconcatenate' 'and_ln7_19_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln7_78 = zext i29 %and_ln7_19_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 795 'zext' 'zext_ln7_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln7_30 = zext i31 %and_ln7_19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 796 'zext' 'zext_ln7_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 797 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 798 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 799 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 800 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 801 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 802 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 803 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 804 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 805 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 806 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 807 'bitselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 808 'bitselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 809 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 810 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 811 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_39, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 812 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%and_ln7_20 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_715, i1 0, i1 %tmp_716, i1 0, i1 %tmp_717, i1 0, i1 %tmp_718, i1 0, i1 %tmp_719, i1 0, i1 %tmp_720, i1 0, i1 %tmp_721, i1 0, i1 %tmp_722, i1 0, i1 %tmp_723, i1 0, i1 %tmp_724, i1 0, i1 %tmp_725, i1 0, i1 %tmp_726, i1 0, i1 %tmp_727, i1 0, i1 %tmp_728, i1 0, i1 %tmp_729, i1 0, i1 %tmp_730" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 813 'bitconcatenate' 'and_ln7_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%and_ln7_20_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_716, i1 0, i1 %tmp_717, i1 0, i1 %tmp_718, i1 0, i1 %tmp_719, i1 0, i1 %tmp_720, i1 0, i1 %tmp_721, i1 0, i1 %tmp_722, i1 0, i1 %tmp_723, i1 0, i1 %tmp_724, i1 0, i1 %tmp_725, i1 0, i1 %tmp_726, i1 0, i1 %tmp_727, i1 0, i1 %tmp_728, i1 0, i1 %tmp_729, i1 0, i1 %tmp_730" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 814 'bitconcatenate' 'and_ln7_20_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln7_79 = zext i29 %and_ln7_20_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 815 'zext' 'zext_ln7_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln7_31 = zext i31 %and_ln7_20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 816 'zext' 'zext_ln7_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (2.46ns)   --->   "%add_ln7_46 = add i29 %and_ln7_20_cast1, i29 %and_ln7_19_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 817 'add' 'add_ln7_46' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (2.46ns)   --->   "%add_ln7_47 = add i30 %zext_ln7_79, i30 %zext_ln7_78" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 818 'add' 'add_ln7_47' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (2.52ns)   --->   "%s0_14 = add i32 %zext_ln7_31, i32 %zext_ln7_30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 819 'add' 's0_14' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_731 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_47, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 820 'partselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_732 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 821 'partselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 822 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 823 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_735 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 824 'partselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_736 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 825 'partselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_737 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 826 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln8_14 = trunc i29 %add_ln7_46" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 827 'trunc' 'trunc_ln8_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_738 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_14, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 828 'partselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 829 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_740 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 830 'partselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 831 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 832 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 833 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_744 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 834 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_46, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 835 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_11_load = load i7 %p_ZL9golden_w1_11_addr" [bnn.cpp:46]   --->   Operation 836 'load' 'p_ZL9golden_w1_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_40)   --->   "%xor_ln18_49 = xor i32 %input_11_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 837 'xor' 'xor_ln18_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_15)   --->   "%xor_ln18_50 = xor i31 %trunc_ln18_21, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 838 'xor' 'xor_ln18_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_15)   --->   "%trunc_ln18_45 = trunc i32 %p_ZL9golden_w1_11_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 839 'trunc' 'trunc_ln18_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_40 = xor i32 %p_ZL9golden_w1_11_load, i32 %xor_ln18_49" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 840 'xor' 'xnor_result_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_15 = xor i31 %trunc_ln18_45, i31 %xor_ln18_50" [bnn.cpp:46]   --->   Operation 841 'xor' 'xor_ln46_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 842 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 843 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 844 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 845 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 846 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 847 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 848 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 849 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 850 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 851 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 852 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 853 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 854 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 855 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 856 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln7_15 = trunc i31 %xor_ln46_15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 857 'trunc' 'trunc_ln7_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%and_ln7_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_751, i1 0, i1 %tmp_752, i1 0, i1 %tmp_753, i1 0, i1 %tmp_754, i1 0, i1 %tmp_755, i1 0, i1 %tmp_756, i1 0, i1 %tmp_757, i1 0, i1 %tmp_758, i1 0, i1 %tmp_759, i1 0, i1 %tmp_760, i1 0, i1 %tmp_761, i1 0, i1 %tmp_762, i1 0, i1 %tmp_763, i1 0, i1 %tmp_764, i1 0, i1 %tmp_765, i1 0, i1 %trunc_ln7_15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 858 'bitconcatenate' 'and_ln7_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%and_ln7_21_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_752, i1 0, i1 %tmp_753, i1 0, i1 %tmp_754, i1 0, i1 %tmp_755, i1 0, i1 %tmp_756, i1 0, i1 %tmp_757, i1 0, i1 %tmp_758, i1 0, i1 %tmp_759, i1 0, i1 %tmp_760, i1 0, i1 %tmp_761, i1 0, i1 %tmp_762, i1 0, i1 %tmp_763, i1 0, i1 %tmp_764, i1 0, i1 %tmp_765, i1 0, i1 %trunc_ln7_15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 859 'bitconcatenate' 'and_ln7_21_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln7_80 = zext i29 %and_ln7_21_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 860 'zext' 'zext_ln7_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln7_32 = zext i31 %and_ln7_21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 861 'zext' 'zext_ln7_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 862 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 863 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 864 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 865 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 866 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 867 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 868 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.00ns)   --->   "%tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 869 'bitselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 870 'bitselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 871 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 872 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 873 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 874 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 875 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 876 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_40, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 877 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%and_ln7_22 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_766, i1 0, i1 %tmp_767, i1 0, i1 %tmp_768, i1 0, i1 %tmp_769, i1 0, i1 %tmp_770, i1 0, i1 %tmp_771, i1 0, i1 %tmp_772, i1 0, i1 %tmp_773, i1 0, i1 %tmp_774, i1 0, i1 %tmp_775, i1 0, i1 %tmp_776, i1 0, i1 %tmp_777, i1 0, i1 %tmp_778, i1 0, i1 %tmp_779, i1 0, i1 %tmp_780, i1 0, i1 %tmp_781" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 878 'bitconcatenate' 'and_ln7_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%and_ln7_22_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_767, i1 0, i1 %tmp_768, i1 0, i1 %tmp_769, i1 0, i1 %tmp_770, i1 0, i1 %tmp_771, i1 0, i1 %tmp_772, i1 0, i1 %tmp_773, i1 0, i1 %tmp_774, i1 0, i1 %tmp_775, i1 0, i1 %tmp_776, i1 0, i1 %tmp_777, i1 0, i1 %tmp_778, i1 0, i1 %tmp_779, i1 0, i1 %tmp_780, i1 0, i1 %tmp_781" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 879 'bitconcatenate' 'and_ln7_22_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln7_81 = zext i29 %and_ln7_22_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 880 'zext' 'zext_ln7_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln7_33 = zext i31 %and_ln7_22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 881 'zext' 'zext_ln7_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (2.46ns)   --->   "%add_ln7_49 = add i29 %and_ln7_22_cast1, i29 %and_ln7_21_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 882 'add' 'add_ln7_49' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (2.46ns)   --->   "%add_ln7_50 = add i30 %zext_ln7_81, i30 %zext_ln7_80" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 883 'add' 'add_ln7_50' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (2.52ns)   --->   "%s0_15 = add i32 %zext_ln7_33, i32 %zext_ln7_32" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 884 'add' 's0_15' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_50, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 885 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 886 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 887 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 888 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_786 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 889 'partselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 890 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 891 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln8_15 = trunc i29 %add_ln7_49" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 892 'trunc' 'trunc_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_15, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 893 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 894 'partselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 895 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_792 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 896 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_793 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 897 'partselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_794 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 898 'partselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_795 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 899 'partselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_796 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_49, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 900 'partselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_12_load = load i7 %p_ZL9golden_w1_12_addr" [bnn.cpp:46]   --->   Operation 901 'load' 'p_ZL9golden_w1_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_41)   --->   "%xor_ln18_52 = xor i32 %input_12_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 902 'xor' 'xor_ln18_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_16)   --->   "%xor_ln18_53 = xor i31 %trunc_ln18_22, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 903 'xor' 'xor_ln18_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_16)   --->   "%trunc_ln18_46 = trunc i32 %p_ZL9golden_w1_12_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 904 'trunc' 'trunc_ln18_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_41 = xor i32 %p_ZL9golden_w1_12_load, i32 %xor_ln18_52" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 905 'xor' 'xnor_result_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_16 = xor i31 %trunc_ln18_46, i31 %xor_ln18_53" [bnn.cpp:46]   --->   Operation 906 'xor' 'xor_ln46_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 907 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 908 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 909 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 910 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 911 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 912 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 913 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 914 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 915 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 916 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 917 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 918 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 919 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 920 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 921 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln7_16 = trunc i31 %xor_ln46_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 922 'trunc' 'trunc_ln7_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%and_ln7_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_802, i1 0, i1 %tmp_803, i1 0, i1 %tmp_804, i1 0, i1 %tmp_805, i1 0, i1 %tmp_806, i1 0, i1 %tmp_807, i1 0, i1 %tmp_808, i1 0, i1 %tmp_809, i1 0, i1 %tmp_810, i1 0, i1 %tmp_811, i1 0, i1 %tmp_812, i1 0, i1 %tmp_813, i1 0, i1 %tmp_814, i1 0, i1 %tmp_815, i1 0, i1 %tmp_816, i1 0, i1 %trunc_ln7_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 923 'bitconcatenate' 'and_ln7_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%and_ln7_23_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_803, i1 0, i1 %tmp_804, i1 0, i1 %tmp_805, i1 0, i1 %tmp_806, i1 0, i1 %tmp_807, i1 0, i1 %tmp_808, i1 0, i1 %tmp_809, i1 0, i1 %tmp_810, i1 0, i1 %tmp_811, i1 0, i1 %tmp_812, i1 0, i1 %tmp_813, i1 0, i1 %tmp_814, i1 0, i1 %tmp_815, i1 0, i1 %tmp_816, i1 0, i1 %trunc_ln7_16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 924 'bitconcatenate' 'and_ln7_23_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln7_82 = zext i29 %and_ln7_23_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 925 'zext' 'zext_ln7_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln7_34 = zext i31 %and_ln7_23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 926 'zext' 'zext_ln7_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 927 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 928 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 929 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 930 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 931 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 932 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 933 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 934 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 935 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 936 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 937 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 938 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 939 'bitselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 940 'bitselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 941 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_41, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 942 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%and_ln7_24 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_817, i1 0, i1 %tmp_818, i1 0, i1 %tmp_819, i1 0, i1 %tmp_820, i1 0, i1 %tmp_821, i1 0, i1 %tmp_822, i1 0, i1 %tmp_823, i1 0, i1 %tmp_824, i1 0, i1 %tmp_825, i1 0, i1 %tmp_826, i1 0, i1 %tmp_827, i1 0, i1 %tmp_828, i1 0, i1 %tmp_829, i1 0, i1 %tmp_830, i1 0, i1 %tmp_831, i1 0, i1 %tmp_832" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 943 'bitconcatenate' 'and_ln7_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%and_ln7_24_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_818, i1 0, i1 %tmp_819, i1 0, i1 %tmp_820, i1 0, i1 %tmp_821, i1 0, i1 %tmp_822, i1 0, i1 %tmp_823, i1 0, i1 %tmp_824, i1 0, i1 %tmp_825, i1 0, i1 %tmp_826, i1 0, i1 %tmp_827, i1 0, i1 %tmp_828, i1 0, i1 %tmp_829, i1 0, i1 %tmp_830, i1 0, i1 %tmp_831, i1 0, i1 %tmp_832" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 944 'bitconcatenate' 'and_ln7_24_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln7_83 = zext i29 %and_ln7_24_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 945 'zext' 'zext_ln7_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln7_35 = zext i31 %and_ln7_24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 946 'zext' 'zext_ln7_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (2.46ns)   --->   "%add_ln7_52 = add i29 %and_ln7_24_cast1, i29 %and_ln7_23_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 947 'add' 'add_ln7_52' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (2.46ns)   --->   "%add_ln7_53 = add i30 %zext_ln7_83, i30 %zext_ln7_82" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 948 'add' 'add_ln7_53' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (2.52ns)   --->   "%s0_16 = add i32 %zext_ln7_35, i32 %zext_ln7_34" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 949 'add' 's0_16' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_53, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 950 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_834 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 951 'partselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_835 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 952 'partselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_836 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 953 'partselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%tmp_837 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 954 'partselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_838 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 955 'partselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_839 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 956 'partselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln8_16 = trunc i29 %add_ln7_52" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 957 'trunc' 'trunc_ln8_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%tmp_840 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_16, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 958 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_841 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 959 'partselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_842 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 960 'partselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_843 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 961 'partselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_844 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 962 'partselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_845 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 963 'partselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_846 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 964 'partselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_847 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_52, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 965 'partselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_13_load = load i7 %p_ZL9golden_w1_13_addr" [bnn.cpp:46]   --->   Operation 966 'load' 'p_ZL9golden_w1_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_42)   --->   "%xor_ln18_55 = xor i32 %input_13_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 967 'xor' 'xor_ln18_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_17)   --->   "%xor_ln18_56 = xor i31 %trunc_ln18_23, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 968 'xor' 'xor_ln18_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_17)   --->   "%trunc_ln18_47 = trunc i32 %p_ZL9golden_w1_13_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 969 'trunc' 'trunc_ln18_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_42 = xor i32 %p_ZL9golden_w1_13_load, i32 %xor_ln18_55" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 970 'xor' 'xnor_result_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 971 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_17 = xor i31 %trunc_ln18_47, i31 %xor_ln18_56" [bnn.cpp:46]   --->   Operation 971 'xor' 'xor_ln46_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 972 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 973 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 974 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 975 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 976 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 977 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 978 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 979 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 980 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 981 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 982 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 983 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 984 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 985 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 986 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln7_17 = trunc i31 %xor_ln46_17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 987 'trunc' 'trunc_ln7_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%and_ln7_25 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_853, i1 0, i1 %tmp_854, i1 0, i1 %tmp_855, i1 0, i1 %tmp_856, i1 0, i1 %tmp_857, i1 0, i1 %tmp_858, i1 0, i1 %tmp_859, i1 0, i1 %tmp_860, i1 0, i1 %tmp_861, i1 0, i1 %tmp_862, i1 0, i1 %tmp_863, i1 0, i1 %tmp_864, i1 0, i1 %tmp_865, i1 0, i1 %tmp_866, i1 0, i1 %tmp_867, i1 0, i1 %trunc_ln7_17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 988 'bitconcatenate' 'and_ln7_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%and_ln7_25_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_854, i1 0, i1 %tmp_855, i1 0, i1 %tmp_856, i1 0, i1 %tmp_857, i1 0, i1 %tmp_858, i1 0, i1 %tmp_859, i1 0, i1 %tmp_860, i1 0, i1 %tmp_861, i1 0, i1 %tmp_862, i1 0, i1 %tmp_863, i1 0, i1 %tmp_864, i1 0, i1 %tmp_865, i1 0, i1 %tmp_866, i1 0, i1 %tmp_867, i1 0, i1 %trunc_ln7_17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 989 'bitconcatenate' 'and_ln7_25_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln7_84 = zext i29 %and_ln7_25_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 990 'zext' 'zext_ln7_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln7_36 = zext i31 %and_ln7_25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 991 'zext' 'zext_ln7_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 992 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 993 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 994 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 995 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 996 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 997 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 998 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 999 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1000 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1001 'bitselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1002 'bitselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1003 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1004 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1005 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1006 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_42, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1007 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%and_ln7_26 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_868, i1 0, i1 %tmp_869, i1 0, i1 %tmp_870, i1 0, i1 %tmp_871, i1 0, i1 %tmp_872, i1 0, i1 %tmp_873, i1 0, i1 %tmp_874, i1 0, i1 %tmp_875, i1 0, i1 %tmp_876, i1 0, i1 %tmp_877, i1 0, i1 %tmp_878, i1 0, i1 %tmp_879, i1 0, i1 %tmp_880, i1 0, i1 %tmp_881, i1 0, i1 %tmp_882, i1 0, i1 %tmp_883" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1008 'bitconcatenate' 'and_ln7_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%and_ln7_26_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_869, i1 0, i1 %tmp_870, i1 0, i1 %tmp_871, i1 0, i1 %tmp_872, i1 0, i1 %tmp_873, i1 0, i1 %tmp_874, i1 0, i1 %tmp_875, i1 0, i1 %tmp_876, i1 0, i1 %tmp_877, i1 0, i1 %tmp_878, i1 0, i1 %tmp_879, i1 0, i1 %tmp_880, i1 0, i1 %tmp_881, i1 0, i1 %tmp_882, i1 0, i1 %tmp_883" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1009 'bitconcatenate' 'and_ln7_26_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln7_85 = zext i29 %and_ln7_26_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1010 'zext' 'zext_ln7_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln7_37 = zext i31 %and_ln7_26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1011 'zext' 'zext_ln7_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (2.46ns)   --->   "%add_ln7_55 = add i29 %and_ln7_26_cast1, i29 %and_ln7_25_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1012 'add' 'add_ln7_55' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1013 [1/1] (2.46ns)   --->   "%add_ln7_56 = add i30 %zext_ln7_85, i30 %zext_ln7_84" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1013 'add' 'add_ln7_56' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1014 [1/1] (2.52ns)   --->   "%s0_17 = add i32 %zext_ln7_37, i32 %zext_ln7_36" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1014 'add' 's0_17' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_884 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_56, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1015 'partselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1016 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1017 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1018 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_888 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1019 'partselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1020 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_890 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1021 'partselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%trunc_ln8_17 = trunc i29 %add_ln7_55" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1022 'trunc' 'trunc_ln8_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_891 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_17, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1023 'partselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_892 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1024 'partselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1025 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1026 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_895 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1027 'partselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1028 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1029 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_898 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_55, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1030 'partselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_14_load = load i7 %p_ZL9golden_w1_14_addr" [bnn.cpp:46]   --->   Operation 1031 'load' 'p_ZL9golden_w1_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_43)   --->   "%xor_ln18_58 = xor i32 %input_14_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1032 'xor' 'xor_ln18_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_18)   --->   "%xor_ln18_59 = xor i31 %trunc_ln18_24, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1033 'xor' 'xor_ln18_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_18)   --->   "%trunc_ln18_48 = trunc i32 %p_ZL9golden_w1_14_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1034 'trunc' 'trunc_ln18_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_43 = xor i32 %p_ZL9golden_w1_14_load, i32 %xor_ln18_58" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1035 'xor' 'xnor_result_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_18 = xor i31 %trunc_ln18_48, i31 %xor_ln18_59" [bnn.cpp:46]   --->   Operation 1036 'xor' 'xor_ln46_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1037 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1038 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1039 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1040 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1041 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1042 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1043 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1044 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1045 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1046 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1047 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1048 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1049 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1050 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1051 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln7_18 = trunc i31 %xor_ln46_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1052 'trunc' 'trunc_ln7_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%and_ln7_27 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_904, i1 0, i1 %tmp_905, i1 0, i1 %tmp_906, i1 0, i1 %tmp_907, i1 0, i1 %tmp_908, i1 0, i1 %tmp_909, i1 0, i1 %tmp_910, i1 0, i1 %tmp_911, i1 0, i1 %tmp_912, i1 0, i1 %tmp_913, i1 0, i1 %tmp_914, i1 0, i1 %tmp_915, i1 0, i1 %tmp_916, i1 0, i1 %tmp_917, i1 0, i1 %tmp_918, i1 0, i1 %trunc_ln7_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1053 'bitconcatenate' 'and_ln7_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%and_ln7_27_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_905, i1 0, i1 %tmp_906, i1 0, i1 %tmp_907, i1 0, i1 %tmp_908, i1 0, i1 %tmp_909, i1 0, i1 %tmp_910, i1 0, i1 %tmp_911, i1 0, i1 %tmp_912, i1 0, i1 %tmp_913, i1 0, i1 %tmp_914, i1 0, i1 %tmp_915, i1 0, i1 %tmp_916, i1 0, i1 %tmp_917, i1 0, i1 %tmp_918, i1 0, i1 %trunc_ln7_18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1054 'bitconcatenate' 'and_ln7_27_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln7_86 = zext i29 %and_ln7_27_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1055 'zext' 'zext_ln7_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln7_38 = zext i31 %and_ln7_27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1056 'zext' 'zext_ln7_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1057 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1058 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1059 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1060 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1061 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1062 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1063 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1064 'bitselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1065 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1066 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1067 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1068 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1069 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1070 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1071 'bitselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_43, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1072 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%and_ln7_28 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_919, i1 0, i1 %tmp_920, i1 0, i1 %tmp_921, i1 0, i1 %tmp_922, i1 0, i1 %tmp_923, i1 0, i1 %tmp_924, i1 0, i1 %tmp_925, i1 0, i1 %tmp_926, i1 0, i1 %tmp_927, i1 0, i1 %tmp_928, i1 0, i1 %tmp_929, i1 0, i1 %tmp_930, i1 0, i1 %tmp_931, i1 0, i1 %tmp_932, i1 0, i1 %tmp_933, i1 0, i1 %tmp_934" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1073 'bitconcatenate' 'and_ln7_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%and_ln7_28_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_920, i1 0, i1 %tmp_921, i1 0, i1 %tmp_922, i1 0, i1 %tmp_923, i1 0, i1 %tmp_924, i1 0, i1 %tmp_925, i1 0, i1 %tmp_926, i1 0, i1 %tmp_927, i1 0, i1 %tmp_928, i1 0, i1 %tmp_929, i1 0, i1 %tmp_930, i1 0, i1 %tmp_931, i1 0, i1 %tmp_932, i1 0, i1 %tmp_933, i1 0, i1 %tmp_934" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1074 'bitconcatenate' 'and_ln7_28_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln7_87 = zext i29 %and_ln7_28_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1075 'zext' 'zext_ln7_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln7_39 = zext i31 %and_ln7_28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1076 'zext' 'zext_ln7_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (2.46ns)   --->   "%add_ln7_58 = add i29 %and_ln7_28_cast1, i29 %and_ln7_27_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1077 'add' 'add_ln7_58' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (2.46ns)   --->   "%add_ln7_59 = add i30 %zext_ln7_87, i30 %zext_ln7_86" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1078 'add' 'add_ln7_59' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (2.52ns)   --->   "%s0_18 = add i32 %zext_ln7_39, i32 %zext_ln7_38" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1079 'add' 's0_18' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_935 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_59, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1080 'partselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_936 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1081 'partselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_937 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1082 'partselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_938 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1083 'partselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1084 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_940 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1085 'partselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%tmp_941 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1086 'partselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln8_18 = trunc i29 %add_ln7_58" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1087 'trunc' 'trunc_ln8_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_942 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_18, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1088 'partselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_943 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1089 'partselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_944 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1090 'partselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1091 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_946 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1092 'partselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_947 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1093 'partselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_948 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1094 'partselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_949 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_58, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1095 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_15_load = load i7 %p_ZL9golden_w1_15_addr" [bnn.cpp:46]   --->   Operation 1096 'load' 'p_ZL9golden_w1_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_44)   --->   "%xor_ln18_61 = xor i32 %input_15_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1097 'xor' 'xor_ln18_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_19)   --->   "%xor_ln18_62 = xor i31 %trunc_ln18_25, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1098 'xor' 'xor_ln18_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_19)   --->   "%trunc_ln18_49 = trunc i32 %p_ZL9golden_w1_15_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1099 'trunc' 'trunc_ln18_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_44 = xor i32 %p_ZL9golden_w1_15_load, i32 %xor_ln18_61" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1100 'xor' 'xnor_result_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_19 = xor i31 %trunc_ln18_49, i31 %xor_ln18_62" [bnn.cpp:46]   --->   Operation 1101 'xor' 'xor_ln46_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1102 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1103 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1104 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1105 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1106 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1107 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1108 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1109 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1110 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1111 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1112 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1113 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1114 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1115 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1116 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln7_19 = trunc i31 %xor_ln46_19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1117 'trunc' 'trunc_ln7_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%and_ln7_29 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_955, i1 0, i1 %tmp_956, i1 0, i1 %tmp_957, i1 0, i1 %tmp_958, i1 0, i1 %tmp_959, i1 0, i1 %tmp_960, i1 0, i1 %tmp_961, i1 0, i1 %tmp_962, i1 0, i1 %tmp_963, i1 0, i1 %tmp_964, i1 0, i1 %tmp_965, i1 0, i1 %tmp_966, i1 0, i1 %tmp_967, i1 0, i1 %tmp_968, i1 0, i1 %tmp_969, i1 0, i1 %trunc_ln7_19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1118 'bitconcatenate' 'and_ln7_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%and_ln7_29_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_956, i1 0, i1 %tmp_957, i1 0, i1 %tmp_958, i1 0, i1 %tmp_959, i1 0, i1 %tmp_960, i1 0, i1 %tmp_961, i1 0, i1 %tmp_962, i1 0, i1 %tmp_963, i1 0, i1 %tmp_964, i1 0, i1 %tmp_965, i1 0, i1 %tmp_966, i1 0, i1 %tmp_967, i1 0, i1 %tmp_968, i1 0, i1 %tmp_969, i1 0, i1 %trunc_ln7_19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1119 'bitconcatenate' 'and_ln7_29_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln7_88 = zext i29 %and_ln7_29_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1120 'zext' 'zext_ln7_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln7_40 = zext i31 %and_ln7_29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1121 'zext' 'zext_ln7_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1122 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1123 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1124 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1125 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1126 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1127 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1128 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1129 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1130 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1131 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1132 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_981 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1133 'bitselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1134 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1135 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1136 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_44, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1137 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%and_ln7_30 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_970, i1 0, i1 %tmp_971, i1 0, i1 %tmp_972, i1 0, i1 %tmp_973, i1 0, i1 %tmp_974, i1 0, i1 %tmp_975, i1 0, i1 %tmp_976, i1 0, i1 %tmp_977, i1 0, i1 %tmp_978, i1 0, i1 %tmp_979, i1 0, i1 %tmp_980, i1 0, i1 %tmp_981, i1 0, i1 %tmp_982, i1 0, i1 %tmp_983, i1 0, i1 %tmp_984, i1 0, i1 %tmp_985" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1138 'bitconcatenate' 'and_ln7_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%and_ln7_30_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_971, i1 0, i1 %tmp_972, i1 0, i1 %tmp_973, i1 0, i1 %tmp_974, i1 0, i1 %tmp_975, i1 0, i1 %tmp_976, i1 0, i1 %tmp_977, i1 0, i1 %tmp_978, i1 0, i1 %tmp_979, i1 0, i1 %tmp_980, i1 0, i1 %tmp_981, i1 0, i1 %tmp_982, i1 0, i1 %tmp_983, i1 0, i1 %tmp_984, i1 0, i1 %tmp_985" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1139 'bitconcatenate' 'and_ln7_30_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln7_89 = zext i29 %and_ln7_30_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1140 'zext' 'zext_ln7_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln7_41 = zext i31 %and_ln7_30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1141 'zext' 'zext_ln7_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (2.46ns)   --->   "%add_ln7_61 = add i29 %and_ln7_30_cast1, i29 %and_ln7_29_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1142 'add' 'add_ln7_61' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (2.46ns)   --->   "%add_ln7_62 = add i30 %zext_ln7_89, i30 %zext_ln7_88" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1143 'add' 'add_ln7_62' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (2.52ns)   --->   "%s0_19 = add i32 %zext_ln7_41, i32 %zext_ln7_40" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1144 'add' 's0_19' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_986 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_62, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1145 'partselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1146 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_988 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1147 'partselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1148 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_990 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1149 'partselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_991 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1150 'partselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_992 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1151 'partselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln8_19 = trunc i29 %add_ln7_61" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1152 'trunc' 'trunc_ln8_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_993 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_19, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1153 'partselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_994 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1154 'partselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_995 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1155 'partselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_996 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1156 'partselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_997 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1157 'partselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_998 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1158 'partselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_999 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1159 'partselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_1000 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_61, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1160 'partselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_16_load = load i7 %p_ZL9golden_w1_16_addr" [bnn.cpp:46]   --->   Operation 1161 'load' 'p_ZL9golden_w1_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_45)   --->   "%xor_ln18_64 = xor i32 %input_16_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1162 'xor' 'xor_ln18_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_20)   --->   "%xor_ln18_65 = xor i31 %trunc_ln18_26, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1163 'xor' 'xor_ln18_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_20)   --->   "%trunc_ln18_50 = trunc i32 %p_ZL9golden_w1_16_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1164 'trunc' 'trunc_ln18_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_45 = xor i32 %p_ZL9golden_w1_16_load, i32 %xor_ln18_64" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1165 'xor' 'xnor_result_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1166 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_20 = xor i31 %trunc_ln18_50, i31 %xor_ln18_65" [bnn.cpp:46]   --->   Operation 1166 'xor' 'xor_ln46_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1167 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1168 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1169 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1170 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1171 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1172 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1173 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1174 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1175 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1176 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1177 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1178 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1179 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1180 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1181 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln7_20 = trunc i31 %xor_ln46_20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1182 'trunc' 'trunc_ln7_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%and_ln7_31 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1006, i1 0, i1 %tmp_1007, i1 0, i1 %tmp_1008, i1 0, i1 %tmp_1009, i1 0, i1 %tmp_1010, i1 0, i1 %tmp_1011, i1 0, i1 %tmp_1012, i1 0, i1 %tmp_1013, i1 0, i1 %tmp_1014, i1 0, i1 %tmp_1015, i1 0, i1 %tmp_1016, i1 0, i1 %tmp_1017, i1 0, i1 %tmp_1018, i1 0, i1 %tmp_1019, i1 0, i1 %tmp_1020, i1 0, i1 %trunc_ln7_20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1183 'bitconcatenate' 'and_ln7_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%and_ln7_31_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1007, i1 0, i1 %tmp_1008, i1 0, i1 %tmp_1009, i1 0, i1 %tmp_1010, i1 0, i1 %tmp_1011, i1 0, i1 %tmp_1012, i1 0, i1 %tmp_1013, i1 0, i1 %tmp_1014, i1 0, i1 %tmp_1015, i1 0, i1 %tmp_1016, i1 0, i1 %tmp_1017, i1 0, i1 %tmp_1018, i1 0, i1 %tmp_1019, i1 0, i1 %tmp_1020, i1 0, i1 %trunc_ln7_20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1184 'bitconcatenate' 'and_ln7_31_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln7_90 = zext i29 %and_ln7_31_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1185 'zext' 'zext_ln7_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln7_42 = zext i31 %and_ln7_31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1186 'zext' 'zext_ln7_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1187 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1188 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1189 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1190 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1191 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1192 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1193 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1194 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1195 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1196 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_1031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1197 'bitselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_1032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1198 'bitselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_1033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1199 'bitselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1200 'bitselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_1035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1201 'bitselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_45, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1202 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%and_ln7_32 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1021, i1 0, i1 %tmp_1022, i1 0, i1 %tmp_1023, i1 0, i1 %tmp_1024, i1 0, i1 %tmp_1025, i1 0, i1 %tmp_1026, i1 0, i1 %tmp_1027, i1 0, i1 %tmp_1028, i1 0, i1 %tmp_1029, i1 0, i1 %tmp_1030, i1 0, i1 %tmp_1031, i1 0, i1 %tmp_1032, i1 0, i1 %tmp_1033, i1 0, i1 %tmp_1034, i1 0, i1 %tmp_1035, i1 0, i1 %tmp_1036" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1203 'bitconcatenate' 'and_ln7_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%and_ln7_32_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1022, i1 0, i1 %tmp_1023, i1 0, i1 %tmp_1024, i1 0, i1 %tmp_1025, i1 0, i1 %tmp_1026, i1 0, i1 %tmp_1027, i1 0, i1 %tmp_1028, i1 0, i1 %tmp_1029, i1 0, i1 %tmp_1030, i1 0, i1 %tmp_1031, i1 0, i1 %tmp_1032, i1 0, i1 %tmp_1033, i1 0, i1 %tmp_1034, i1 0, i1 %tmp_1035, i1 0, i1 %tmp_1036" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1204 'bitconcatenate' 'and_ln7_32_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln7_91 = zext i29 %and_ln7_32_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1205 'zext' 'zext_ln7_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln7_43 = zext i31 %and_ln7_32" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1206 'zext' 'zext_ln7_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (2.46ns)   --->   "%add_ln7_64 = add i29 %and_ln7_32_cast1, i29 %and_ln7_31_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1207 'add' 'add_ln7_64' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1208 [1/1] (2.46ns)   --->   "%add_ln7_65 = add i30 %zext_ln7_91, i30 %zext_ln7_90" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1208 'add' 'add_ln7_65' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (2.52ns)   --->   "%s0_20 = add i32 %zext_ln7_43, i32 %zext_ln7_42" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1209 'add' 's0_20' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_1037 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_65, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1210 'partselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_1038 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1211 'partselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_1039 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1212 'partselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_1040 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1213 'partselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_1041 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1214 'partselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_1042 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1215 'partselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_1043 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1216 'partselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln8_20 = trunc i29 %add_ln7_64" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1217 'trunc' 'trunc_ln8_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_1044 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_20, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1218 'partselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_1045 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1219 'partselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_1046 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1220 'partselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_1047 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1221 'partselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_1048 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1222 'partselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_1049 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1223 'partselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_1050 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1224 'partselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_1051 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_64, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1225 'partselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_17_load = load i7 %p_ZL9golden_w1_17_addr" [bnn.cpp:46]   --->   Operation 1226 'load' 'p_ZL9golden_w1_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_46)   --->   "%xor_ln18_67 = xor i32 %input_17_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1227 'xor' 'xor_ln18_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_21)   --->   "%xor_ln18_68 = xor i31 %trunc_ln18_27, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1228 'xor' 'xor_ln18_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_21)   --->   "%trunc_ln18_51 = trunc i32 %p_ZL9golden_w1_17_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1229 'trunc' 'trunc_ln18_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_46 = xor i32 %p_ZL9golden_w1_17_load, i32 %xor_ln18_67" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1230 'xor' 'xnor_result_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_21 = xor i31 %trunc_ln18_51, i31 %xor_ln18_68" [bnn.cpp:46]   --->   Operation 1231 'xor' 'xor_ln46_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1232 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1233 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1234 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1235 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1236 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1237 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1238 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1239 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1240 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1241 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1242 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1243 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1244 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1245 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1246 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln7_21 = trunc i31 %xor_ln46_21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1247 'trunc' 'trunc_ln7_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%and_ln7_33 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1057, i1 0, i1 %tmp_1058, i1 0, i1 %tmp_1059, i1 0, i1 %tmp_1060, i1 0, i1 %tmp_1061, i1 0, i1 %tmp_1062, i1 0, i1 %tmp_1063, i1 0, i1 %tmp_1064, i1 0, i1 %tmp_1065, i1 0, i1 %tmp_1066, i1 0, i1 %tmp_1067, i1 0, i1 %tmp_1068, i1 0, i1 %tmp_1069, i1 0, i1 %tmp_1070, i1 0, i1 %tmp_1071, i1 0, i1 %trunc_ln7_21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1248 'bitconcatenate' 'and_ln7_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%and_ln7_33_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1058, i1 0, i1 %tmp_1059, i1 0, i1 %tmp_1060, i1 0, i1 %tmp_1061, i1 0, i1 %tmp_1062, i1 0, i1 %tmp_1063, i1 0, i1 %tmp_1064, i1 0, i1 %tmp_1065, i1 0, i1 %tmp_1066, i1 0, i1 %tmp_1067, i1 0, i1 %tmp_1068, i1 0, i1 %tmp_1069, i1 0, i1 %tmp_1070, i1 0, i1 %tmp_1071, i1 0, i1 %trunc_ln7_21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1249 'bitconcatenate' 'and_ln7_33_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln7_92 = zext i29 %and_ln7_33_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1250 'zext' 'zext_ln7_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln7_44 = zext i31 %and_ln7_33" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1251 'zext' 'zext_ln7_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1252 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1253 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1254 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1255 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1256 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1257 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1258 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_1079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1259 'bitselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_1080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1260 'bitselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_1081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1261 'bitselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_1082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1262 'bitselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_1083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1263 'bitselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1264 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_1085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1265 'bitselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_1086 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1266 'bitselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_1087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_46, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1267 'bitselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%and_ln7_34 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1072, i1 0, i1 %tmp_1073, i1 0, i1 %tmp_1074, i1 0, i1 %tmp_1075, i1 0, i1 %tmp_1076, i1 0, i1 %tmp_1077, i1 0, i1 %tmp_1078, i1 0, i1 %tmp_1079, i1 0, i1 %tmp_1080, i1 0, i1 %tmp_1081, i1 0, i1 %tmp_1082, i1 0, i1 %tmp_1083, i1 0, i1 %tmp_1084, i1 0, i1 %tmp_1085, i1 0, i1 %tmp_1086, i1 0, i1 %tmp_1087" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1268 'bitconcatenate' 'and_ln7_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%and_ln7_34_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1073, i1 0, i1 %tmp_1074, i1 0, i1 %tmp_1075, i1 0, i1 %tmp_1076, i1 0, i1 %tmp_1077, i1 0, i1 %tmp_1078, i1 0, i1 %tmp_1079, i1 0, i1 %tmp_1080, i1 0, i1 %tmp_1081, i1 0, i1 %tmp_1082, i1 0, i1 %tmp_1083, i1 0, i1 %tmp_1084, i1 0, i1 %tmp_1085, i1 0, i1 %tmp_1086, i1 0, i1 %tmp_1087" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1269 'bitconcatenate' 'and_ln7_34_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln7_93 = zext i29 %and_ln7_34_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1270 'zext' 'zext_ln7_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln7_45 = zext i31 %and_ln7_34" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1271 'zext' 'zext_ln7_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (2.46ns)   --->   "%add_ln7_67 = add i29 %and_ln7_34_cast1, i29 %and_ln7_33_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1272 'add' 'add_ln7_67' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1273 [1/1] (2.46ns)   --->   "%add_ln7_68 = add i30 %zext_ln7_93, i30 %zext_ln7_92" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1273 'add' 'add_ln7_68' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1274 [1/1] (2.52ns)   --->   "%s0_21 = add i32 %zext_ln7_45, i32 %zext_ln7_44" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1274 'add' 's0_21' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_1088 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_68, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1275 'partselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_1089 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1276 'partselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_1090 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1277 'partselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_1091 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1278 'partselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_1092 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1279 'partselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%tmp_1093 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1280 'partselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_1094 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1281 'partselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln8_21 = trunc i29 %add_ln7_67" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1282 'trunc' 'trunc_ln8_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_1095 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_21, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1283 'partselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_1096 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1284 'partselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_1097 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1285 'partselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_1098 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1286 'partselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_1099 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1287 'partselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_1100 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1288 'partselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_1101 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1289 'partselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_1102 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_67, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1290 'partselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1291 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_18_load = load i7 %p_ZL9golden_w1_18_addr" [bnn.cpp:46]   --->   Operation 1291 'load' 'p_ZL9golden_w1_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_47)   --->   "%xor_ln18_70 = xor i32 %input_18_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1292 'xor' 'xor_ln18_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_22)   --->   "%xor_ln18_71 = xor i31 %trunc_ln18_28, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1293 'xor' 'xor_ln18_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_22)   --->   "%trunc_ln18_52 = trunc i32 %p_ZL9golden_w1_18_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1294 'trunc' 'trunc_ln18_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_47 = xor i32 %p_ZL9golden_w1_18_load, i32 %xor_ln18_70" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1295 'xor' 'xnor_result_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_22 = xor i31 %trunc_ln18_52, i31 %xor_ln18_71" [bnn.cpp:46]   --->   Operation 1296 'xor' 'xor_ln46_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1297 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1298 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1299 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1300 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1301 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1302 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1303 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1304 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1305 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1306 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1307 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1308 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1309 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1310 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1311 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln7_22 = trunc i31 %xor_ln46_22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1312 'trunc' 'trunc_ln7_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%and_ln7_35 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1108, i1 0, i1 %tmp_1109, i1 0, i1 %tmp_1110, i1 0, i1 %tmp_1111, i1 0, i1 %tmp_1112, i1 0, i1 %tmp_1113, i1 0, i1 %tmp_1114, i1 0, i1 %tmp_1115, i1 0, i1 %tmp_1116, i1 0, i1 %tmp_1117, i1 0, i1 %tmp_1118, i1 0, i1 %tmp_1119, i1 0, i1 %tmp_1120, i1 0, i1 %tmp_1121, i1 0, i1 %tmp_1122, i1 0, i1 %trunc_ln7_22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1313 'bitconcatenate' 'and_ln7_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%and_ln7_35_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1109, i1 0, i1 %tmp_1110, i1 0, i1 %tmp_1111, i1 0, i1 %tmp_1112, i1 0, i1 %tmp_1113, i1 0, i1 %tmp_1114, i1 0, i1 %tmp_1115, i1 0, i1 %tmp_1116, i1 0, i1 %tmp_1117, i1 0, i1 %tmp_1118, i1 0, i1 %tmp_1119, i1 0, i1 %tmp_1120, i1 0, i1 %tmp_1121, i1 0, i1 %tmp_1122, i1 0, i1 %trunc_ln7_22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1314 'bitconcatenate' 'and_ln7_35_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln7_94 = zext i29 %and_ln7_35_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1315 'zext' 'zext_ln7_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln7_46 = zext i31 %and_ln7_35" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1316 'zext' 'zext_ln7_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1317 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1318 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1319 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1320 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1321 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1322 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1323 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1324 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1325 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1326 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1327 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_1134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1328 'bitselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_1135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1329 'bitselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_1136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1330 'bitselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_1137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1331 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_47, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1332 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%and_ln7_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1123, i1 0, i1 %tmp_1124, i1 0, i1 %tmp_1125, i1 0, i1 %tmp_1126, i1 0, i1 %tmp_1127, i1 0, i1 %tmp_1128, i1 0, i1 %tmp_1129, i1 0, i1 %tmp_1130, i1 0, i1 %tmp_1131, i1 0, i1 %tmp_1132, i1 0, i1 %tmp_1133, i1 0, i1 %tmp_1134, i1 0, i1 %tmp_1135, i1 0, i1 %tmp_1136, i1 0, i1 %tmp_1137, i1 0, i1 %tmp_1138" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1333 'bitconcatenate' 'and_ln7_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%and_ln7_36_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1124, i1 0, i1 %tmp_1125, i1 0, i1 %tmp_1126, i1 0, i1 %tmp_1127, i1 0, i1 %tmp_1128, i1 0, i1 %tmp_1129, i1 0, i1 %tmp_1130, i1 0, i1 %tmp_1131, i1 0, i1 %tmp_1132, i1 0, i1 %tmp_1133, i1 0, i1 %tmp_1134, i1 0, i1 %tmp_1135, i1 0, i1 %tmp_1136, i1 0, i1 %tmp_1137, i1 0, i1 %tmp_1138" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1334 'bitconcatenate' 'and_ln7_36_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln7_95 = zext i29 %and_ln7_36_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1335 'zext' 'zext_ln7_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln7_47 = zext i31 %and_ln7_36" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1336 'zext' 'zext_ln7_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (2.46ns)   --->   "%add_ln7_70 = add i29 %and_ln7_36_cast1, i29 %and_ln7_35_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1337 'add' 'add_ln7_70' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (2.46ns)   --->   "%add_ln7_71 = add i30 %zext_ln7_95, i30 %zext_ln7_94" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1338 'add' 'add_ln7_71' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (2.52ns)   --->   "%s0_22 = add i32 %zext_ln7_47, i32 %zext_ln7_46" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1339 'add' 's0_22' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_1139 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_71, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1340 'partselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_1140 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1341 'partselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_1141 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1342 'partselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_1142 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1343 'partselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_1143 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1344 'partselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_1144 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1345 'partselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_1145 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1346 'partselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln8_22 = trunc i29 %add_ln7_70" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1347 'trunc' 'trunc_ln8_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_1146 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_22, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1348 'partselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_1147 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1349 'partselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_1148 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1350 'partselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_1149 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1351 'partselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_1150 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1352 'partselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_1151 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1353 'partselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_1152 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1354 'partselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_1153 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_70, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1355 'partselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_19_load = load i7 %p_ZL9golden_w1_19_addr" [bnn.cpp:46]   --->   Operation 1356 'load' 'p_ZL9golden_w1_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_48)   --->   "%xor_ln18_73 = xor i32 %input_19_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1357 'xor' 'xor_ln18_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_23)   --->   "%xor_ln18_74 = xor i31 %trunc_ln18_29, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1358 'xor' 'xor_ln18_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_23)   --->   "%trunc_ln18_53 = trunc i32 %p_ZL9golden_w1_19_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1359 'trunc' 'trunc_ln18_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_48 = xor i32 %p_ZL9golden_w1_19_load, i32 %xor_ln18_73" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1360 'xor' 'xnor_result_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_23 = xor i31 %trunc_ln18_53, i31 %xor_ln18_74" [bnn.cpp:46]   --->   Operation 1361 'xor' 'xor_ln46_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1362 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1363 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1364 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1365 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1366 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1367 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1368 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1369 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1370 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1371 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1372 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1373 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1374 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1375 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1376 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln7_23 = trunc i31 %xor_ln46_23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1377 'trunc' 'trunc_ln7_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%and_ln7_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1159, i1 0, i1 %tmp_1160, i1 0, i1 %tmp_1161, i1 0, i1 %tmp_1162, i1 0, i1 %tmp_1163, i1 0, i1 %tmp_1164, i1 0, i1 %tmp_1165, i1 0, i1 %tmp_1166, i1 0, i1 %tmp_1167, i1 0, i1 %tmp_1168, i1 0, i1 %tmp_1169, i1 0, i1 %tmp_1170, i1 0, i1 %tmp_1171, i1 0, i1 %tmp_1172, i1 0, i1 %tmp_1173, i1 0, i1 %trunc_ln7_23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1378 'bitconcatenate' 'and_ln7_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%and_ln7_37_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1160, i1 0, i1 %tmp_1161, i1 0, i1 %tmp_1162, i1 0, i1 %tmp_1163, i1 0, i1 %tmp_1164, i1 0, i1 %tmp_1165, i1 0, i1 %tmp_1166, i1 0, i1 %tmp_1167, i1 0, i1 %tmp_1168, i1 0, i1 %tmp_1169, i1 0, i1 %tmp_1170, i1 0, i1 %tmp_1171, i1 0, i1 %tmp_1172, i1 0, i1 %tmp_1173, i1 0, i1 %trunc_ln7_23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1379 'bitconcatenate' 'and_ln7_37_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln7_96 = zext i29 %and_ln7_37_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1380 'zext' 'zext_ln7_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln7_48 = zext i31 %and_ln7_37" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1381 'zext' 'zext_ln7_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1382 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1383 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1384 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1385 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1386 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1387 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1388 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns)   --->   "%tmp_1181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1389 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%tmp_1182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1390 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%tmp_1183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1391 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_1184 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1392 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_1185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1393 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_1186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1394 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_1187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1395 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_1188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1396 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_1189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_48, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1397 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%and_ln7_38 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1174, i1 0, i1 %tmp_1175, i1 0, i1 %tmp_1176, i1 0, i1 %tmp_1177, i1 0, i1 %tmp_1178, i1 0, i1 %tmp_1179, i1 0, i1 %tmp_1180, i1 0, i1 %tmp_1181, i1 0, i1 %tmp_1182, i1 0, i1 %tmp_1183, i1 0, i1 %tmp_1184, i1 0, i1 %tmp_1185, i1 0, i1 %tmp_1186, i1 0, i1 %tmp_1187, i1 0, i1 %tmp_1188, i1 0, i1 %tmp_1189" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1398 'bitconcatenate' 'and_ln7_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%and_ln7_38_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1175, i1 0, i1 %tmp_1176, i1 0, i1 %tmp_1177, i1 0, i1 %tmp_1178, i1 0, i1 %tmp_1179, i1 0, i1 %tmp_1180, i1 0, i1 %tmp_1181, i1 0, i1 %tmp_1182, i1 0, i1 %tmp_1183, i1 0, i1 %tmp_1184, i1 0, i1 %tmp_1185, i1 0, i1 %tmp_1186, i1 0, i1 %tmp_1187, i1 0, i1 %tmp_1188, i1 0, i1 %tmp_1189" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1399 'bitconcatenate' 'and_ln7_38_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln7_97 = zext i29 %and_ln7_38_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1400 'zext' 'zext_ln7_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln7_49 = zext i31 %and_ln7_38" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1401 'zext' 'zext_ln7_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (2.46ns)   --->   "%add_ln7_73 = add i29 %and_ln7_38_cast1, i29 %and_ln7_37_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1402 'add' 'add_ln7_73' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (2.46ns)   --->   "%add_ln7_74 = add i30 %zext_ln7_97, i30 %zext_ln7_96" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1403 'add' 'add_ln7_74' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (2.52ns)   --->   "%s0_23 = add i32 %zext_ln7_49, i32 %zext_ln7_48" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1404 'add' 's0_23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_1190 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_74, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1405 'partselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_1191 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1406 'partselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_1192 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1407 'partselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_1193 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1408 'partselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_1194 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1409 'partselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_1195 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1410 'partselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_1196 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1411 'partselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln8_23 = trunc i29 %add_ln7_73" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1412 'trunc' 'trunc_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_1197 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_23, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1413 'partselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_1198 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1414 'partselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_1199 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1415 'partselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_1200 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1416 'partselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_1201 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1417 'partselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_1202 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1418 'partselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_1203 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1419 'partselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_1204 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_73, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1420 'partselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_20_load = load i7 %p_ZL9golden_w1_20_addr" [bnn.cpp:46]   --->   Operation 1421 'load' 'p_ZL9golden_w1_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_49)   --->   "%xor_ln18_76 = xor i32 %input_20_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1422 'xor' 'xor_ln18_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_24)   --->   "%xor_ln18_77 = xor i31 %trunc_ln18_30, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1423 'xor' 'xor_ln18_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_24)   --->   "%trunc_ln18_54 = trunc i32 %p_ZL9golden_w1_20_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1424 'trunc' 'trunc_ln18_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_49 = xor i32 %p_ZL9golden_w1_20_load, i32 %xor_ln18_76" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1425 'xor' 'xnor_result_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_24 = xor i31 %trunc_ln18_54, i31 %xor_ln18_77" [bnn.cpp:46]   --->   Operation 1426 'xor' 'xor_ln46_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1427 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1428 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1429 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1430 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1431 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1432 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1433 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1434 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1435 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1436 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1437 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1438 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1439 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1440 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1441 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln7_24 = trunc i31 %xor_ln46_24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1442 'trunc' 'trunc_ln7_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%and_ln7_39 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1210, i1 0, i1 %tmp_1211, i1 0, i1 %tmp_1212, i1 0, i1 %tmp_1213, i1 0, i1 %tmp_1214, i1 0, i1 %tmp_1215, i1 0, i1 %tmp_1216, i1 0, i1 %tmp_1217, i1 0, i1 %tmp_1218, i1 0, i1 %tmp_1219, i1 0, i1 %tmp_1220, i1 0, i1 %tmp_1221, i1 0, i1 %tmp_1222, i1 0, i1 %tmp_1223, i1 0, i1 %tmp_1224, i1 0, i1 %trunc_ln7_24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1443 'bitconcatenate' 'and_ln7_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%and_ln7_39_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1211, i1 0, i1 %tmp_1212, i1 0, i1 %tmp_1213, i1 0, i1 %tmp_1214, i1 0, i1 %tmp_1215, i1 0, i1 %tmp_1216, i1 0, i1 %tmp_1217, i1 0, i1 %tmp_1218, i1 0, i1 %tmp_1219, i1 0, i1 %tmp_1220, i1 0, i1 %tmp_1221, i1 0, i1 %tmp_1222, i1 0, i1 %tmp_1223, i1 0, i1 %tmp_1224, i1 0, i1 %trunc_ln7_24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1444 'bitconcatenate' 'and_ln7_39_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln7_98 = zext i29 %and_ln7_39_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1445 'zext' 'zext_ln7_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln7_50 = zext i31 %and_ln7_39" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1446 'zext' 'zext_ln7_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1447 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1448 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1449 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1450 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1451 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1452 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1453 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (0.00ns)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1454 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1455 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1456 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1457 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1458 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1459 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1460 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1461 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_49, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1462 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%and_ln7_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1225, i1 0, i1 %tmp_1226, i1 0, i1 %tmp_1227, i1 0, i1 %tmp_1228, i1 0, i1 %tmp_1229, i1 0, i1 %tmp_1230, i1 0, i1 %tmp_1231, i1 0, i1 %tmp_1232, i1 0, i1 %tmp_1233, i1 0, i1 %tmp_1234, i1 0, i1 %tmp_1235, i1 0, i1 %tmp_1236, i1 0, i1 %tmp_1237, i1 0, i1 %tmp_1238, i1 0, i1 %tmp_1239, i1 0, i1 %tmp_1240" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1463 'bitconcatenate' 'and_ln7_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%and_ln7_40_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1226, i1 0, i1 %tmp_1227, i1 0, i1 %tmp_1228, i1 0, i1 %tmp_1229, i1 0, i1 %tmp_1230, i1 0, i1 %tmp_1231, i1 0, i1 %tmp_1232, i1 0, i1 %tmp_1233, i1 0, i1 %tmp_1234, i1 0, i1 %tmp_1235, i1 0, i1 %tmp_1236, i1 0, i1 %tmp_1237, i1 0, i1 %tmp_1238, i1 0, i1 %tmp_1239, i1 0, i1 %tmp_1240" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1464 'bitconcatenate' 'and_ln7_40_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln7_99 = zext i29 %and_ln7_40_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1465 'zext' 'zext_ln7_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln7_51 = zext i31 %and_ln7_40" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1466 'zext' 'zext_ln7_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (2.46ns)   --->   "%add_ln7_76 = add i29 %and_ln7_40_cast1, i29 %and_ln7_39_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1467 'add' 'add_ln7_76' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (2.46ns)   --->   "%add_ln7_77 = add i30 %zext_ln7_99, i30 %zext_ln7_98" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1468 'add' 'add_ln7_77' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (2.52ns)   --->   "%s0_24 = add i32 %zext_ln7_51, i32 %zext_ln7_50" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1469 'add' 's0_24' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_1241 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_77, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1470 'partselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_1242 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1471 'partselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_1243 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1472 'partselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_1244 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1473 'partselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%tmp_1245 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1474 'partselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_1246 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1475 'partselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_1247 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1476 'partselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln8_24 = trunc i29 %add_ln7_76" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1477 'trunc' 'trunc_ln8_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1478 [1/1] (0.00ns)   --->   "%tmp_1248 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_24, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1478 'partselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_1249 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1479 'partselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_1250 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1480 'partselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_1251 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1481 'partselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_1252 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1482 'partselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_1253 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1483 'partselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_1254 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1484 'partselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_1255 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_76, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1485 'partselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_21_load = load i7 %p_ZL9golden_w1_21_addr" [bnn.cpp:46]   --->   Operation 1486 'load' 'p_ZL9golden_w1_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_50)   --->   "%xor_ln18_79 = xor i32 %input_21_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1487 'xor' 'xor_ln18_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_25)   --->   "%xor_ln18_80 = xor i31 %trunc_ln18_31, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1488 'xor' 'xor_ln18_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_25)   --->   "%trunc_ln18_55 = trunc i32 %p_ZL9golden_w1_21_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1489 'trunc' 'trunc_ln18_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_50 = xor i32 %p_ZL9golden_w1_21_load, i32 %xor_ln18_79" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1490 'xor' 'xnor_result_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_25 = xor i31 %trunc_ln18_55, i31 %xor_ln18_80" [bnn.cpp:46]   --->   Operation 1491 'xor' 'xor_ln46_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1492 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1493 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1494 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1495 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1496 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1497 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1498 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1499 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1500 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1501 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1502 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1503 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1504 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1505 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1506 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln7_25 = trunc i31 %xor_ln46_25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1507 'trunc' 'trunc_ln7_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%and_ln7_41 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1261, i1 0, i1 %tmp_1262, i1 0, i1 %tmp_1263, i1 0, i1 %tmp_1264, i1 0, i1 %tmp_1265, i1 0, i1 %tmp_1266, i1 0, i1 %tmp_1267, i1 0, i1 %tmp_1268, i1 0, i1 %tmp_1269, i1 0, i1 %tmp_1270, i1 0, i1 %tmp_1271, i1 0, i1 %tmp_1272, i1 0, i1 %tmp_1273, i1 0, i1 %tmp_1274, i1 0, i1 %tmp_1275, i1 0, i1 %trunc_ln7_25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1508 'bitconcatenate' 'and_ln7_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%and_ln7_41_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1262, i1 0, i1 %tmp_1263, i1 0, i1 %tmp_1264, i1 0, i1 %tmp_1265, i1 0, i1 %tmp_1266, i1 0, i1 %tmp_1267, i1 0, i1 %tmp_1268, i1 0, i1 %tmp_1269, i1 0, i1 %tmp_1270, i1 0, i1 %tmp_1271, i1 0, i1 %tmp_1272, i1 0, i1 %tmp_1273, i1 0, i1 %tmp_1274, i1 0, i1 %tmp_1275, i1 0, i1 %trunc_ln7_25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1509 'bitconcatenate' 'and_ln7_41_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln7_100 = zext i29 %and_ln7_41_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1510 'zext' 'zext_ln7_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln7_52 = zext i31 %and_ln7_41" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1511 'zext' 'zext_ln7_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1512 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1513 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1514 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1515 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1516 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1517 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1518 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_1283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1519 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_1284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1520 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_1285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1521 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_1286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1522 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_1287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1523 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_1288 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1524 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%tmp_1289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1525 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_1290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1526 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_1291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_50, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1527 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%and_ln7_42 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1276, i1 0, i1 %tmp_1277, i1 0, i1 %tmp_1278, i1 0, i1 %tmp_1279, i1 0, i1 %tmp_1280, i1 0, i1 %tmp_1281, i1 0, i1 %tmp_1282, i1 0, i1 %tmp_1283, i1 0, i1 %tmp_1284, i1 0, i1 %tmp_1285, i1 0, i1 %tmp_1286, i1 0, i1 %tmp_1287, i1 0, i1 %tmp_1288, i1 0, i1 %tmp_1289, i1 0, i1 %tmp_1290, i1 0, i1 %tmp_1291" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1528 'bitconcatenate' 'and_ln7_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%and_ln7_42_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1277, i1 0, i1 %tmp_1278, i1 0, i1 %tmp_1279, i1 0, i1 %tmp_1280, i1 0, i1 %tmp_1281, i1 0, i1 %tmp_1282, i1 0, i1 %tmp_1283, i1 0, i1 %tmp_1284, i1 0, i1 %tmp_1285, i1 0, i1 %tmp_1286, i1 0, i1 %tmp_1287, i1 0, i1 %tmp_1288, i1 0, i1 %tmp_1289, i1 0, i1 %tmp_1290, i1 0, i1 %tmp_1291" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1529 'bitconcatenate' 'and_ln7_42_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln7_101 = zext i29 %and_ln7_42_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1530 'zext' 'zext_ln7_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln7_53 = zext i31 %and_ln7_42" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1531 'zext' 'zext_ln7_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (2.46ns)   --->   "%add_ln7_79 = add i29 %and_ln7_42_cast1, i29 %and_ln7_41_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1532 'add' 'add_ln7_79' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (2.46ns)   --->   "%add_ln7_80 = add i30 %zext_ln7_101, i30 %zext_ln7_100" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1533 'add' 'add_ln7_80' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (2.52ns)   --->   "%s0_25 = add i32 %zext_ln7_53, i32 %zext_ln7_52" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1534 'add' 's0_25' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_1292 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_80, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1535 'partselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_1293 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1536 'partselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_1294 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1537 'partselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_1295 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1538 'partselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_1296 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1539 'partselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_1297 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1540 'partselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_1298 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1541 'partselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln8_25 = trunc i29 %add_ln7_79" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1542 'trunc' 'trunc_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_1299 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_25, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1543 'partselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_1300 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1544 'partselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_1301 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1545 'partselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_1302 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1546 'partselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_1303 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1547 'partselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_1304 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1548 'partselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_1305 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1549 'partselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_1306 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_79, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1550 'partselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_22_load = load i7 %p_ZL9golden_w1_22_addr" [bnn.cpp:46]   --->   Operation 1551 'load' 'p_ZL9golden_w1_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_51)   --->   "%xor_ln18_82 = xor i32 %input_22_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1552 'xor' 'xor_ln18_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_26)   --->   "%xor_ln18_83 = xor i31 %trunc_ln18_32, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1553 'xor' 'xor_ln18_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_26)   --->   "%trunc_ln18_56 = trunc i32 %p_ZL9golden_w1_22_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1554 'trunc' 'trunc_ln18_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_51 = xor i32 %p_ZL9golden_w1_22_load, i32 %xor_ln18_82" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1555 'xor' 'xnor_result_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_26 = xor i31 %trunc_ln18_56, i31 %xor_ln18_83" [bnn.cpp:46]   --->   Operation 1556 'xor' 'xor_ln46_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1557 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1558 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1559 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1560 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1561 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1562 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1563 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1564 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1565 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1566 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1567 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1568 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1569 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1570 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1571 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln7_26 = trunc i31 %xor_ln46_26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1572 'trunc' 'trunc_ln7_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%and_ln7_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1312, i1 0, i1 %tmp_1313, i1 0, i1 %tmp_1314, i1 0, i1 %tmp_1315, i1 0, i1 %tmp_1316, i1 0, i1 %tmp_1317, i1 0, i1 %tmp_1318, i1 0, i1 %tmp_1319, i1 0, i1 %tmp_1320, i1 0, i1 %tmp_1321, i1 0, i1 %tmp_1322, i1 0, i1 %tmp_1323, i1 0, i1 %tmp_1324, i1 0, i1 %tmp_1325, i1 0, i1 %tmp_1326, i1 0, i1 %trunc_ln7_26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1573 'bitconcatenate' 'and_ln7_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%and_ln7_43_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1313, i1 0, i1 %tmp_1314, i1 0, i1 %tmp_1315, i1 0, i1 %tmp_1316, i1 0, i1 %tmp_1317, i1 0, i1 %tmp_1318, i1 0, i1 %tmp_1319, i1 0, i1 %tmp_1320, i1 0, i1 %tmp_1321, i1 0, i1 %tmp_1322, i1 0, i1 %tmp_1323, i1 0, i1 %tmp_1324, i1 0, i1 %tmp_1325, i1 0, i1 %tmp_1326, i1 0, i1 %trunc_ln7_26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1574 'bitconcatenate' 'and_ln7_43_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln7_102 = zext i29 %and_ln7_43_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1575 'zext' 'zext_ln7_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln7_54 = zext i31 %and_ln7_43" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1576 'zext' 'zext_ln7_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1577 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1578 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1579 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1580 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1581 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1582 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1583 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1584 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1585 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1586 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1587 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_1338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1588 'bitselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_1339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1589 'bitselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_1340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1590 'bitselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_1341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1591 'bitselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_51, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1592 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%and_ln7_44 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1327, i1 0, i1 %tmp_1328, i1 0, i1 %tmp_1329, i1 0, i1 %tmp_1330, i1 0, i1 %tmp_1331, i1 0, i1 %tmp_1332, i1 0, i1 %tmp_1333, i1 0, i1 %tmp_1334, i1 0, i1 %tmp_1335, i1 0, i1 %tmp_1336, i1 0, i1 %tmp_1337, i1 0, i1 %tmp_1338, i1 0, i1 %tmp_1339, i1 0, i1 %tmp_1340, i1 0, i1 %tmp_1341, i1 0, i1 %tmp_1342" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1593 'bitconcatenate' 'and_ln7_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%and_ln7_44_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1328, i1 0, i1 %tmp_1329, i1 0, i1 %tmp_1330, i1 0, i1 %tmp_1331, i1 0, i1 %tmp_1332, i1 0, i1 %tmp_1333, i1 0, i1 %tmp_1334, i1 0, i1 %tmp_1335, i1 0, i1 %tmp_1336, i1 0, i1 %tmp_1337, i1 0, i1 %tmp_1338, i1 0, i1 %tmp_1339, i1 0, i1 %tmp_1340, i1 0, i1 %tmp_1341, i1 0, i1 %tmp_1342" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1594 'bitconcatenate' 'and_ln7_44_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln7_103 = zext i29 %and_ln7_44_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1595 'zext' 'zext_ln7_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln7_55 = zext i31 %and_ln7_44" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1596 'zext' 'zext_ln7_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (2.46ns)   --->   "%add_ln7_82 = add i29 %and_ln7_44_cast1, i29 %and_ln7_43_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1597 'add' 'add_ln7_82' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1598 [1/1] (2.46ns)   --->   "%add_ln7_83 = add i30 %zext_ln7_103, i30 %zext_ln7_102" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1598 'add' 'add_ln7_83' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (2.52ns)   --->   "%s0_26 = add i32 %zext_ln7_55, i32 %zext_ln7_54" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1599 'add' 's0_26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_1343 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_83, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1600 'partselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_1344 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1601 'partselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_1345 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1602 'partselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_1346 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1603 'partselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_1347 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1604 'partselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%tmp_1348 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1605 'partselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_1349 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1606 'partselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln8_26 = trunc i29 %add_ln7_82" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1607 'trunc' 'trunc_ln8_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%tmp_1350 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_26, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1608 'partselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_1351 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1609 'partselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_1352 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1610 'partselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_1353 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1611 'partselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_1354 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1612 'partselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_1355 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1613 'partselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_1356 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1614 'partselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_1357 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_82, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1615 'partselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_23_load = load i7 %p_ZL9golden_w1_23_addr" [bnn.cpp:46]   --->   Operation 1616 'load' 'p_ZL9golden_w1_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node xnor_result_52)   --->   "%xor_ln18_85 = xor i32 %input_23_val_read, i32 2863311530" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1617 'xor' 'xor_ln18_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_27)   --->   "%xor_ln18_86 = xor i31 %trunc_ln18_33, i31 1431655765" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1618 'xor' 'xor_ln18_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_27)   --->   "%trunc_ln18_57 = trunc i32 %p_ZL9golden_w1_23_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1619 'trunc' 'trunc_ln18_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.99ns) (out node of the LUT)   --->   "%xnor_result_52 = xor i32 %p_ZL9golden_w1_23_load, i32 %xor_ln18_85" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1620 'xor' 'xnor_result_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_27 = xor i31 %trunc_ln18_57, i31 %xor_ln18_86" [bnn.cpp:46]   --->   Operation 1621 'xor' 'xor_ln46_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 30" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1622 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 28" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1623 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 26" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1624 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 24" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1625 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 22" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1626 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 20" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1627 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 18" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1628 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 16" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1629 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 14" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1630 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 12" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1631 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 10" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1632 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 8" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1633 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 6" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1634 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 4" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1635 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 2" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1636 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln7_27 = trunc i31 %xor_ln46_27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1637 'trunc' 'trunc_ln7_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%and_ln7_45 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1363, i1 0, i1 %tmp_1364, i1 0, i1 %tmp_1365, i1 0, i1 %tmp_1366, i1 0, i1 %tmp_1367, i1 0, i1 %tmp_1368, i1 0, i1 %tmp_1369, i1 0, i1 %tmp_1370, i1 0, i1 %tmp_1371, i1 0, i1 %tmp_1372, i1 0, i1 %tmp_1373, i1 0, i1 %tmp_1374, i1 0, i1 %tmp_1375, i1 0, i1 %tmp_1376, i1 0, i1 %tmp_1377, i1 0, i1 %trunc_ln7_27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1638 'bitconcatenate' 'and_ln7_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%and_ln7_45_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1364, i1 0, i1 %tmp_1365, i1 0, i1 %tmp_1366, i1 0, i1 %tmp_1367, i1 0, i1 %tmp_1368, i1 0, i1 %tmp_1369, i1 0, i1 %tmp_1370, i1 0, i1 %tmp_1371, i1 0, i1 %tmp_1372, i1 0, i1 %tmp_1373, i1 0, i1 %tmp_1374, i1 0, i1 %tmp_1375, i1 0, i1 %tmp_1376, i1 0, i1 %tmp_1377, i1 0, i1 %trunc_ln7_27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1639 'bitconcatenate' 'and_ln7_45_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln7_104 = zext i29 %and_ln7_45_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1640 'zext' 'zext_ln7_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln7_56 = zext i31 %and_ln7_45" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1641 'zext' 'zext_ln7_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 31" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1642 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 29" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1643 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 27" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1644 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 25" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1645 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 23" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1646 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 21" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1647 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 19" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1648 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_1385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 17" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1649 'bitselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_1386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 15" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1650 'bitselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_1387 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 13" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1651 'bitselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_1388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 11" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1652 'bitselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_1389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 9" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1653 'bitselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_1390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 7" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1654 'bitselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_1391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 5" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1655 'bitselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_1392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 3" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1656 'bitselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_1393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result_52, i32 1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1657 'bitselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%and_ln7_46 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1378, i1 0, i1 %tmp_1379, i1 0, i1 %tmp_1380, i1 0, i1 %tmp_1381, i1 0, i1 %tmp_1382, i1 0, i1 %tmp_1383, i1 0, i1 %tmp_1384, i1 0, i1 %tmp_1385, i1 0, i1 %tmp_1386, i1 0, i1 %tmp_1387, i1 0, i1 %tmp_1388, i1 0, i1 %tmp_1389, i1 0, i1 %tmp_1390, i1 0, i1 %tmp_1391, i1 0, i1 %tmp_1392, i1 0, i1 %tmp_1393" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1658 'bitconcatenate' 'and_ln7_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%and_ln7_46_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1379, i1 0, i1 %tmp_1380, i1 0, i1 %tmp_1381, i1 0, i1 %tmp_1382, i1 0, i1 %tmp_1383, i1 0, i1 %tmp_1384, i1 0, i1 %tmp_1385, i1 0, i1 %tmp_1386, i1 0, i1 %tmp_1387, i1 0, i1 %tmp_1388, i1 0, i1 %tmp_1389, i1 0, i1 %tmp_1390, i1 0, i1 %tmp_1391, i1 0, i1 %tmp_1392, i1 0, i1 %tmp_1393" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1659 'bitconcatenate' 'and_ln7_46_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln7_105 = zext i29 %and_ln7_46_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1660 'zext' 'zext_ln7_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln7_57 = zext i31 %and_ln7_46" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1661 'zext' 'zext_ln7_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (2.46ns)   --->   "%add_ln7_85 = add i29 %and_ln7_46_cast1, i29 %and_ln7_45_cast1" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1662 'add' 'add_ln7_85' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1663 [1/1] (2.46ns)   --->   "%add_ln7_86 = add i30 %zext_ln7_105, i30 %zext_ln7_104" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1663 'add' 'add_ln7_86' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (2.52ns)   --->   "%s0_27 = add i32 %zext_ln7_57, i32 %zext_ln7_56" [bnn.cpp:7->bnn.cpp:58]   --->   Operation 1664 'add' 's0_27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_1394 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln7_86, i32 28, i32 29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1665 'partselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_1395 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 24, i32 25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1666 'partselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_1396 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 20, i32 21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1667 'partselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%tmp_1397 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 16, i32 17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1668 'partselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_1398 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 12, i32 13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1669 'partselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%tmp_1399 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 8, i32 9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1670 'partselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%tmp_1400 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 4, i32 5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1671 'partselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln8_27 = trunc i29 %add_ln7_85" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1672 'trunc' 'trunc_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_1401 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_27, i32 30, i32 31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1673 'partselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_1402 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 26, i32 27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1674 'partselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_1403 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 22, i32 23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1675 'partselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_1404 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 18, i32 19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1676 'partselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_1405 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 14, i32 15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1677 'partselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_1406 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 10, i32 11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1678 'partselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_1407 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 6, i32 7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1679 'partselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_1408 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln7_85, i32 2, i32 3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1680 'partselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL9golden_w1_24_load = load i7 %p_ZL9golden_w1_24_addr" [bnn.cpp:46]   --->   Operation 1681 'load' 'p_ZL9golden_w1_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 31" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1682 'bitselect' 'bit_sel2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xor_ln18_88 = xor i1 %bit_sel2, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1683 'xor' 'xor_ln18_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%trunc_ln18_58 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1684 'trunc' 'trunc_ln18_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xor_ln18_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18_88, i31 %trunc_ln18_58" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1685 'bitconcatenate' 'xor_ln18_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_42)   --->   "%bit_sel3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 30" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1686 'bitselect' 'bit_sel3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_42)   --->   "%xor_ln18_89 = xor i1 %bit_sel3, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1687 'xor' 'xor_ln18_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_42)   --->   "%trunc_ln18_59 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1688 'trunc' 'trunc_ln18_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_42)   --->   "%xor_ln18_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %xor_ln18_89, i30 %trunc_ln18_59" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1689 'bitconcatenate' 'xor_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_42)   --->   "%trunc_ln18_60 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1690 'trunc' 'trunc_ln18_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_41)   --->   "%bit_sel5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 29" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1691 'bitselect' 'bit_sel5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_41)   --->   "%xor_ln18_90 = xor i1 %bit_sel5, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1692 'xor' 'xor_ln18_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_41)   --->   "%trunc_ln18_61 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1693 'trunc' 'trunc_ln18_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_41)   --->   "%xor_ln18_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i29, i1 %xor_ln18_90, i29 %trunc_ln18_61" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1694 'bitconcatenate' 'xor_ln18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_41)   --->   "%trunc_ln18_62 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1695 'trunc' 'trunc_ln18_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%bit_sel6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 28" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1696 'bitselect' 'bit_sel6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xor_ln18_91 = xor i1 %bit_sel6, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1697 'xor' 'xor_ln18_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%trunc_ln18_63 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1698 'trunc' 'trunc_ln18_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xor_ln18_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i28, i1 %xor_ln18_91, i28 %trunc_ln18_63" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1699 'bitconcatenate' 'xor_ln18_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%trunc_ln18_64 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1700 'trunc' 'trunc_ln18_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_39)   --->   "%bit_sel8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 27" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1701 'bitselect' 'bit_sel8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_39)   --->   "%xor_ln18_92 = xor i1 %bit_sel8, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1702 'xor' 'xor_ln18_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_39)   --->   "%trunc_ln18_65 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1703 'trunc' 'trunc_ln18_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_39)   --->   "%xor_ln18_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln18_92, i27 %trunc_ln18_65" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1704 'bitconcatenate' 'xor_ln18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_39)   --->   "%trunc_ln18_66 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1705 'trunc' 'trunc_ln18_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%bit_sel9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 26" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1706 'bitselect' 'bit_sel9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln18_93 = xor i1 %bit_sel9, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1707 'xor' 'xor_ln18_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%trunc_ln18_67 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1708 'trunc' 'trunc_ln18_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln18_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i1.i26, i1 %xor_ln18_93, i26 %trunc_ln18_67" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1709 'bitconcatenate' 'xor_ln18_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%trunc_ln18_68 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1710 'trunc' 'trunc_ln18_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%bit_sel11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 25" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1711 'bitselect' 'bit_sel11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln18_94 = xor i1 %bit_sel11, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1712 'xor' 'xor_ln18_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%trunc_ln18_69 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1713 'trunc' 'trunc_ln18_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln18_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 %xor_ln18_94, i25 %trunc_ln18_69" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1714 'bitconcatenate' 'xor_ln18_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%trunc_ln18_70 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1715 'trunc' 'trunc_ln18_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_36)   --->   "%bit_sel12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 24" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1716 'bitselect' 'bit_sel12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_36)   --->   "%xor_ln18_95 = xor i1 %bit_sel12, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1717 'xor' 'xor_ln18_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_36)   --->   "%trunc_ln18_71 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1718 'trunc' 'trunc_ln18_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_36)   --->   "%xor_ln18_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %xor_ln18_95, i24 %trunc_ln18_71" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1719 'bitconcatenate' 'xor_ln18_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_36)   --->   "%trunc_ln18_72 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1720 'trunc' 'trunc_ln18_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_35)   --->   "%bit_sel14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 23" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1721 'bitselect' 'bit_sel14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_35)   --->   "%xor_ln18_96 = xor i1 %bit_sel14, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1722 'xor' 'xor_ln18_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_35)   --->   "%trunc_ln18_73 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1723 'trunc' 'trunc_ln18_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_35)   --->   "%xor_ln18_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 %xor_ln18_96, i23 %trunc_ln18_73" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1724 'bitconcatenate' 'xor_ln18_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_35)   --->   "%trunc_ln18_74 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1725 'trunc' 'trunc_ln18_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%bit_sel15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 22" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1726 'bitselect' 'bit_sel15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln18_97 = xor i1 %bit_sel15, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1727 'xor' 'xor_ln18_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%trunc_ln18_75 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1728 'trunc' 'trunc_ln18_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln18_9 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 %xor_ln18_97, i22 %trunc_ln18_75" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1729 'bitconcatenate' 'xor_ln18_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%trunc_ln18_76 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1730 'trunc' 'trunc_ln18_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%bit_sel13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 21" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1731 'bitselect' 'bit_sel13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln18_98 = xor i1 %bit_sel13, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1732 'xor' 'xor_ln18_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%trunc_ln18_77 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1733 'trunc' 'trunc_ln18_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln18_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i21, i1 %xor_ln18_98, i21 %trunc_ln18_77" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1734 'bitconcatenate' 'xor_ln18_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%trunc_ln18_78 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1735 'trunc' 'trunc_ln18_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_32)   --->   "%bit_sel10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 20" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1736 'bitselect' 'bit_sel10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_32)   --->   "%xor_ln18_99 = xor i1 %bit_sel10, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1737 'xor' 'xor_ln18_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_32)   --->   "%trunc_ln18_79 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1738 'trunc' 'trunc_ln18_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_32)   --->   "%xor_ln18_11 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i20, i1 %xor_ln18_99, i20 %trunc_ln18_79" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1739 'bitconcatenate' 'xor_ln18_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_32)   --->   "%trunc_ln18_80 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1740 'trunc' 'trunc_ln18_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_31)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 19" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1741 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_31)   --->   "%xor_ln18_100 = xor i1 %bit_sel7, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1742 'xor' 'xor_ln18_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_31)   --->   "%trunc_ln18_81 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1743 'trunc' 'trunc_ln18_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_31)   --->   "%xor_ln18_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 %xor_ln18_100, i19 %trunc_ln18_81" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1744 'bitconcatenate' 'xor_ln18_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_31)   --->   "%trunc_ln18_82 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1745 'trunc' 'trunc_ln18_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_30)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 18" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1746 'bitselect' 'bit_sel4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_30)   --->   "%xor_ln18_101 = xor i1 %bit_sel4, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1747 'xor' 'xor_ln18_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_30)   --->   "%trunc_ln18_83 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1748 'trunc' 'trunc_ln18_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_30)   --->   "%xor_ln18_13 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %xor_ln18_101, i18 %trunc_ln18_83" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1749 'bitconcatenate' 'xor_ln18_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_30)   --->   "%trunc_ln18_84 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1750 'trunc' 'trunc_ln18_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_29)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 17" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1751 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_29)   --->   "%xor_ln18_102 = xor i1 %bit_sel1, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1752 'xor' 'xor_ln18_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_29)   --->   "%trunc_ln18_85 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1753 'trunc' 'trunc_ln18_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_29)   --->   "%xor_ln18_14 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %xor_ln18_102, i17 %trunc_ln18_85" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1754 'bitconcatenate' 'xor_ln18_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node xor_ln46_29)   --->   "%trunc_ln18_86 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1755 'trunc' 'trunc_ln18_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xnor_result = xor i32 %p_ZL9golden_w1_24_load, i32 %xor_ln18_s" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 1756 'xor' 'xnor_result' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (1.01ns) (out node of the LUT)   --->   "%xor_ln46_29 = xor i18 %trunc_ln18_86, i18 %xor_ln18_14" [bnn.cpp:46]   --->   Operation 1757 'xor' 'xor_ln46_29' <Predicate = true> <Delay = 1.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (1.02ns) (out node of the LUT)   --->   "%xor_ln46_30 = xor i19 %trunc_ln18_84, i19 %xor_ln18_13" [bnn.cpp:46]   --->   Operation 1758 'xor' 'xor_ln46_30' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln46_31 = xor i20 %trunc_ln18_82, i20 %xor_ln18_12" [bnn.cpp:46]   --->   Operation 1759 'xor' 'xor_ln46_31' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln46_32 = xor i21 %trunc_ln18_80, i21 %xor_ln18_11" [bnn.cpp:46]   --->   Operation 1760 'xor' 'xor_ln46_32' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln46_33 = xor i22 %trunc_ln18_78, i22 %xor_ln18_10" [bnn.cpp:46]   --->   Operation 1761 'xor' 'xor_ln46_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln46_34 = xor i23 %trunc_ln18_76, i23 %xor_ln18_9" [bnn.cpp:46]   --->   Operation 1762 'xor' 'xor_ln46_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1763 [1/1] (1.03ns) (out node of the LUT)   --->   "%xor_ln46_35 = xor i24 %trunc_ln18_74, i24 %xor_ln18_8" [bnn.cpp:46]   --->   Operation 1763 'xor' 'xor_ln46_35' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (1.02ns) (out node of the LUT)   --->   "%xor_ln46_36 = xor i25 %trunc_ln18_72, i25 %xor_ln18_7" [bnn.cpp:46]   --->   Operation 1764 'xor' 'xor_ln46_36' <Predicate = true> <Delay = 1.02> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%xor_ln46_37 = xor i26 %trunc_ln18_70, i26 %xor_ln18_6" [bnn.cpp:46]   --->   Operation 1765 'xor' 'xor_ln46_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%xor_ln46_38 = xor i27 %trunc_ln18_68, i27 %xor_ln18_5" [bnn.cpp:46]   --->   Operation 1766 'xor' 'xor_ln46_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1767 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_39 = xor i28 %trunc_ln18_66, i28 %xor_ln18_4" [bnn.cpp:46]   --->   Operation 1767 'xor' 'xor_ln46_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%xor_ln46_40 = xor i29 %trunc_ln18_64, i29 %xor_ln18_3" [bnn.cpp:46]   --->   Operation 1768 'xor' 'xor_ln46_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_41 = xor i30 %trunc_ln18_62, i30 %xor_ln18_2" [bnn.cpp:46]   --->   Operation 1769 'xor' 'xor_ln46_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln46_42 = xor i31 %trunc_ln18_60, i31 %xor_ln18_1" [bnn.cpp:46]   --->   Operation 1770 'xor' 'xor_ln46_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln46_40, i32 28" [bnn.cpp:63]   --->   Operation 1771 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31" [bnn.cpp:63]   --->   Operation 1772 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%zext_ln63_29 = zext i1 %tmp_1415" [bnn.cpp:63]   --->   Operation 1773 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln46_29, i32 17" [bnn.cpp:63]   --->   Operation 1774 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node add_ln63)   --->   "%zext_ln63_30 = zext i1 %tmp_1414" [bnn.cpp:63]   --->   Operation 1775 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln46_30, i32 18" [bnn.cpp:63]   --->   Operation 1776 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i1 %tmp_1416" [bnn.cpp:63]   --->   Operation 1777 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln46_41, i32 29" [bnn.cpp:63]   --->   Operation 1778 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i1 %tmp_1417" [bnn.cpp:63]   --->   Operation 1779 'zext' 'zext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln46_34, i32 22" [bnn.cpp:63]   --->   Operation 1780 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i1 %tmp_1418" [bnn.cpp:63]   --->   Operation 1781 'zext' 'zext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln46_38, i32 26" [bnn.cpp:63]   --->   Operation 1782 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%zext_ln63_34 = zext i1 %tmp_1419" [bnn.cpp:63]   --->   Operation 1783 'zext' 'zext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln46_31, i32 19" [bnn.cpp:63]   --->   Operation 1784 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_8)   --->   "%zext_ln63_35 = zext i1 %tmp_1420" [bnn.cpp:63]   --->   Operation 1785 'zext' 'zext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln46_35, i32 23" [bnn.cpp:63]   --->   Operation 1786 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln63_36 = zext i1 %tmp_1421" [bnn.cpp:63]   --->   Operation 1787 'zext' 'zext_ln63_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln46_36, i32 24" [bnn.cpp:63]   --->   Operation 1788 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i1 %tmp_1422" [bnn.cpp:63]   --->   Operation 1789 'zext' 'zext_ln63_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln46_33, i32 21" [bnn.cpp:63]   --->   Operation 1790 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i1 %tmp_1423" [bnn.cpp:63]   --->   Operation 1791 'zext' 'zext_ln63_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln46_37, i32 25" [bnn.cpp:63]   --->   Operation 1792 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%zext_ln63_39 = zext i1 %tmp_1424" [bnn.cpp:63]   --->   Operation 1793 'zext' 'zext_ln63_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln46_39, i32 27" [bnn.cpp:63]   --->   Operation 1794 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_13)   --->   "%zext_ln63_40 = zext i1 %tmp_1425" [bnn.cpp:63]   --->   Operation 1795 'zext' 'zext_ln63_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_42, i32 30" [bnn.cpp:63]   --->   Operation 1796 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1797 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i1 %tmp_1426" [bnn.cpp:63]   --->   Operation 1797 'zext' 'zext_ln63_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln46_32, i32 20" [bnn.cpp:63]   --->   Operation 1798 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i1 %tmp_1427" [bnn.cpp:63]   --->   Operation 1799 'zext' 'zext_ln63_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln63_43 = zext i1 %tmp_1428" [bnn.cpp:63]   --->   Operation 1800 'zext' 'zext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1801 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln63 = add i2 %zext_ln63_29, i2 %zext_ln63_30" [bnn.cpp:63]   --->   Operation 1801 'add' 'add_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_5 = add i2 %zext_ln63_32, i2 %zext_ln63_33" [bnn.cpp:63]   --->   Operation 1802 'add' 'add_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1803 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln63_6 = add i2 %add_ln63_5, i2 %zext_ln63_31" [bnn.cpp:63]   --->   Operation 1803 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1804 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln63_8 = add i2 %zext_ln63_34, i2 %zext_ln63_35" [bnn.cpp:63]   --->   Operation 1804 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_9 = add i2 %zext_ln63_37, i2 %zext_ln63_38" [bnn.cpp:63]   --->   Operation 1805 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1806 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln63_10 = add i2 %add_ln63_9, i2 %zext_ln63_36" [bnn.cpp:63]   --->   Operation 1806 'add' 'add_ln63_10' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1807 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln63_13 = add i2 %zext_ln63_39, i2 %zext_ln63_40" [bnn.cpp:63]   --->   Operation 1807 'add' 'add_ln63_13' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_14 = add i2 %zext_ln63_42, i2 %zext_ln63_43" [bnn.cpp:63]   --->   Operation 1808 'add' 'add_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1809 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln63_15 = add i2 %add_ln63_14, i2 %zext_ln63_41" [bnn.cpp:63]   --->   Operation 1809 'add' 'add_ln63_15' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_289, i2 0, i2 %tmp_290, i2 0, i2 %tmp_291, i2 0, i2 %tmp_292, i2 0, i2 %tmp_293, i2 0, i2 %tmp_294, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1810 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.00ns)   --->   "%and_ln8_cast3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_289, i2 0, i2 %tmp_290, i2 0, i2 %tmp_291, i2 0, i2 %tmp_292, i2 0, i2 %tmp_293, i2 0, i2 %tmp_294, i2 0, i2 %trunc_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1811 'bitconcatenate' 'and_ln8_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln8_58 = zext i26 %and_ln8_cast3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1812 'zext' 'zext_ln8_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i30 %and_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1813 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns)   --->   "%and_ln8_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_295, i2 0, i2 %tmp_296, i2 0, i2 %tmp_297, i2 0, i2 %tmp_298, i2 0, i2 %tmp_299, i2 0, i2 %tmp_300, i2 0, i2 %tmp_301, i2 0, i2 %tmp_302" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1814 'bitconcatenate' 'and_ln8_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%and_ln8_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_296, i2 0, i2 %tmp_297, i2 0, i2 %tmp_298, i2 0, i2 %tmp_299, i2 0, i2 %tmp_300, i2 0, i2 %tmp_301, i2 0, i2 %tmp_302" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1815 'bitconcatenate' 'and_ln8_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln8_59 = zext i26 %and_ln8_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1816 'zext' 'zext_ln8_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i30 %and_ln8_s" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1817 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8 = add i28 %zext_ln8_59, i28 %zext_ln8_58" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1818 'add' 'add_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1819 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln8_11, i31 %zext_ln8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1819 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1820 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i27 %tmp_303" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1821 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9, i28 %add_ln8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1822 'add' 'add_ln9' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1823 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1824 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i28 %add_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1825 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1826 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%and_ln8_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_307, i2 0, i2 %tmp_308, i2 0, i2 %tmp_309, i2 0, i2 %tmp_310, i2 0, i2 %tmp_311, i2 0, i2 %tmp_312, i2 0, i2 %tmp_313, i2 0, i2 %trunc_ln8_5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1827 'bitconcatenate' 'and_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns)   --->   "%and_ln8_1_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_308, i2 0, i2 %tmp_309, i2 0, i2 %tmp_310, i2 0, i2 %tmp_311, i2 0, i2 %tmp_312, i2 0, i2 %tmp_313, i2 0, i2 %trunc_ln8_5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1828 'bitconcatenate' 'and_ln8_1_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln8_60 = zext i26 %and_ln8_1_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1829 'zext' 'zext_ln8_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i30 %and_ln8_1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1830 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%and_ln8_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_314, i2 0, i2 %tmp_315, i2 0, i2 %tmp_316, i2 0, i2 %tmp_317, i2 0, i2 %tmp_318, i2 0, i2 %tmp_319, i2 0, i2 %tmp_320, i2 0, i2 %tmp_321" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1831 'bitconcatenate' 'and_ln8_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns)   --->   "%and_ln8_2_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_315, i2 0, i2 %tmp_316, i2 0, i2 %tmp_317, i2 0, i2 %tmp_318, i2 0, i2 %tmp_319, i2 0, i2 %tmp_320, i2 0, i2 %tmp_321" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1832 'bitconcatenate' 'and_ln8_2_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln8_61 = zext i26 %and_ln8_2_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1833 'zext' 'zext_ln8_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i30 %and_ln8_2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1834 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_12 = add i28 %zext_ln8_61, i28 %zext_ln8_60" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1835 'add' 'add_ln8_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1836 [1/1] (2.49ns)   --->   "%s1_5 = add i31 %zext_ln8_13, i31 %zext_ln8_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1836 'add' 's1_5' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_5, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1837 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.00ns)   --->   "%zext_ln9_12 = zext i27 %tmp_322" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1838 'zext' 'zext_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1839 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_5 = add i28 %zext_ln9_12, i28 %add_ln8_12" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1839 'add' 'add_ln9_5' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_5, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1840 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_5, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1841 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln9_5 = trunc i28 %add_ln9_5" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1842 'trunc' 'trunc_ln9_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_5, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1843 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%and_ln8_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_326, i2 0, i2 %tmp_327, i2 0, i2 %tmp_328, i2 0, i2 %tmp_329, i2 0, i2 %tmp_330, i2 0, i2 %tmp_331, i2 0, i2 %tmp_332, i2 0, i2 %trunc_ln8_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1844 'bitconcatenate' 'and_ln8_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%and_ln8_3_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_327, i2 0, i2 %tmp_328, i2 0, i2 %tmp_329, i2 0, i2 %tmp_330, i2 0, i2 %tmp_331, i2 0, i2 %tmp_332, i2 0, i2 %trunc_ln8_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1845 'bitconcatenate' 'and_ln8_3_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln8_62 = zext i26 %and_ln8_3_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1846 'zext' 'zext_ln8_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i30 %and_ln8_3" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1847 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%and_ln8_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_333, i2 0, i2 %tmp_334, i2 0, i2 %tmp_335, i2 0, i2 %tmp_336, i2 0, i2 %tmp_337, i2 0, i2 %tmp_338, i2 0, i2 %tmp_339, i2 0, i2 %tmp_340" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1848 'bitconcatenate' 'and_ln8_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%and_ln8_4_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_334, i2 0, i2 %tmp_335, i2 0, i2 %tmp_336, i2 0, i2 %tmp_337, i2 0, i2 %tmp_338, i2 0, i2 %tmp_339, i2 0, i2 %tmp_340" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1849 'bitconcatenate' 'and_ln8_4_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%zext_ln8_63 = zext i26 %and_ln8_4_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1850 'zext' 'zext_ln8_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i30 %and_ln8_4" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1851 'zext' 'zext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_14 = add i28 %zext_ln8_63, i28 %zext_ln8_62" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1852 'add' 'add_ln8_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1853 [1/1] (2.49ns)   --->   "%s1_6 = add i31 %zext_ln8_15, i31 %zext_ln8_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1853 'add' 's1_6' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_6, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1854 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln9_14 = zext i27 %tmp_341" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1855 'zext' 'zext_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_6 = add i28 %zext_ln9_14, i28 %add_ln8_14" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1856 'add' 'add_ln9_6' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_6, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1857 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_6, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1858 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln9_6 = trunc i28 %add_ln9_6" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1859 'trunc' 'trunc_ln9_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_6, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1860 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns)   --->   "%and_ln8_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_374, i2 0, i2 %tmp_375, i2 0, i2 %tmp_376, i2 0, i2 %tmp_377, i2 0, i2 %tmp_378, i2 0, i2 %tmp_379, i2 0, i2 %tmp_380, i2 0, i2 %trunc_ln8_7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1861 'bitconcatenate' 'and_ln8_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%and_ln8_5_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_375, i2 0, i2 %tmp_376, i2 0, i2 %tmp_377, i2 0, i2 %tmp_378, i2 0, i2 %tmp_379, i2 0, i2 %tmp_380, i2 0, i2 %trunc_ln8_7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1862 'bitconcatenate' 'and_ln8_5_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln8_64 = zext i26 %and_ln8_5_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1863 'zext' 'zext_ln8_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i30 %and_ln8_5" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1864 'zext' 'zext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%and_ln8_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_381, i2 0, i2 %tmp_382, i2 0, i2 %tmp_383, i2 0, i2 %tmp_384, i2 0, i2 %tmp_385, i2 0, i2 %tmp_386, i2 0, i2 %tmp_387, i2 0, i2 %tmp_388" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1865 'bitconcatenate' 'and_ln8_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.00ns)   --->   "%and_ln8_6_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_382, i2 0, i2 %tmp_383, i2 0, i2 %tmp_384, i2 0, i2 %tmp_385, i2 0, i2 %tmp_386, i2 0, i2 %tmp_387, i2 0, i2 %tmp_388" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1866 'bitconcatenate' 'and_ln8_6_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln8_65 = zext i26 %and_ln8_6_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1867 'zext' 'zext_ln8_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i30 %and_ln8_6" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1868 'zext' 'zext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_16 = add i28 %zext_ln8_65, i28 %zext_ln8_64" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1869 'add' 'add_ln8_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1870 [1/1] (2.49ns)   --->   "%s1_7 = add i31 %zext_ln8_17, i31 %zext_ln8_16" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1870 'add' 's1_7' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_7, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1871 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln9_16 = zext i27 %tmp_389" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1872 'zext' 'zext_ln9_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1873 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_7 = add i28 %zext_ln9_16, i28 %add_ln8_16" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1873 'add' 'add_ln9_7' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_7, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1874 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_7, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1875 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln9_7 = trunc i28 %add_ln9_7" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1876 'trunc' 'trunc_ln9_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_7, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1877 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%and_ln8_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_425, i2 0, i2 %tmp_426, i2 0, i2 %tmp_427, i2 0, i2 %tmp_428, i2 0, i2 %tmp_429, i2 0, i2 %tmp_430, i2 0, i2 %tmp_431, i2 0, i2 %trunc_ln8_8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1878 'bitconcatenate' 'and_ln8_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns)   --->   "%and_ln8_7_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_426, i2 0, i2 %tmp_427, i2 0, i2 %tmp_428, i2 0, i2 %tmp_429, i2 0, i2 %tmp_430, i2 0, i2 %tmp_431, i2 0, i2 %trunc_ln8_8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1879 'bitconcatenate' 'and_ln8_7_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln8_66 = zext i26 %and_ln8_7_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1880 'zext' 'zext_ln8_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i30 %and_ln8_7" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1881 'zext' 'zext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%and_ln8_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_432, i2 0, i2 %tmp_433, i2 0, i2 %tmp_434, i2 0, i2 %tmp_435, i2 0, i2 %tmp_436, i2 0, i2 %tmp_437, i2 0, i2 %tmp_438, i2 0, i2 %tmp_439" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1882 'bitconcatenate' 'and_ln8_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%and_ln8_8_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_433, i2 0, i2 %tmp_434, i2 0, i2 %tmp_435, i2 0, i2 %tmp_436, i2 0, i2 %tmp_437, i2 0, i2 %tmp_438, i2 0, i2 %tmp_439" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1883 'bitconcatenate' 'and_ln8_8_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln8_67 = zext i26 %and_ln8_8_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1884 'zext' 'zext_ln8_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln8_19 = zext i30 %and_ln8_8" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1885 'zext' 'zext_ln8_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_18 = add i28 %zext_ln8_67, i28 %zext_ln8_66" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1886 'add' 'add_ln8_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1887 [1/1] (2.49ns)   --->   "%s1_8 = add i31 %zext_ln8_19, i31 %zext_ln8_18" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1887 'add' 's1_8' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_440 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_8, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1888 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln9_18 = zext i27 %tmp_440" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1889 'zext' 'zext_ln9_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_8 = add i28 %zext_ln9_18, i28 %add_ln8_18" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1890 'add' 'add_ln9_8' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_8, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1891 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_442 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_8, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1892 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%trunc_ln9_8 = trunc i28 %add_ln9_8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1893 'trunc' 'trunc_ln9_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_8, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1894 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "%and_ln8_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_476, i2 0, i2 %tmp_477, i2 0, i2 %tmp_478, i2 0, i2 %tmp_479, i2 0, i2 %tmp_480, i2 0, i2 %tmp_481, i2 0, i2 %tmp_482, i2 0, i2 %trunc_ln8_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1895 'bitconcatenate' 'and_ln8_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%and_ln8_9_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_477, i2 0, i2 %tmp_478, i2 0, i2 %tmp_479, i2 0, i2 %tmp_480, i2 0, i2 %tmp_481, i2 0, i2 %tmp_482, i2 0, i2 %trunc_ln8_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1896 'bitconcatenate' 'and_ln8_9_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns)   --->   "%zext_ln8_68 = zext i26 %and_ln8_9_cast2" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1897 'zext' 'zext_ln8_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln8_20 = zext i30 %and_ln8_9" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1898 'zext' 'zext_ln8_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns)   --->   "%and_ln8_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_483, i2 0, i2 %tmp_484, i2 0, i2 %tmp_485, i2 0, i2 %tmp_486, i2 0, i2 %tmp_487, i2 0, i2 %tmp_488, i2 0, i2 %tmp_489, i2 0, i2 %tmp_490" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1899 'bitconcatenate' 'and_ln8_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%and_ln8_10_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_484, i2 0, i2 %tmp_485, i2 0, i2 %tmp_486, i2 0, i2 %tmp_487, i2 0, i2 %tmp_488, i2 0, i2 %tmp_489, i2 0, i2 %tmp_490" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1900 'bitconcatenate' 'and_ln8_10_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln8_69 = zext i26 %and_ln8_10_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1901 'zext' 'zext_ln8_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln8_21 = zext i30 %and_ln8_10" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1902 'zext' 'zext_ln8_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_20 = add i28 %zext_ln8_69, i28 %zext_ln8_68" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1903 'add' 'add_ln8_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1904 [1/1] (2.49ns)   --->   "%s1_9 = add i31 %zext_ln8_21, i31 %zext_ln8_20" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1904 'add' 's1_9' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_491 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_9, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1905 'partselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln9_20 = zext i27 %tmp_491" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1906 'zext' 'zext_ln9_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_9 = add i28 %zext_ln9_20, i28 %add_ln8_20" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1907 'add' 'add_ln9_9' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_9, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1908 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_9, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1909 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln9_9 = trunc i28 %add_ln9_9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1910 'trunc' 'trunc_ln9_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_9, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1911 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%and_ln8_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_527, i2 0, i2 %tmp_528, i2 0, i2 %tmp_529, i2 0, i2 %tmp_530, i2 0, i2 %tmp_531, i2 0, i2 %tmp_532, i2 0, i2 %tmp_533, i2 0, i2 %trunc_ln8_10" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1912 'bitconcatenate' 'and_ln8_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.00ns)   --->   "%and_ln8_11_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_528, i2 0, i2 %tmp_529, i2 0, i2 %tmp_530, i2 0, i2 %tmp_531, i2 0, i2 %tmp_532, i2 0, i2 %tmp_533, i2 0, i2 %trunc_ln8_10" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1913 'bitconcatenate' 'and_ln8_11_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln8_70 = zext i26 %and_ln8_11_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1914 'zext' 'zext_ln8_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln8_22 = zext i30 %and_ln8_11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1915 'zext' 'zext_ln8_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns)   --->   "%and_ln8_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_534, i2 0, i2 %tmp_535, i2 0, i2 %tmp_536, i2 0, i2 %tmp_537, i2 0, i2 %tmp_538, i2 0, i2 %tmp_539, i2 0, i2 %tmp_540, i2 0, i2 %tmp_541" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1916 'bitconcatenate' 'and_ln8_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (0.00ns)   --->   "%and_ln8_12_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_535, i2 0, i2 %tmp_536, i2 0, i2 %tmp_537, i2 0, i2 %tmp_538, i2 0, i2 %tmp_539, i2 0, i2 %tmp_540, i2 0, i2 %tmp_541" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1917 'bitconcatenate' 'and_ln8_12_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln8_71 = zext i26 %and_ln8_12_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1918 'zext' 'zext_ln8_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln8_23 = zext i30 %and_ln8_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1919 'zext' 'zext_ln8_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_22 = add i28 %zext_ln8_71, i28 %zext_ln8_70" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1920 'add' 'add_ln8_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1921 [1/1] (2.49ns)   --->   "%s1_10 = add i31 %zext_ln8_23, i31 %zext_ln8_22" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1921 'add' 's1_10' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_10, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1922 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.00ns)   --->   "%zext_ln9_22 = zext i27 %tmp_542" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1923 'zext' 'zext_ln9_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1924 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_10 = add i28 %zext_ln9_22, i28 %add_ln8_22" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1924 'add' 'add_ln9_10' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_543 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_10, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1925 'partselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_10, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1926 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln9_10 = trunc i28 %add_ln9_10" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1927 'trunc' 'trunc_ln9_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_545 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_10, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1928 'partselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.00ns)   --->   "%and_ln8_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_578, i2 0, i2 %tmp_579, i2 0, i2 %tmp_580, i2 0, i2 %tmp_581, i2 0, i2 %tmp_582, i2 0, i2 %tmp_583, i2 0, i2 %tmp_584, i2 0, i2 %trunc_ln8_11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1929 'bitconcatenate' 'and_ln8_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns)   --->   "%and_ln8_13_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_579, i2 0, i2 %tmp_580, i2 0, i2 %tmp_581, i2 0, i2 %tmp_582, i2 0, i2 %tmp_583, i2 0, i2 %tmp_584, i2 0, i2 %trunc_ln8_11" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1930 'bitconcatenate' 'and_ln8_13_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln8_72 = zext i26 %and_ln8_13_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1931 'zext' 'zext_ln8_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln8_24 = zext i30 %and_ln8_13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1932 'zext' 'zext_ln8_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%and_ln8_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_585, i2 0, i2 %tmp_586, i2 0, i2 %tmp_587, i2 0, i2 %tmp_588, i2 0, i2 %tmp_589, i2 0, i2 %tmp_590, i2 0, i2 %tmp_591, i2 0, i2 %tmp_592" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1933 'bitconcatenate' 'and_ln8_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns)   --->   "%and_ln8_14_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_586, i2 0, i2 %tmp_587, i2 0, i2 %tmp_588, i2 0, i2 %tmp_589, i2 0, i2 %tmp_590, i2 0, i2 %tmp_591, i2 0, i2 %tmp_592" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1934 'bitconcatenate' 'and_ln8_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln8_73 = zext i26 %and_ln8_14_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1935 'zext' 'zext_ln8_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln8_25 = zext i30 %and_ln8_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1936 'zext' 'zext_ln8_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_24 = add i28 %zext_ln8_73, i28 %zext_ln8_72" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1937 'add' 'add_ln8_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1938 [1/1] (2.49ns)   --->   "%s1_11 = add i31 %zext_ln8_25, i31 %zext_ln8_24" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1938 'add' 's1_11' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_11, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1939 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln9_24 = zext i27 %tmp_593" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1940 'zext' 'zext_ln9_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_11 = add i28 %zext_ln9_24, i28 %add_ln8_24" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1941 'add' 'add_ln9_11' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_594 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_11, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1942 'partselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_11, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1943 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.00ns)   --->   "%trunc_ln9_11 = trunc i28 %add_ln9_11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1944 'trunc' 'trunc_ln9_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_596 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_11, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1945 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%and_ln8_15 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_629, i2 0, i2 %tmp_630, i2 0, i2 %tmp_631, i2 0, i2 %tmp_632, i2 0, i2 %tmp_633, i2 0, i2 %tmp_634, i2 0, i2 %tmp_635, i2 0, i2 %trunc_ln8_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1946 'bitconcatenate' 'and_ln8_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%and_ln8_15_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_630, i2 0, i2 %tmp_631, i2 0, i2 %tmp_632, i2 0, i2 %tmp_633, i2 0, i2 %tmp_634, i2 0, i2 %tmp_635, i2 0, i2 %trunc_ln8_12" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1947 'bitconcatenate' 'and_ln8_15_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln8_74 = zext i26 %and_ln8_15_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1948 'zext' 'zext_ln8_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln8_26 = zext i30 %and_ln8_15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1949 'zext' 'zext_ln8_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%and_ln8_16 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_636, i2 0, i2 %tmp_637, i2 0, i2 %tmp_638, i2 0, i2 %tmp_639, i2 0, i2 %tmp_640, i2 0, i2 %tmp_641, i2 0, i2 %tmp_642, i2 0, i2 %tmp_643" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1950 'bitconcatenate' 'and_ln8_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%and_ln8_16_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_637, i2 0, i2 %tmp_638, i2 0, i2 %tmp_639, i2 0, i2 %tmp_640, i2 0, i2 %tmp_641, i2 0, i2 %tmp_642, i2 0, i2 %tmp_643" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1951 'bitconcatenate' 'and_ln8_16_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%zext_ln8_75 = zext i26 %and_ln8_16_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1952 'zext' 'zext_ln8_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln8_27 = zext i30 %and_ln8_16" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1953 'zext' 'zext_ln8_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_26 = add i28 %zext_ln8_75, i28 %zext_ln8_74" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1954 'add' 'add_ln8_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1955 [1/1] (2.49ns)   --->   "%s1_12 = add i31 %zext_ln8_27, i31 %zext_ln8_26" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1955 'add' 's1_12' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_12, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1956 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln9_26 = zext i27 %tmp_644" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1957 'zext' 'zext_ln9_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_12 = add i28 %zext_ln9_26, i28 %add_ln8_26" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1958 'add' 'add_ln9_12' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_12, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1959 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_12, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1960 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.00ns)   --->   "%trunc_ln9_12 = trunc i28 %add_ln9_12" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1961 'trunc' 'trunc_ln9_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_12, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1962 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%and_ln8_17 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_680, i2 0, i2 %tmp_681, i2 0, i2 %tmp_682, i2 0, i2 %tmp_683, i2 0, i2 %tmp_684, i2 0, i2 %tmp_685, i2 0, i2 %tmp_686, i2 0, i2 %trunc_ln8_13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1963 'bitconcatenate' 'and_ln8_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns)   --->   "%and_ln8_17_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_681, i2 0, i2 %tmp_682, i2 0, i2 %tmp_683, i2 0, i2 %tmp_684, i2 0, i2 %tmp_685, i2 0, i2 %tmp_686, i2 0, i2 %trunc_ln8_13" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1964 'bitconcatenate' 'and_ln8_17_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln8_76 = zext i26 %and_ln8_17_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1965 'zext' 'zext_ln8_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln8_28 = zext i30 %and_ln8_17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1966 'zext' 'zext_ln8_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns)   --->   "%and_ln8_18 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_687, i2 0, i2 %tmp_688, i2 0, i2 %tmp_689, i2 0, i2 %tmp_690, i2 0, i2 %tmp_691, i2 0, i2 %tmp_692, i2 0, i2 %tmp_693, i2 0, i2 %tmp_694" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1967 'bitconcatenate' 'and_ln8_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%and_ln8_18_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_688, i2 0, i2 %tmp_689, i2 0, i2 %tmp_690, i2 0, i2 %tmp_691, i2 0, i2 %tmp_692, i2 0, i2 %tmp_693, i2 0, i2 %tmp_694" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1968 'bitconcatenate' 'and_ln8_18_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln8_77 = zext i26 %and_ln8_18_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1969 'zext' 'zext_ln8_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln8_29 = zext i30 %and_ln8_18" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1970 'zext' 'zext_ln8_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_28 = add i28 %zext_ln8_77, i28 %zext_ln8_76" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1971 'add' 'add_ln8_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1972 [1/1] (2.49ns)   --->   "%s1_13 = add i31 %zext_ln8_29, i31 %zext_ln8_28" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1972 'add' 's1_13' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_13, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1973 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln9_28 = zext i27 %tmp_695" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1974 'zext' 'zext_ln9_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_13 = add i28 %zext_ln9_28, i28 %add_ln8_28" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1975 'add' 'add_ln9_13' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_696 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_13, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1976 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_13, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1977 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln9_13 = trunc i28 %add_ln9_13" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1978 'trunc' 'trunc_ln9_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_698 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_13, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1979 'partselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%and_ln8_19 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_731, i2 0, i2 %tmp_732, i2 0, i2 %tmp_733, i2 0, i2 %tmp_734, i2 0, i2 %tmp_735, i2 0, i2 %tmp_736, i2 0, i2 %tmp_737, i2 0, i2 %trunc_ln8_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1980 'bitconcatenate' 'and_ln8_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%and_ln8_19_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_732, i2 0, i2 %tmp_733, i2 0, i2 %tmp_734, i2 0, i2 %tmp_735, i2 0, i2 %tmp_736, i2 0, i2 %tmp_737, i2 0, i2 %trunc_ln8_14" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1981 'bitconcatenate' 'and_ln8_19_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln8_78 = zext i26 %and_ln8_19_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1982 'zext' 'zext_ln8_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln8_30 = zext i30 %and_ln8_19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1983 'zext' 'zext_ln8_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%and_ln8_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_738, i2 0, i2 %tmp_739, i2 0, i2 %tmp_740, i2 0, i2 %tmp_741, i2 0, i2 %tmp_742, i2 0, i2 %tmp_743, i2 0, i2 %tmp_744, i2 0, i2 %tmp_745" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1984 'bitconcatenate' 'and_ln8_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.00ns)   --->   "%and_ln8_20_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_739, i2 0, i2 %tmp_740, i2 0, i2 %tmp_741, i2 0, i2 %tmp_742, i2 0, i2 %tmp_743, i2 0, i2 %tmp_744, i2 0, i2 %tmp_745" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1985 'bitconcatenate' 'and_ln8_20_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln8_79 = zext i26 %and_ln8_20_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1986 'zext' 'zext_ln8_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln8_31 = zext i30 %and_ln8_20" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1987 'zext' 'zext_ln8_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_30 = add i28 %zext_ln8_79, i28 %zext_ln8_78" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1988 'add' 'add_ln8_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1989 [1/1] (2.49ns)   --->   "%s1_14 = add i31 %zext_ln8_31, i31 %zext_ln8_30" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1989 'add' 's1_14' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_746 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_14, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1990 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln9_30 = zext i27 %tmp_746" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1991 'zext' 'zext_ln9_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_14 = add i28 %zext_ln9_30, i28 %add_ln8_30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1992 'add' 'add_ln9_14' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_747 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_14, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1993 'partselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_748 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_14, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1994 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln9_14 = trunc i28 %add_ln9_14" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 1995 'trunc' 'trunc_ln9_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_14, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 1996 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1997 [1/1] (0.00ns)   --->   "%and_ln8_21 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_782, i2 0, i2 %tmp_783, i2 0, i2 %tmp_784, i2 0, i2 %tmp_785, i2 0, i2 %tmp_786, i2 0, i2 %tmp_787, i2 0, i2 %tmp_788, i2 0, i2 %trunc_ln8_15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1997 'bitconcatenate' 'and_ln8_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%and_ln8_21_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_783, i2 0, i2 %tmp_784, i2 0, i2 %tmp_785, i2 0, i2 %tmp_786, i2 0, i2 %tmp_787, i2 0, i2 %tmp_788, i2 0, i2 %trunc_ln8_15" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1998 'bitconcatenate' 'and_ln8_21_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln8_80 = zext i26 %and_ln8_21_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 1999 'zext' 'zext_ln8_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln8_32 = zext i30 %and_ln8_21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2000 'zext' 'zext_ln8_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (0.00ns)   --->   "%and_ln8_22 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_789, i2 0, i2 %tmp_790, i2 0, i2 %tmp_791, i2 0, i2 %tmp_792, i2 0, i2 %tmp_793, i2 0, i2 %tmp_794, i2 0, i2 %tmp_795, i2 0, i2 %tmp_796" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2001 'bitconcatenate' 'and_ln8_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2002 [1/1] (0.00ns)   --->   "%and_ln8_22_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_790, i2 0, i2 %tmp_791, i2 0, i2 %tmp_792, i2 0, i2 %tmp_793, i2 0, i2 %tmp_794, i2 0, i2 %tmp_795, i2 0, i2 %tmp_796" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2002 'bitconcatenate' 'and_ln8_22_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2003 [1/1] (0.00ns)   --->   "%zext_ln8_81 = zext i26 %and_ln8_22_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2003 'zext' 'zext_ln8_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln8_33 = zext i30 %and_ln8_22" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2004 'zext' 'zext_ln8_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_32 = add i28 %zext_ln8_81, i28 %zext_ln8_80" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2005 'add' 'add_ln8_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2006 [1/1] (2.49ns)   --->   "%s1_15 = add i31 %zext_ln8_33, i31 %zext_ln8_32" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2006 'add' 's1_15' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_797 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_15, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2007 'partselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln9_32 = zext i27 %tmp_797" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2008 'zext' 'zext_ln9_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_15 = add i28 %zext_ln9_32, i28 %add_ln8_32" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2009 'add' 'add_ln9_15' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_15, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2010 'partselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_15, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2011 'partselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln9_15 = trunc i28 %add_ln9_15" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2012 'trunc' 'trunc_ln9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_800 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_15, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2013 'partselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%and_ln8_23 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_833, i2 0, i2 %tmp_834, i2 0, i2 %tmp_835, i2 0, i2 %tmp_836, i2 0, i2 %tmp_837, i2 0, i2 %tmp_838, i2 0, i2 %tmp_839, i2 0, i2 %trunc_ln8_16" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2014 'bitconcatenate' 'and_ln8_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns)   --->   "%and_ln8_23_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_834, i2 0, i2 %tmp_835, i2 0, i2 %tmp_836, i2 0, i2 %tmp_837, i2 0, i2 %tmp_838, i2 0, i2 %tmp_839, i2 0, i2 %trunc_ln8_16" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2015 'bitconcatenate' 'and_ln8_23_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln8_82 = zext i26 %and_ln8_23_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2016 'zext' 'zext_ln8_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln8_34 = zext i30 %and_ln8_23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2017 'zext' 'zext_ln8_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%and_ln8_24 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_840, i2 0, i2 %tmp_841, i2 0, i2 %tmp_842, i2 0, i2 %tmp_843, i2 0, i2 %tmp_844, i2 0, i2 %tmp_845, i2 0, i2 %tmp_846, i2 0, i2 %tmp_847" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2018 'bitconcatenate' 'and_ln8_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns)   --->   "%and_ln8_24_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_841, i2 0, i2 %tmp_842, i2 0, i2 %tmp_843, i2 0, i2 %tmp_844, i2 0, i2 %tmp_845, i2 0, i2 %tmp_846, i2 0, i2 %tmp_847" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2019 'bitconcatenate' 'and_ln8_24_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln8_83 = zext i26 %and_ln8_24_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2020 'zext' 'zext_ln8_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln8_35 = zext i30 %and_ln8_24" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2021 'zext' 'zext_ln8_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_34 = add i28 %zext_ln8_83, i28 %zext_ln8_82" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2022 'add' 'add_ln8_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2023 [1/1] (2.49ns)   --->   "%s1_16 = add i31 %zext_ln8_35, i31 %zext_ln8_34" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2023 'add' 's1_16' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_848 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_16, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2024 'partselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%zext_ln9_34 = zext i27 %tmp_848" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2025 'zext' 'zext_ln9_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_16 = add i28 %zext_ln9_34, i28 %add_ln8_34" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2026 'add' 'add_ln9_16' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_849 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_16, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2027 'partselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%tmp_850 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_16, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2028 'partselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln9_16 = trunc i28 %add_ln9_16" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2029 'trunc' 'trunc_ln9_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_851 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_16, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2030 'partselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.00ns)   --->   "%and_ln8_25 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_884, i2 0, i2 %tmp_885, i2 0, i2 %tmp_886, i2 0, i2 %tmp_887, i2 0, i2 %tmp_888, i2 0, i2 %tmp_889, i2 0, i2 %tmp_890, i2 0, i2 %trunc_ln8_17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2031 'bitconcatenate' 'and_ln8_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns)   --->   "%and_ln8_25_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_885, i2 0, i2 %tmp_886, i2 0, i2 %tmp_887, i2 0, i2 %tmp_888, i2 0, i2 %tmp_889, i2 0, i2 %tmp_890, i2 0, i2 %trunc_ln8_17" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2032 'bitconcatenate' 'and_ln8_25_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln8_84 = zext i26 %and_ln8_25_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2033 'zext' 'zext_ln8_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2034 [1/1] (0.00ns)   --->   "%zext_ln8_36 = zext i30 %and_ln8_25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2034 'zext' 'zext_ln8_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.00ns)   --->   "%and_ln8_26 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_891, i2 0, i2 %tmp_892, i2 0, i2 %tmp_893, i2 0, i2 %tmp_894, i2 0, i2 %tmp_895, i2 0, i2 %tmp_896, i2 0, i2 %tmp_897, i2 0, i2 %tmp_898" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2035 'bitconcatenate' 'and_ln8_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns)   --->   "%and_ln8_26_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_892, i2 0, i2 %tmp_893, i2 0, i2 %tmp_894, i2 0, i2 %tmp_895, i2 0, i2 %tmp_896, i2 0, i2 %tmp_897, i2 0, i2 %tmp_898" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2036 'bitconcatenate' 'and_ln8_26_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln8_85 = zext i26 %and_ln8_26_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2037 'zext' 'zext_ln8_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln8_37 = zext i30 %and_ln8_26" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2038 'zext' 'zext_ln8_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_36 = add i28 %zext_ln8_85, i28 %zext_ln8_84" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2039 'add' 'add_ln8_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2040 [1/1] (2.49ns)   --->   "%s1_17 = add i31 %zext_ln8_37, i31 %zext_ln8_36" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2040 'add' 's1_17' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_17, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2041 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln9_36 = zext i27 %tmp_899" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2042 'zext' 'zext_ln9_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_17 = add i28 %zext_ln9_36, i28 %add_ln8_36" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2043 'add' 'add_ln9_17' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_900 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_17, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2044 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_17, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2045 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln9_17 = trunc i28 %add_ln9_17" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2046 'trunc' 'trunc_ln9_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_17, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2047 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns)   --->   "%and_ln8_27 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_935, i2 0, i2 %tmp_936, i2 0, i2 %tmp_937, i2 0, i2 %tmp_938, i2 0, i2 %tmp_939, i2 0, i2 %tmp_940, i2 0, i2 %tmp_941, i2 0, i2 %trunc_ln8_18" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2048 'bitconcatenate' 'and_ln8_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%and_ln8_27_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_936, i2 0, i2 %tmp_937, i2 0, i2 %tmp_938, i2 0, i2 %tmp_939, i2 0, i2 %tmp_940, i2 0, i2 %tmp_941, i2 0, i2 %trunc_ln8_18" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2049 'bitconcatenate' 'and_ln8_27_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln8_86 = zext i26 %and_ln8_27_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2050 'zext' 'zext_ln8_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln8_38 = zext i30 %and_ln8_27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2051 'zext' 'zext_ln8_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns)   --->   "%and_ln8_28 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_942, i2 0, i2 %tmp_943, i2 0, i2 %tmp_944, i2 0, i2 %tmp_945, i2 0, i2 %tmp_946, i2 0, i2 %tmp_947, i2 0, i2 %tmp_948, i2 0, i2 %tmp_949" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2052 'bitconcatenate' 'and_ln8_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2053 [1/1] (0.00ns)   --->   "%and_ln8_28_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_943, i2 0, i2 %tmp_944, i2 0, i2 %tmp_945, i2 0, i2 %tmp_946, i2 0, i2 %tmp_947, i2 0, i2 %tmp_948, i2 0, i2 %tmp_949" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2053 'bitconcatenate' 'and_ln8_28_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln8_87 = zext i26 %and_ln8_28_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2054 'zext' 'zext_ln8_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln8_39 = zext i30 %and_ln8_28" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2055 'zext' 'zext_ln8_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_38 = add i28 %zext_ln8_87, i28 %zext_ln8_86" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2056 'add' 'add_ln8_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2057 [1/1] (2.49ns)   --->   "%s1_18 = add i31 %zext_ln8_39, i31 %zext_ln8_38" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2057 'add' 's1_18' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2058 [1/1] (0.00ns)   --->   "%tmp_950 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_18, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2058 'partselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns)   --->   "%zext_ln9_38 = zext i27 %tmp_950" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2059 'zext' 'zext_ln9_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_18 = add i28 %zext_ln9_38, i28 %add_ln8_38" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2060 'add' 'add_ln9_18' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_951 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_18, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2061 'partselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_952 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_18, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2062 'partselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln9_18 = trunc i28 %add_ln9_18" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2063 'trunc' 'trunc_ln9_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_953 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_18, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2064 'partselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%and_ln8_29 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_986, i2 0, i2 %tmp_987, i2 0, i2 %tmp_988, i2 0, i2 %tmp_989, i2 0, i2 %tmp_990, i2 0, i2 %tmp_991, i2 0, i2 %tmp_992, i2 0, i2 %trunc_ln8_19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2065 'bitconcatenate' 'and_ln8_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (0.00ns)   --->   "%and_ln8_29_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_987, i2 0, i2 %tmp_988, i2 0, i2 %tmp_989, i2 0, i2 %tmp_990, i2 0, i2 %tmp_991, i2 0, i2 %tmp_992, i2 0, i2 %trunc_ln8_19" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2066 'bitconcatenate' 'and_ln8_29_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln8_88 = zext i26 %and_ln8_29_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2067 'zext' 'zext_ln8_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln8_40 = zext i30 %and_ln8_29" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2068 'zext' 'zext_ln8_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.00ns)   --->   "%and_ln8_30 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_993, i2 0, i2 %tmp_994, i2 0, i2 %tmp_995, i2 0, i2 %tmp_996, i2 0, i2 %tmp_997, i2 0, i2 %tmp_998, i2 0, i2 %tmp_999, i2 0, i2 %tmp_1000" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2069 'bitconcatenate' 'and_ln8_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%and_ln8_30_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_994, i2 0, i2 %tmp_995, i2 0, i2 %tmp_996, i2 0, i2 %tmp_997, i2 0, i2 %tmp_998, i2 0, i2 %tmp_999, i2 0, i2 %tmp_1000" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2070 'bitconcatenate' 'and_ln8_30_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln8_89 = zext i26 %and_ln8_30_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2071 'zext' 'zext_ln8_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln8_41 = zext i30 %and_ln8_30" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2072 'zext' 'zext_ln8_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_40 = add i28 %zext_ln8_89, i28 %zext_ln8_88" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2073 'add' 'add_ln8_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2074 [1/1] (2.49ns)   --->   "%s1_19 = add i31 %zext_ln8_41, i31 %zext_ln8_40" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2074 'add' 's1_19' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.00ns)   --->   "%tmp_1001 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_19, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2075 'partselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln9_40 = zext i27 %tmp_1001" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2076 'zext' 'zext_ln9_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_19 = add i28 %zext_ln9_40, i28 %add_ln8_40" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2077 'add' 'add_ln9_19' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_1002 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_19, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2078 'partselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_1003 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_19, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2079 'partselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln9_19 = trunc i28 %add_ln9_19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2080 'trunc' 'trunc_ln9_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_1004 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_19, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2081 'partselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%and_ln8_31 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1037, i2 0, i2 %tmp_1038, i2 0, i2 %tmp_1039, i2 0, i2 %tmp_1040, i2 0, i2 %tmp_1041, i2 0, i2 %tmp_1042, i2 0, i2 %tmp_1043, i2 0, i2 %trunc_ln8_20" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2082 'bitconcatenate' 'and_ln8_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%and_ln8_31_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1038, i2 0, i2 %tmp_1039, i2 0, i2 %tmp_1040, i2 0, i2 %tmp_1041, i2 0, i2 %tmp_1042, i2 0, i2 %tmp_1043, i2 0, i2 %trunc_ln8_20" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2083 'bitconcatenate' 'and_ln8_31_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln8_90 = zext i26 %and_ln8_31_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2084 'zext' 'zext_ln8_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%zext_ln8_42 = zext i30 %and_ln8_31" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2085 'zext' 'zext_ln8_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%and_ln8_32 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1044, i2 0, i2 %tmp_1045, i2 0, i2 %tmp_1046, i2 0, i2 %tmp_1047, i2 0, i2 %tmp_1048, i2 0, i2 %tmp_1049, i2 0, i2 %tmp_1050, i2 0, i2 %tmp_1051" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2086 'bitconcatenate' 'and_ln8_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns)   --->   "%and_ln8_32_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1045, i2 0, i2 %tmp_1046, i2 0, i2 %tmp_1047, i2 0, i2 %tmp_1048, i2 0, i2 %tmp_1049, i2 0, i2 %tmp_1050, i2 0, i2 %tmp_1051" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2087 'bitconcatenate' 'and_ln8_32_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln8_91 = zext i26 %and_ln8_32_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2088 'zext' 'zext_ln8_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln8_43 = zext i30 %and_ln8_32" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2089 'zext' 'zext_ln8_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_42 = add i28 %zext_ln8_91, i28 %zext_ln8_90" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2090 'add' 'add_ln8_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2091 [1/1] (2.49ns)   --->   "%s1_20 = add i31 %zext_ln8_43, i31 %zext_ln8_42" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2091 'add' 's1_20' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%tmp_1052 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_20, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2092 'partselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln9_42 = zext i27 %tmp_1052" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2093 'zext' 'zext_ln9_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_20 = add i28 %zext_ln9_42, i28 %add_ln8_42" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2094 'add' 'add_ln9_20' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%tmp_1053 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_20, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2095 'partselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_1054 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_20, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2096 'partselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln9_20 = trunc i28 %add_ln9_20" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2097 'trunc' 'trunc_ln9_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_1055 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_20, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2098 'partselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns)   --->   "%and_ln8_33 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1088, i2 0, i2 %tmp_1089, i2 0, i2 %tmp_1090, i2 0, i2 %tmp_1091, i2 0, i2 %tmp_1092, i2 0, i2 %tmp_1093, i2 0, i2 %tmp_1094, i2 0, i2 %trunc_ln8_21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2099 'bitconcatenate' 'and_ln8_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.00ns)   --->   "%and_ln8_33_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1089, i2 0, i2 %tmp_1090, i2 0, i2 %tmp_1091, i2 0, i2 %tmp_1092, i2 0, i2 %tmp_1093, i2 0, i2 %tmp_1094, i2 0, i2 %trunc_ln8_21" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2100 'bitconcatenate' 'and_ln8_33_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln8_92 = zext i26 %and_ln8_33_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2101 'zext' 'zext_ln8_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln8_44 = zext i30 %and_ln8_33" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2102 'zext' 'zext_ln8_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.00ns)   --->   "%and_ln8_34 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1095, i2 0, i2 %tmp_1096, i2 0, i2 %tmp_1097, i2 0, i2 %tmp_1098, i2 0, i2 %tmp_1099, i2 0, i2 %tmp_1100, i2 0, i2 %tmp_1101, i2 0, i2 %tmp_1102" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2103 'bitconcatenate' 'and_ln8_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.00ns)   --->   "%and_ln8_34_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1096, i2 0, i2 %tmp_1097, i2 0, i2 %tmp_1098, i2 0, i2 %tmp_1099, i2 0, i2 %tmp_1100, i2 0, i2 %tmp_1101, i2 0, i2 %tmp_1102" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2104 'bitconcatenate' 'and_ln8_34_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln8_93 = zext i26 %and_ln8_34_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2105 'zext' 'zext_ln8_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2106 [1/1] (0.00ns)   --->   "%zext_ln8_45 = zext i30 %and_ln8_34" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2106 'zext' 'zext_ln8_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_44 = add i28 %zext_ln8_93, i28 %zext_ln8_92" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2107 'add' 'add_ln8_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2108 [1/1] (2.49ns)   --->   "%s1_21 = add i31 %zext_ln8_45, i31 %zext_ln8_44" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2108 'add' 's1_21' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_1103 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_21, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2109 'partselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln9_44 = zext i27 %tmp_1103" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2110 'zext' 'zext_ln9_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_21 = add i28 %zext_ln9_44, i28 %add_ln8_44" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2111 'add' 'add_ln9_21' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2112 [1/1] (0.00ns)   --->   "%tmp_1104 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_21, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2112 'partselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_1105 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_21, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2113 'partselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln9_21 = trunc i28 %add_ln9_21" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2114 'trunc' 'trunc_ln9_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns)   --->   "%tmp_1106 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_21, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2115 'partselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns)   --->   "%and_ln8_35 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1139, i2 0, i2 %tmp_1140, i2 0, i2 %tmp_1141, i2 0, i2 %tmp_1142, i2 0, i2 %tmp_1143, i2 0, i2 %tmp_1144, i2 0, i2 %tmp_1145, i2 0, i2 %trunc_ln8_22" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2116 'bitconcatenate' 'and_ln8_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2117 [1/1] (0.00ns)   --->   "%and_ln8_35_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1140, i2 0, i2 %tmp_1141, i2 0, i2 %tmp_1142, i2 0, i2 %tmp_1143, i2 0, i2 %tmp_1144, i2 0, i2 %tmp_1145, i2 0, i2 %trunc_ln8_22" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2117 'bitconcatenate' 'and_ln8_35_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln8_94 = zext i26 %and_ln8_35_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2118 'zext' 'zext_ln8_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln8_46 = zext i30 %and_ln8_35" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2119 'zext' 'zext_ln8_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns)   --->   "%and_ln8_36 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1146, i2 0, i2 %tmp_1147, i2 0, i2 %tmp_1148, i2 0, i2 %tmp_1149, i2 0, i2 %tmp_1150, i2 0, i2 %tmp_1151, i2 0, i2 %tmp_1152, i2 0, i2 %tmp_1153" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2120 'bitconcatenate' 'and_ln8_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (0.00ns)   --->   "%and_ln8_36_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1147, i2 0, i2 %tmp_1148, i2 0, i2 %tmp_1149, i2 0, i2 %tmp_1150, i2 0, i2 %tmp_1151, i2 0, i2 %tmp_1152, i2 0, i2 %tmp_1153" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2121 'bitconcatenate' 'and_ln8_36_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.00ns)   --->   "%zext_ln8_95 = zext i26 %and_ln8_36_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2122 'zext' 'zext_ln8_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln8_47 = zext i30 %and_ln8_36" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2123 'zext' 'zext_ln8_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_46 = add i28 %zext_ln8_95, i28 %zext_ln8_94" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2124 'add' 'add_ln8_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2125 [1/1] (2.49ns)   --->   "%s1_22 = add i31 %zext_ln8_47, i31 %zext_ln8_46" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2125 'add' 's1_22' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%tmp_1154 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_22, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2126 'partselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%zext_ln9_46 = zext i27 %tmp_1154" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2127 'zext' 'zext_ln9_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_22 = add i28 %zext_ln9_46, i28 %add_ln8_46" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2128 'add' 'add_ln9_22' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_1155 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_22, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2129 'partselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_1156 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_22, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2130 'partselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns)   --->   "%trunc_ln9_22 = trunc i28 %add_ln9_22" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2131 'trunc' 'trunc_ln9_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_1157 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_22, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2132 'partselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.00ns)   --->   "%and_ln8_37 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1190, i2 0, i2 %tmp_1191, i2 0, i2 %tmp_1192, i2 0, i2 %tmp_1193, i2 0, i2 %tmp_1194, i2 0, i2 %tmp_1195, i2 0, i2 %tmp_1196, i2 0, i2 %trunc_ln8_23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2133 'bitconcatenate' 'and_ln8_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%and_ln8_37_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1191, i2 0, i2 %tmp_1192, i2 0, i2 %tmp_1193, i2 0, i2 %tmp_1194, i2 0, i2 %tmp_1195, i2 0, i2 %tmp_1196, i2 0, i2 %trunc_ln8_23" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2134 'bitconcatenate' 'and_ln8_37_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln8_96 = zext i26 %and_ln8_37_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2135 'zext' 'zext_ln8_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln8_48 = zext i30 %and_ln8_37" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2136 'zext' 'zext_ln8_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns)   --->   "%and_ln8_38 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1197, i2 0, i2 %tmp_1198, i2 0, i2 %tmp_1199, i2 0, i2 %tmp_1200, i2 0, i2 %tmp_1201, i2 0, i2 %tmp_1202, i2 0, i2 %tmp_1203, i2 0, i2 %tmp_1204" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2137 'bitconcatenate' 'and_ln8_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.00ns)   --->   "%and_ln8_38_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1198, i2 0, i2 %tmp_1199, i2 0, i2 %tmp_1200, i2 0, i2 %tmp_1201, i2 0, i2 %tmp_1202, i2 0, i2 %tmp_1203, i2 0, i2 %tmp_1204" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2138 'bitconcatenate' 'and_ln8_38_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln8_97 = zext i26 %and_ln8_38_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2139 'zext' 'zext_ln8_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln8_49 = zext i30 %and_ln8_38" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2140 'zext' 'zext_ln8_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_48 = add i28 %zext_ln8_97, i28 %zext_ln8_96" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2141 'add' 'add_ln8_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2142 [1/1] (2.49ns)   --->   "%s1_23 = add i31 %zext_ln8_49, i31 %zext_ln8_48" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2142 'add' 's1_23' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_1205 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_23, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2143 'partselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln9_48 = zext i27 %tmp_1205" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2144 'zext' 'zext_ln9_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_23 = add i28 %zext_ln9_48, i28 %add_ln8_48" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2145 'add' 'add_ln9_23' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_1206 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_23, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2146 'partselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_1207 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_23, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2147 'partselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln9_23 = trunc i28 %add_ln9_23" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2148 'trunc' 'trunc_ln9_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_1208 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_23, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2149 'partselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%and_ln8_39 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1241, i2 0, i2 %tmp_1242, i2 0, i2 %tmp_1243, i2 0, i2 %tmp_1244, i2 0, i2 %tmp_1245, i2 0, i2 %tmp_1246, i2 0, i2 %tmp_1247, i2 0, i2 %trunc_ln8_24" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2150 'bitconcatenate' 'and_ln8_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%and_ln8_39_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1242, i2 0, i2 %tmp_1243, i2 0, i2 %tmp_1244, i2 0, i2 %tmp_1245, i2 0, i2 %tmp_1246, i2 0, i2 %tmp_1247, i2 0, i2 %trunc_ln8_24" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2151 'bitconcatenate' 'and_ln8_39_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns)   --->   "%zext_ln8_98 = zext i26 %and_ln8_39_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2152 'zext' 'zext_ln8_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln8_50 = zext i30 %and_ln8_39" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2153 'zext' 'zext_ln8_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.00ns)   --->   "%and_ln8_40 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1248, i2 0, i2 %tmp_1249, i2 0, i2 %tmp_1250, i2 0, i2 %tmp_1251, i2 0, i2 %tmp_1252, i2 0, i2 %tmp_1253, i2 0, i2 %tmp_1254, i2 0, i2 %tmp_1255" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2154 'bitconcatenate' 'and_ln8_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%and_ln8_40_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1249, i2 0, i2 %tmp_1250, i2 0, i2 %tmp_1251, i2 0, i2 %tmp_1252, i2 0, i2 %tmp_1253, i2 0, i2 %tmp_1254, i2 0, i2 %tmp_1255" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2155 'bitconcatenate' 'and_ln8_40_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln8_99 = zext i26 %and_ln8_40_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2156 'zext' 'zext_ln8_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln8_51 = zext i30 %and_ln8_40" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2157 'zext' 'zext_ln8_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_50 = add i28 %zext_ln8_99, i28 %zext_ln8_98" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2158 'add' 'add_ln8_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2159 [1/1] (2.49ns)   --->   "%s1_24 = add i31 %zext_ln8_51, i31 %zext_ln8_50" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2159 'add' 's1_24' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_1256 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_24, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2160 'partselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2161 [1/1] (0.00ns)   --->   "%zext_ln9_50 = zext i27 %tmp_1256" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2161 'zext' 'zext_ln9_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_24 = add i28 %zext_ln9_50, i28 %add_ln8_50" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2162 'add' 'add_ln9_24' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_1257 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_24, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2163 'partselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_1258 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_24, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2164 'partselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln9_24 = trunc i28 %add_ln9_24" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2165 'trunc' 'trunc_ln9_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_1259 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_24, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2166 'partselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%and_ln8_41 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1292, i2 0, i2 %tmp_1293, i2 0, i2 %tmp_1294, i2 0, i2 %tmp_1295, i2 0, i2 %tmp_1296, i2 0, i2 %tmp_1297, i2 0, i2 %tmp_1298, i2 0, i2 %trunc_ln8_25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2167 'bitconcatenate' 'and_ln8_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns)   --->   "%and_ln8_41_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1293, i2 0, i2 %tmp_1294, i2 0, i2 %tmp_1295, i2 0, i2 %tmp_1296, i2 0, i2 %tmp_1297, i2 0, i2 %tmp_1298, i2 0, i2 %trunc_ln8_25" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2168 'bitconcatenate' 'and_ln8_41_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln8_100 = zext i26 %and_ln8_41_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2169 'zext' 'zext_ln8_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.00ns)   --->   "%zext_ln8_52 = zext i30 %and_ln8_41" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2170 'zext' 'zext_ln8_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%and_ln8_42 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1299, i2 0, i2 %tmp_1300, i2 0, i2 %tmp_1301, i2 0, i2 %tmp_1302, i2 0, i2 %tmp_1303, i2 0, i2 %tmp_1304, i2 0, i2 %tmp_1305, i2 0, i2 %tmp_1306" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2171 'bitconcatenate' 'and_ln8_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%and_ln8_42_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1300, i2 0, i2 %tmp_1301, i2 0, i2 %tmp_1302, i2 0, i2 %tmp_1303, i2 0, i2 %tmp_1304, i2 0, i2 %tmp_1305, i2 0, i2 %tmp_1306" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2172 'bitconcatenate' 'and_ln8_42_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln8_101 = zext i26 %and_ln8_42_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2173 'zext' 'zext_ln8_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln8_53 = zext i30 %and_ln8_42" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2174 'zext' 'zext_ln8_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_52 = add i28 %zext_ln8_101, i28 %zext_ln8_100" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2175 'add' 'add_ln8_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2176 [1/1] (2.49ns)   --->   "%s1_25 = add i31 %zext_ln8_53, i31 %zext_ln8_52" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2176 'add' 's1_25' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_1307 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_25, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2177 'partselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln9_52 = zext i27 %tmp_1307" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2178 'zext' 'zext_ln9_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_25 = add i28 %zext_ln9_52, i28 %add_ln8_52" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2179 'add' 'add_ln9_25' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%tmp_1308 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_25, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2180 'partselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_1309 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_25, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2181 'partselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln9_25 = trunc i28 %add_ln9_25" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2182 'trunc' 'trunc_ln9_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_1310 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_25, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2183 'partselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%and_ln8_43 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1343, i2 0, i2 %tmp_1344, i2 0, i2 %tmp_1345, i2 0, i2 %tmp_1346, i2 0, i2 %tmp_1347, i2 0, i2 %tmp_1348, i2 0, i2 %tmp_1349, i2 0, i2 %trunc_ln8_26" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2184 'bitconcatenate' 'and_ln8_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%and_ln8_43_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1344, i2 0, i2 %tmp_1345, i2 0, i2 %tmp_1346, i2 0, i2 %tmp_1347, i2 0, i2 %tmp_1348, i2 0, i2 %tmp_1349, i2 0, i2 %trunc_ln8_26" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2185 'bitconcatenate' 'and_ln8_43_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln8_102 = zext i26 %and_ln8_43_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2186 'zext' 'zext_ln8_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln8_54 = zext i30 %and_ln8_43" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2187 'zext' 'zext_ln8_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.00ns)   --->   "%and_ln8_44 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1350, i2 0, i2 %tmp_1351, i2 0, i2 %tmp_1352, i2 0, i2 %tmp_1353, i2 0, i2 %tmp_1354, i2 0, i2 %tmp_1355, i2 0, i2 %tmp_1356, i2 0, i2 %tmp_1357" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2188 'bitconcatenate' 'and_ln8_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%and_ln8_44_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1351, i2 0, i2 %tmp_1352, i2 0, i2 %tmp_1353, i2 0, i2 %tmp_1354, i2 0, i2 %tmp_1355, i2 0, i2 %tmp_1356, i2 0, i2 %tmp_1357" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2189 'bitconcatenate' 'and_ln8_44_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.00ns)   --->   "%zext_ln8_103 = zext i26 %and_ln8_44_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2190 'zext' 'zext_ln8_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln8_55 = zext i30 %and_ln8_44" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2191 'zext' 'zext_ln8_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_54 = add i28 %zext_ln8_103, i28 %zext_ln8_102" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2192 'add' 'add_ln8_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2193 [1/1] (2.49ns)   --->   "%s1_26 = add i31 %zext_ln8_55, i31 %zext_ln8_54" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2193 'add' 's1_26' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_1358 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_26, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2194 'partselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln9_54 = zext i27 %tmp_1358" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2195 'zext' 'zext_ln9_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2196 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_26 = add i28 %zext_ln9_54, i28 %add_ln8_54" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2196 'add' 'add_ln9_26' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_1359 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_26, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2197 'partselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_1360 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_26, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2198 'partselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln9_26 = trunc i28 %add_ln9_26" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2199 'trunc' 'trunc_ln9_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_1361 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_26, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2200 'partselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns)   --->   "%and_ln8_45 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1394, i2 0, i2 %tmp_1395, i2 0, i2 %tmp_1396, i2 0, i2 %tmp_1397, i2 0, i2 %tmp_1398, i2 0, i2 %tmp_1399, i2 0, i2 %tmp_1400, i2 0, i2 %trunc_ln8_27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2201 'bitconcatenate' 'and_ln8_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [1/1] (0.00ns)   --->   "%and_ln8_45_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1395, i2 0, i2 %tmp_1396, i2 0, i2 %tmp_1397, i2 0, i2 %tmp_1398, i2 0, i2 %tmp_1399, i2 0, i2 %tmp_1400, i2 0, i2 %trunc_ln8_27" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2202 'bitconcatenate' 'and_ln8_45_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln8_104 = zext i26 %and_ln8_45_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2203 'zext' 'zext_ln8_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln8_56 = zext i30 %and_ln8_45" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2204 'zext' 'zext_ln8_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%and_ln8_46 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1401, i2 0, i2 %tmp_1402, i2 0, i2 %tmp_1403, i2 0, i2 %tmp_1404, i2 0, i2 %tmp_1405, i2 0, i2 %tmp_1406, i2 0, i2 %tmp_1407, i2 0, i2 %tmp_1408" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2205 'bitconcatenate' 'and_ln8_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%and_ln8_46_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1402, i2 0, i2 %tmp_1403, i2 0, i2 %tmp_1404, i2 0, i2 %tmp_1405, i2 0, i2 %tmp_1406, i2 0, i2 %tmp_1407, i2 0, i2 %tmp_1408" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2206 'bitconcatenate' 'and_ln8_46_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln8_105 = zext i26 %and_ln8_46_cast1" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2207 'zext' 'zext_ln8_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.00ns)   --->   "%zext_ln8_57 = zext i30 %and_ln8_46" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2208 'zext' 'zext_ln8_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_56 = add i28 %zext_ln8_105, i28 %zext_ln8_104" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2209 'add' 'add_ln8_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2210 [1/1] (2.49ns)   --->   "%s1_27 = add i31 %zext_ln8_57, i31 %zext_ln8_56" [bnn.cpp:8->bnn.cpp:58]   --->   Operation 2210 'add' 's1_27' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_1409 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_27, i32 4, i32 30" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2211 'partselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln9_56 = zext i27 %tmp_1409" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2212 'zext' 'zext_ln9_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln9_27 = add i28 %zext_ln9_56, i28 %add_ln8_56" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2213 'add' 'add_ln9_27' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_1410 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_27, i32 16, i32 19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2214 'partselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_1411 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_27, i32 8, i32 11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2215 'partselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln9_27 = trunc i28 %add_ln9_27" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2216 'trunc' 'trunc_ln9_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns)   --->   "%tmp_1412 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln9_27, i32 24, i32 27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2217 'partselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i2 %add_ln63" [bnn.cpp:63]   --->   Operation 2218 'zext' 'zext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln63_46 = zext i2 %add_ln63_6" [bnn.cpp:63]   --->   Operation 2219 'zext' 'zext_ln63_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (1.56ns)   --->   "%add_ln63_7 = add i3 %zext_ln63_46, i3 %zext_ln63_45" [bnn.cpp:63]   --->   Operation 2220 'add' 'add_ln63_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln63_47 = zext i3 %add_ln63_7" [bnn.cpp:63]   --->   Operation 2221 'zext' 'zext_ln63_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln63_48 = zext i2 %add_ln63_8" [bnn.cpp:63]   --->   Operation 2222 'zext' 'zext_ln63_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln63_49 = zext i2 %add_ln63_10" [bnn.cpp:63]   --->   Operation 2223 'zext' 'zext_ln63_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (1.56ns)   --->   "%add_ln63_11 = add i3 %zext_ln63_49, i3 %zext_ln63_48" [bnn.cpp:63]   --->   Operation 2224 'add' 'add_ln63_11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln63_50 = zext i3 %add_ln63_11" [bnn.cpp:63]   --->   Operation 2225 'zext' 'zext_ln63_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (1.65ns)   --->   "%add_ln63_12 = add i4 %zext_ln63_50, i4 %zext_ln63_47" [bnn.cpp:63]   --->   Operation 2226 'add' 'add_ln63_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%zext_ln63_52 = zext i2 %add_ln63_13" [bnn.cpp:63]   --->   Operation 2227 'zext' 'zext_ln63_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln63_53 = zext i2 %add_ln63_15" [bnn.cpp:63]   --->   Operation 2228 'zext' 'zext_ln63_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (1.56ns)   --->   "%add_ln63_16 = add i3 %zext_ln63_53, i3 %zext_ln63_52" [bnn.cpp:63]   --->   Operation 2229 'add' 'add_ln63_16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.60>
ST_4 : Operation 2230 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_304, i4 0, i4 %tmp_305, i4 0, i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2230 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2231 [1/1] (0.00ns)   --->   "%zext_ln9_11 = zext i4 %trunc_ln9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2231 'zext' 'zext_ln9_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2232 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i20 %and_ln" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2232 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2233 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_306, i4 0, i4 %tmp_304, i4 0, i4 %tmp_305" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2233 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln10_17 = zext i4 %tmp_305" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2234 'zext' 'zext_ln10_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln10_18 = zext i20 %and_ln3" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2235 'zext' 'zext_ln10_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10 = add i6 %zext_ln10_17, i6 %zext_ln9_11" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2236 'add' 'add_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2237 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln10_18, i21 %zext_ln10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2237 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2238 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2238 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %tmp_222" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2239 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2240 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln11, i6 %add_ln10" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2240 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2241 [1/1] (0.00ns)   --->   "%and_ln9_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_323, i4 0, i4 %tmp_324, i4 0, i4 %trunc_ln9_5" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2241 'bitconcatenate' 'and_ln9_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln9_13 = zext i4 %trunc_ln9_5" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2242 'zext' 'zext_ln9_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln10_19 = zext i20 %and_ln9_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2243 'zext' 'zext_ln10_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2244 [1/1] (0.00ns)   --->   "%and_ln10_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_325, i4 0, i4 %tmp_323, i4 0, i4 %tmp_324" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2244 'bitconcatenate' 'and_ln10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln10_20 = zext i4 %tmp_324" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2245 'zext' 'zext_ln10_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln10_21 = zext i20 %and_ln10_s" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2246 'zext' 'zext_ln10_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_12 = add i6 %zext_ln10_20, i6 %zext_ln9_13" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2247 'add' 'add_ln10_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2248 [1/1] (2.19ns)   --->   "%s3_5 = add i21 %zext_ln10_21, i21 %zext_ln10_19" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2248 'add' 's3_5' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_5, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2249 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i5 %tmp_254" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2250 'zext' 'zext_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2251 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_5 = add i6 %zext_ln11_5, i6 %add_ln10_12" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2251 'add' 's4_5' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2252 [1/1] (0.00ns)   --->   "%and_ln9_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_342, i4 0, i4 %tmp_343, i4 0, i4 %trunc_ln9_6" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2252 'bitconcatenate' 'and_ln9_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln9_15 = zext i4 %trunc_ln9_6" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2253 'zext' 'zext_ln9_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln10_22 = zext i20 %and_ln9_3" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2254 'zext' 'zext_ln10_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2255 [1/1] (0.00ns)   --->   "%and_ln10_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_344, i4 0, i4 %tmp_342, i4 0, i4 %tmp_343" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2255 'bitconcatenate' 'and_ln10_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln10_23 = zext i4 %tmp_343" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2256 'zext' 'zext_ln10_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2257 [1/1] (0.00ns)   --->   "%zext_ln10_24 = zext i20 %and_ln10_3" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2257 'zext' 'zext_ln10_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_14 = add i6 %zext_ln10_23, i6 %zext_ln9_15" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2258 'add' 'add_ln10_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2259 [1/1] (2.19ns)   --->   "%s3_6 = add i21 %zext_ln10_24, i21 %zext_ln10_22" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2259 'add' 's3_6' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_6, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2260 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i5 %tmp_286" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2261 'zext' 'zext_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2262 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_6 = add i6 %zext_ln11_6, i6 %add_ln10_14" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2262 'add' 's4_6' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2263 [1/1] (0.00ns)   --->   "%and_ln9_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_390, i4 0, i4 %tmp_391, i4 0, i4 %trunc_ln9_7" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2263 'bitconcatenate' 'and_ln9_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln9_17 = zext i4 %trunc_ln9_7" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2264 'zext' 'zext_ln9_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln10_25 = zext i20 %and_ln9_4" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2265 'zext' 'zext_ln10_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2266 [1/1] (0.00ns)   --->   "%and_ln10_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_392, i4 0, i4 %tmp_390, i4 0, i4 %tmp_391" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2266 'bitconcatenate' 'and_ln10_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2267 [1/1] (0.00ns)   --->   "%zext_ln10_26 = zext i4 %tmp_391" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2267 'zext' 'zext_ln10_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln10_27 = zext i20 %and_ln10_4" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2268 'zext' 'zext_ln10_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_16 = add i6 %zext_ln10_26, i6 %zext_ln9_17" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2269 'add' 'add_ln10_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2270 [1/1] (2.19ns)   --->   "%s3_7 = add i21 %zext_ln10_27, i21 %zext_ln10_25" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2270 'add' 's3_7' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_7, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2271 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i5 %tmp_393" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2272 'zext' 'zext_ln11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2273 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_7 = add i6 %zext_ln11_7, i6 %add_ln10_16" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2273 'add' 's4_7' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2274 [1/1] (0.00ns)   --->   "%and_ln9_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_441, i4 0, i4 %tmp_442, i4 0, i4 %trunc_ln9_8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2274 'bitconcatenate' 'and_ln9_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln9_19 = zext i4 %trunc_ln9_8" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2275 'zext' 'zext_ln9_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2276 [1/1] (0.00ns)   --->   "%zext_ln10_28 = zext i20 %and_ln9_5" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2276 'zext' 'zext_ln10_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2277 [1/1] (0.00ns)   --->   "%and_ln10_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_443, i4 0, i4 %tmp_441, i4 0, i4 %tmp_442" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2277 'bitconcatenate' 'and_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2278 [1/1] (0.00ns)   --->   "%zext_ln10_29 = zext i4 %tmp_442" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2278 'zext' 'zext_ln10_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln10_30 = zext i20 %and_ln10_5" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2279 'zext' 'zext_ln10_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_18 = add i6 %zext_ln10_29, i6 %zext_ln9_19" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2280 'add' 'add_ln10_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2281 [1/1] (2.19ns)   --->   "%s3_8 = add i21 %zext_ln10_30, i21 %zext_ln10_28" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2281 'add' 's3_8' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2282 [1/1] (0.00ns)   --->   "%tmp_444 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_8, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2282 'partselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i5 %tmp_444" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2283 'zext' 'zext_ln11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2284 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_8 = add i6 %zext_ln11_8, i6 %add_ln10_18" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2284 'add' 's4_8' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2285 [1/1] (0.00ns)   --->   "%and_ln9_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_492, i4 0, i4 %tmp_493, i4 0, i4 %trunc_ln9_9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2285 'bitconcatenate' 'and_ln9_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln9_21 = zext i4 %trunc_ln9_9" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2286 'zext' 'zext_ln9_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln10_31 = zext i20 %and_ln9_6" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2287 'zext' 'zext_ln10_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2288 [1/1] (0.00ns)   --->   "%and_ln10_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_494, i4 0, i4 %tmp_492, i4 0, i4 %tmp_493" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2288 'bitconcatenate' 'and_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln10_32 = zext i4 %tmp_493" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2289 'zext' 'zext_ln10_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2290 [1/1] (0.00ns)   --->   "%zext_ln10_33 = zext i20 %and_ln10_6" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2290 'zext' 'zext_ln10_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_20 = add i6 %zext_ln10_32, i6 %zext_ln9_21" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2291 'add' 'add_ln10_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2292 [1/1] (2.19ns)   --->   "%s3_9 = add i21 %zext_ln10_33, i21 %zext_ln10_31" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2292 'add' 's3_9' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_495 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_9, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2293 'partselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i5 %tmp_495" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2294 'zext' 'zext_ln11_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2295 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_9 = add i6 %zext_ln11_9, i6 %add_ln10_20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2295 'add' 's4_9' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2296 [1/1] (0.00ns)   --->   "%and_ln9_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_543, i4 0, i4 %tmp_544, i4 0, i4 %trunc_ln9_10" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2296 'bitconcatenate' 'and_ln9_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln9_23 = zext i4 %trunc_ln9_10" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2297 'zext' 'zext_ln9_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln10_34 = zext i20 %and_ln9_7" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2298 'zext' 'zext_ln10_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2299 [1/1] (0.00ns)   --->   "%and_ln10_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_545, i4 0, i4 %tmp_543, i4 0, i4 %tmp_544" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2299 'bitconcatenate' 'and_ln10_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2300 [1/1] (0.00ns)   --->   "%zext_ln10_35 = zext i4 %tmp_544" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2300 'zext' 'zext_ln10_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln10_36 = zext i20 %and_ln10_7" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2301 'zext' 'zext_ln10_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_22 = add i6 %zext_ln10_35, i6 %zext_ln9_23" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2302 'add' 'add_ln10_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2303 [1/1] (2.19ns)   --->   "%s3_10 = add i21 %zext_ln10_36, i21 %zext_ln10_34" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2303 'add' 's3_10' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_10, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2304 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i5 %tmp_546" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2305 'zext' 'zext_ln11_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2306 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_10 = add i6 %zext_ln11_10, i6 %add_ln10_22" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2306 'add' 's4_10' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2307 [1/1] (0.00ns)   --->   "%and_ln9_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_594, i4 0, i4 %tmp_595, i4 0, i4 %trunc_ln9_11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2307 'bitconcatenate' 'and_ln9_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2308 [1/1] (0.00ns)   --->   "%zext_ln9_25 = zext i4 %trunc_ln9_11" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2308 'zext' 'zext_ln9_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln10_37 = zext i20 %and_ln9_8" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2309 'zext' 'zext_ln10_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2310 [1/1] (0.00ns)   --->   "%and_ln10_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_596, i4 0, i4 %tmp_594, i4 0, i4 %tmp_595" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2310 'bitconcatenate' 'and_ln10_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln10_38 = zext i4 %tmp_595" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2311 'zext' 'zext_ln10_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln10_39 = zext i20 %and_ln10_8" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2312 'zext' 'zext_ln10_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_24 = add i6 %zext_ln10_38, i6 %zext_ln9_25" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2313 'add' 'add_ln10_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2314 [1/1] (2.19ns)   --->   "%s3_11 = add i21 %zext_ln10_39, i21 %zext_ln10_37" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2314 'add' 's3_11' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2315 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_11, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2315 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i5 %tmp_597" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2316 'zext' 'zext_ln11_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2317 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_11 = add i6 %zext_ln11_11, i6 %add_ln10_24" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2317 'add' 's4_11' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2318 [1/1] (0.00ns)   --->   "%and_ln9_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_645, i4 0, i4 %tmp_646, i4 0, i4 %trunc_ln9_12" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2318 'bitconcatenate' 'and_ln9_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln9_27 = zext i4 %trunc_ln9_12" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2319 'zext' 'zext_ln9_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln10_40 = zext i20 %and_ln9_9" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2320 'zext' 'zext_ln10_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2321 [1/1] (0.00ns)   --->   "%and_ln10_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_647, i4 0, i4 %tmp_645, i4 0, i4 %tmp_646" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2321 'bitconcatenate' 'and_ln10_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln10_41 = zext i4 %tmp_646" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2322 'zext' 'zext_ln10_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln10_42 = zext i20 %and_ln10_9" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2323 'zext' 'zext_ln10_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_26 = add i6 %zext_ln10_41, i6 %zext_ln9_27" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2324 'add' 'add_ln10_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2325 [1/1] (2.19ns)   --->   "%s3_12 = add i21 %zext_ln10_42, i21 %zext_ln10_40" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2325 'add' 's3_12' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2326 [1/1] (0.00ns)   --->   "%tmp_648 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_12, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2326 'partselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i5 %tmp_648" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2327 'zext' 'zext_ln11_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2328 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_12 = add i6 %zext_ln11_12, i6 %add_ln10_26" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2328 'add' 's4_12' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2329 [1/1] (0.00ns)   --->   "%and_ln9_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_696, i4 0, i4 %tmp_697, i4 0, i4 %trunc_ln9_13" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2329 'bitconcatenate' 'and_ln9_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln9_29 = zext i4 %trunc_ln9_13" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2330 'zext' 'zext_ln9_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln10_43 = zext i20 %and_ln9_1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2331 'zext' 'zext_ln10_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2332 [1/1] (0.00ns)   --->   "%and_ln10_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_698, i4 0, i4 %tmp_696, i4 0, i4 %tmp_697" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2332 'bitconcatenate' 'and_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln10_44 = zext i4 %tmp_697" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2333 'zext' 'zext_ln10_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln10_45 = zext i20 %and_ln10_1" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2334 'zext' 'zext_ln10_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_28 = add i6 %zext_ln10_44, i6 %zext_ln9_29" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2335 'add' 'add_ln10_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2336 [1/1] (2.19ns)   --->   "%s3_13 = add i21 %zext_ln10_45, i21 %zext_ln10_43" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2336 'add' 's3_13' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_699 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_13, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2337 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i5 %tmp_699" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2338 'zext' 'zext_ln11_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2339 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_13 = add i6 %zext_ln11_13, i6 %add_ln10_28" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2339 'add' 's4_13' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2340 [1/1] (0.00ns)   --->   "%and_ln9_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_747, i4 0, i4 %tmp_748, i4 0, i4 %trunc_ln9_14" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2340 'bitconcatenate' 'and_ln9_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln9_31 = zext i4 %trunc_ln9_14" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2341 'zext' 'zext_ln9_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln10_46 = zext i20 %and_ln9_2" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2342 'zext' 'zext_ln10_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2343 [1/1] (0.00ns)   --->   "%and_ln10_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_749, i4 0, i4 %tmp_747, i4 0, i4 %tmp_748" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2343 'bitconcatenate' 'and_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2344 [1/1] (0.00ns)   --->   "%zext_ln10_47 = zext i4 %tmp_748" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2344 'zext' 'zext_ln10_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln10_48 = zext i20 %and_ln10_2" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2345 'zext' 'zext_ln10_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_30 = add i6 %zext_ln10_47, i6 %zext_ln9_31" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2346 'add' 'add_ln10_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2347 [1/1] (2.19ns)   --->   "%s3_14 = add i21 %zext_ln10_48, i21 %zext_ln10_46" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2347 'add' 's3_14' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_14, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2348 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i5 %tmp_750" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2349 'zext' 'zext_ln11_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2350 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_14 = add i6 %zext_ln11_14, i6 %add_ln10_30" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2350 'add' 's4_14' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2351 [1/1] (0.00ns)   --->   "%and_ln9_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_798, i4 0, i4 %tmp_799, i4 0, i4 %trunc_ln9_15" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2351 'bitconcatenate' 'and_ln9_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln9_33 = zext i4 %trunc_ln9_15" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2352 'zext' 'zext_ln9_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2353 [1/1] (0.00ns)   --->   "%zext_ln10_49 = zext i20 %and_ln9_10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2353 'zext' 'zext_ln10_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2354 [1/1] (0.00ns)   --->   "%and_ln10_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_800, i4 0, i4 %tmp_798, i4 0, i4 %tmp_799" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2354 'bitconcatenate' 'and_ln10_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln10_50 = zext i4 %tmp_799" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2355 'zext' 'zext_ln10_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln10_51 = zext i20 %and_ln10_10" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2356 'zext' 'zext_ln10_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_32 = add i6 %zext_ln10_50, i6 %zext_ln9_33" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2357 'add' 'add_ln10_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2358 [1/1] (2.19ns)   --->   "%s3_15 = add i21 %zext_ln10_51, i21 %zext_ln10_49" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2358 'add' 's3_15' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_801 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_15, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2359 'partselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2360 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i5 %tmp_801" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2360 'zext' 'zext_ln11_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2361 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_15 = add i6 %zext_ln11_15, i6 %add_ln10_32" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2361 'add' 's4_15' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2362 [1/1] (0.00ns)   --->   "%and_ln9_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_849, i4 0, i4 %tmp_850, i4 0, i4 %trunc_ln9_16" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2362 'bitconcatenate' 'and_ln9_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln9_35 = zext i4 %trunc_ln9_16" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2363 'zext' 'zext_ln9_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln10_52 = zext i20 %and_ln9_11" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2364 'zext' 'zext_ln10_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2365 [1/1] (0.00ns)   --->   "%and_ln10_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_851, i4 0, i4 %tmp_849, i4 0, i4 %tmp_850" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2365 'bitconcatenate' 'and_ln10_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln10_53 = zext i4 %tmp_850" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2366 'zext' 'zext_ln10_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln10_54 = zext i20 %and_ln10_11" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2367 'zext' 'zext_ln10_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_34 = add i6 %zext_ln10_53, i6 %zext_ln9_35" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2368 'add' 'add_ln10_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2369 [1/1] (2.19ns)   --->   "%s3_16 = add i21 %zext_ln10_54, i21 %zext_ln10_52" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2369 'add' 's3_16' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_852 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_16, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2370 'partselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i5 %tmp_852" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2371 'zext' 'zext_ln11_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2372 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_16 = add i6 %zext_ln11_16, i6 %add_ln10_34" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2372 'add' 's4_16' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2373 [1/1] (0.00ns)   --->   "%and_ln9_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_900, i4 0, i4 %tmp_901, i4 0, i4 %trunc_ln9_17" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2373 'bitconcatenate' 'and_ln9_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln9_37 = zext i4 %trunc_ln9_17" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2374 'zext' 'zext_ln9_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln10_55 = zext i20 %and_ln9_12" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2375 'zext' 'zext_ln10_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2376 [1/1] (0.00ns)   --->   "%and_ln10_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_902, i4 0, i4 %tmp_900, i4 0, i4 %tmp_901" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2376 'bitconcatenate' 'and_ln10_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln10_56 = zext i4 %tmp_901" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2377 'zext' 'zext_ln10_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln10_57 = zext i20 %and_ln10_12" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2378 'zext' 'zext_ln10_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_36 = add i6 %zext_ln10_56, i6 %zext_ln9_37" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2379 'add' 'add_ln10_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2380 [1/1] (2.19ns)   --->   "%s3_17 = add i21 %zext_ln10_57, i21 %zext_ln10_55" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2380 'add' 's3_17' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_17, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2381 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i5 %tmp_903" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2382 'zext' 'zext_ln11_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2383 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_17 = add i6 %zext_ln11_17, i6 %add_ln10_36" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2383 'add' 's4_17' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2384 [1/1] (0.00ns)   --->   "%and_ln9_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_951, i4 0, i4 %tmp_952, i4 0, i4 %trunc_ln9_18" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2384 'bitconcatenate' 'and_ln9_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2385 [1/1] (0.00ns)   --->   "%zext_ln9_39 = zext i4 %trunc_ln9_18" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2385 'zext' 'zext_ln9_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln10_58 = zext i20 %and_ln9_13" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2386 'zext' 'zext_ln10_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2387 [1/1] (0.00ns)   --->   "%and_ln10_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_953, i4 0, i4 %tmp_951, i4 0, i4 %tmp_952" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2387 'bitconcatenate' 'and_ln10_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln10_59 = zext i4 %tmp_952" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2388 'zext' 'zext_ln10_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln10_60 = zext i20 %and_ln10_13" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2389 'zext' 'zext_ln10_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_38 = add i6 %zext_ln10_59, i6 %zext_ln9_39" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2390 'add' 'add_ln10_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2391 [1/1] (2.19ns)   --->   "%s3_18 = add i21 %zext_ln10_60, i21 %zext_ln10_58" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2391 'add' 's3_18' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_954 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_18, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2392 'partselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i5 %tmp_954" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2393 'zext' 'zext_ln11_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2394 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_18 = add i6 %zext_ln11_18, i6 %add_ln10_38" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2394 'add' 's4_18' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2395 [1/1] (0.00ns)   --->   "%and_ln9_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1002, i4 0, i4 %tmp_1003, i4 0, i4 %trunc_ln9_19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2395 'bitconcatenate' 'and_ln9_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2396 [1/1] (0.00ns)   --->   "%zext_ln9_41 = zext i4 %trunc_ln9_19" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2396 'zext' 'zext_ln9_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2397 [1/1] (0.00ns)   --->   "%zext_ln10_61 = zext i20 %and_ln9_14" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2397 'zext' 'zext_ln10_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2398 [1/1] (0.00ns)   --->   "%and_ln10_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1004, i4 0, i4 %tmp_1002, i4 0, i4 %tmp_1003" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2398 'bitconcatenate' 'and_ln10_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (0.00ns)   --->   "%zext_ln10_62 = zext i4 %tmp_1003" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2399 'zext' 'zext_ln10_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln10_63 = zext i20 %and_ln10_14" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2400 'zext' 'zext_ln10_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_40 = add i6 %zext_ln10_62, i6 %zext_ln9_41" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2401 'add' 'add_ln10_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2402 [1/1] (2.19ns)   --->   "%s3_19 = add i21 %zext_ln10_63, i21 %zext_ln10_61" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2402 'add' 's3_19' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_1005 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_19, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2403 'partselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i5 %tmp_1005" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2404 'zext' 'zext_ln11_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2405 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_19 = add i6 %zext_ln11_19, i6 %add_ln10_40" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2405 'add' 's4_19' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2406 [1/1] (0.00ns)   --->   "%and_ln9_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1053, i4 0, i4 %tmp_1054, i4 0, i4 %trunc_ln9_20" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2406 'bitconcatenate' 'and_ln9_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln9_43 = zext i4 %trunc_ln9_20" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2407 'zext' 'zext_ln9_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2408 [1/1] (0.00ns)   --->   "%zext_ln10_64 = zext i20 %and_ln9_15" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2408 'zext' 'zext_ln10_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2409 [1/1] (0.00ns)   --->   "%and_ln10_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1055, i4 0, i4 %tmp_1053, i4 0, i4 %tmp_1054" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2409 'bitconcatenate' 'and_ln10_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln10_65 = zext i4 %tmp_1054" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2410 'zext' 'zext_ln10_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln10_66 = zext i20 %and_ln10_15" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2411 'zext' 'zext_ln10_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_42 = add i6 %zext_ln10_65, i6 %zext_ln9_43" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2412 'add' 'add_ln10_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2413 [1/1] (2.19ns)   --->   "%s3_20 = add i21 %zext_ln10_66, i21 %zext_ln10_64" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2413 'add' 's3_20' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_1056 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_20, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2414 'partselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2415 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i5 %tmp_1056" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2415 'zext' 'zext_ln11_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2416 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_20 = add i6 %zext_ln11_20, i6 %add_ln10_42" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2416 'add' 's4_20' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2417 [1/1] (0.00ns)   --->   "%and_ln9_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1104, i4 0, i4 %tmp_1105, i4 0, i4 %trunc_ln9_21" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2417 'bitconcatenate' 'and_ln9_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln9_45 = zext i4 %trunc_ln9_21" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2418 'zext' 'zext_ln9_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln10_67 = zext i20 %and_ln9_16" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2419 'zext' 'zext_ln10_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2420 [1/1] (0.00ns)   --->   "%and_ln10_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1106, i4 0, i4 %tmp_1104, i4 0, i4 %tmp_1105" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2420 'bitconcatenate' 'and_ln10_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln10_68 = zext i4 %tmp_1105" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2421 'zext' 'zext_ln10_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln10_69 = zext i20 %and_ln10_16" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2422 'zext' 'zext_ln10_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_44 = add i6 %zext_ln10_68, i6 %zext_ln9_45" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2423 'add' 'add_ln10_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2424 [1/1] (2.19ns)   --->   "%s3_21 = add i21 %zext_ln10_69, i21 %zext_ln10_67" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2424 'add' 's3_21' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_1107 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_21, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2425 'partselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln11_21 = zext i5 %tmp_1107" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2426 'zext' 'zext_ln11_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2427 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_21 = add i6 %zext_ln11_21, i6 %add_ln10_44" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2427 'add' 's4_21' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2428 [1/1] (0.00ns)   --->   "%and_ln9_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1155, i4 0, i4 %tmp_1156, i4 0, i4 %trunc_ln9_22" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2428 'bitconcatenate' 'and_ln9_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln9_47 = zext i4 %trunc_ln9_22" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2429 'zext' 'zext_ln9_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln10_70 = zext i20 %and_ln9_17" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2430 'zext' 'zext_ln10_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2431 [1/1] (0.00ns)   --->   "%and_ln10_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1157, i4 0, i4 %tmp_1155, i4 0, i4 %tmp_1156" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2431 'bitconcatenate' 'and_ln10_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln10_71 = zext i4 %tmp_1156" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2432 'zext' 'zext_ln10_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln10_72 = zext i20 %and_ln10_17" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2433 'zext' 'zext_ln10_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_46 = add i6 %zext_ln10_71, i6 %zext_ln9_47" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2434 'add' 'add_ln10_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2435 [1/1] (2.19ns)   --->   "%s3_22 = add i21 %zext_ln10_72, i21 %zext_ln10_70" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2435 'add' 's3_22' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_1158 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_22, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2436 'partselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln11_22 = zext i5 %tmp_1158" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2437 'zext' 'zext_ln11_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2438 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_22 = add i6 %zext_ln11_22, i6 %add_ln10_46" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2438 'add' 's4_22' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2439 [1/1] (0.00ns)   --->   "%and_ln9_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1206, i4 0, i4 %tmp_1207, i4 0, i4 %trunc_ln9_23" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2439 'bitconcatenate' 'and_ln9_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln9_49 = zext i4 %trunc_ln9_23" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2440 'zext' 'zext_ln9_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln10_73 = zext i20 %and_ln9_18" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2441 'zext' 'zext_ln10_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2442 [1/1] (0.00ns)   --->   "%and_ln10_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1208, i4 0, i4 %tmp_1206, i4 0, i4 %tmp_1207" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2442 'bitconcatenate' 'and_ln10_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln10_74 = zext i4 %tmp_1207" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2443 'zext' 'zext_ln10_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln10_75 = zext i20 %and_ln10_18" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2444 'zext' 'zext_ln10_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_48 = add i6 %zext_ln10_74, i6 %zext_ln9_49" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2445 'add' 'add_ln10_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2446 [1/1] (2.19ns)   --->   "%s3_23 = add i21 %zext_ln10_75, i21 %zext_ln10_73" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2446 'add' 's3_23' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_1209 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_23, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2447 'partselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2448 [1/1] (0.00ns)   --->   "%zext_ln11_23 = zext i5 %tmp_1209" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2448 'zext' 'zext_ln11_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2449 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_23 = add i6 %zext_ln11_23, i6 %add_ln10_48" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2449 'add' 's4_23' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2450 [1/1] (0.00ns)   --->   "%and_ln9_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1257, i4 0, i4 %tmp_1258, i4 0, i4 %trunc_ln9_24" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2450 'bitconcatenate' 'and_ln9_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln9_51 = zext i4 %trunc_ln9_24" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2451 'zext' 'zext_ln9_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln10_76 = zext i20 %and_ln9_19" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2452 'zext' 'zext_ln10_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2453 [1/1] (0.00ns)   --->   "%and_ln10_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1259, i4 0, i4 %tmp_1257, i4 0, i4 %tmp_1258" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2453 'bitconcatenate' 'and_ln10_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln10_77 = zext i4 %tmp_1258" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2454 'zext' 'zext_ln10_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2455 [1/1] (0.00ns)   --->   "%zext_ln10_78 = zext i20 %and_ln10_19" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2455 'zext' 'zext_ln10_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_50 = add i6 %zext_ln10_77, i6 %zext_ln9_51" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2456 'add' 'add_ln10_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2457 [1/1] (2.19ns)   --->   "%s3_24 = add i21 %zext_ln10_78, i21 %zext_ln10_76" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2457 'add' 's3_24' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_1260 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_24, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2458 'partselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln11_24 = zext i5 %tmp_1260" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2459 'zext' 'zext_ln11_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2460 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_24 = add i6 %zext_ln11_24, i6 %add_ln10_50" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2460 'add' 's4_24' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2461 [1/1] (0.00ns)   --->   "%and_ln9_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1308, i4 0, i4 %tmp_1309, i4 0, i4 %trunc_ln9_25" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2461 'bitconcatenate' 'and_ln9_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2462 [1/1] (0.00ns)   --->   "%zext_ln9_53 = zext i4 %trunc_ln9_25" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2462 'zext' 'zext_ln9_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2463 [1/1] (0.00ns)   --->   "%zext_ln10_79 = zext i20 %and_ln9_20" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2463 'zext' 'zext_ln10_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2464 [1/1] (0.00ns)   --->   "%and_ln10_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1310, i4 0, i4 %tmp_1308, i4 0, i4 %tmp_1309" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2464 'bitconcatenate' 'and_ln10_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln10_80 = zext i4 %tmp_1309" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2465 'zext' 'zext_ln10_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln10_81 = zext i20 %and_ln10_20" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2466 'zext' 'zext_ln10_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_52 = add i6 %zext_ln10_80, i6 %zext_ln9_53" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2467 'add' 'add_ln10_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2468 [1/1] (2.19ns)   --->   "%s3_25 = add i21 %zext_ln10_81, i21 %zext_ln10_79" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2468 'add' 's3_25' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_1311 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_25, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2469 'partselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln11_25 = zext i5 %tmp_1311" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2470 'zext' 'zext_ln11_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2471 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_25 = add i6 %zext_ln11_25, i6 %add_ln10_52" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2471 'add' 's4_25' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%and_ln9_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1359, i4 0, i4 %tmp_1360, i4 0, i4 %trunc_ln9_26" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2472 'bitconcatenate' 'and_ln9_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln9_55 = zext i4 %trunc_ln9_26" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2473 'zext' 'zext_ln9_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2474 [1/1] (0.00ns)   --->   "%zext_ln10_82 = zext i20 %and_ln9_21" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2474 'zext' 'zext_ln10_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%and_ln10_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1361, i4 0, i4 %tmp_1359, i4 0, i4 %tmp_1360" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2475 'bitconcatenate' 'and_ln10_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln10_83 = zext i4 %tmp_1360" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2476 'zext' 'zext_ln10_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln10_84 = zext i20 %and_ln10_21" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2477 'zext' 'zext_ln10_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_54 = add i6 %zext_ln10_83, i6 %zext_ln9_55" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2478 'add' 'add_ln10_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2479 [1/1] (2.19ns)   --->   "%s3_26 = add i21 %zext_ln10_84, i21 %zext_ln10_82" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2479 'add' 's3_26' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_1362 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_26, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2480 'partselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln11_26 = zext i5 %tmp_1362" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2481 'zext' 'zext_ln11_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2482 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_26 = add i6 %zext_ln11_26, i6 %add_ln10_54" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2482 'add' 's4_26' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2483 [1/1] (0.00ns)   --->   "%and_ln9_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1410, i4 0, i4 %tmp_1411, i4 0, i4 %trunc_ln9_27" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2483 'bitconcatenate' 'and_ln9_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2484 [1/1] (0.00ns)   --->   "%zext_ln9_57 = zext i4 %trunc_ln9_27" [bnn.cpp:9->bnn.cpp:58]   --->   Operation 2484 'zext' 'zext_ln9_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln10_85 = zext i20 %and_ln9_22" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2485 'zext' 'zext_ln10_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2486 [1/1] (0.00ns)   --->   "%and_ln10_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1412, i4 0, i4 %tmp_1410, i4 0, i4 %tmp_1411" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2486 'bitconcatenate' 'and_ln10_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln10_86 = zext i4 %tmp_1411" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2487 'zext' 'zext_ln10_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln10_87 = zext i20 %and_ln10_22" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2488 'zext' 'zext_ln10_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_56 = add i6 %zext_ln10_86, i6 %zext_ln9_57" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2489 'add' 'add_ln10_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2490 [1/1] (2.19ns)   --->   "%s3_27 = add i21 %zext_ln10_87, i21 %zext_ln10_85" [bnn.cpp:10->bnn.cpp:58]   --->   Operation 2490 'add' 's3_27' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_1413 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_27, i32 16, i32 20" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2491 'partselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln11_27 = zext i5 %tmp_1413" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2492 'zext' 'zext_ln11_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2493 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_27 = add i6 %zext_ln11_27, i6 %add_ln10_56" [bnn.cpp:11->bnn.cpp:58]   --->   Operation 2493 'add' 's4_27' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.61>
ST_5 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_24_val_read, i32 16" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 2494 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%xor_ln18_103 = xor i1 %bit_sel, i1 1" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 2495 'xor' 'xor_ln18_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%trunc_ln18_87 = trunc i32 %input_24_val_read" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 2496 'trunc' 'trunc_ln18_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%xor_ln18_15 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %xor_ln18_103, i16 %trunc_ln18_87" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 2497 'bitconcatenate' 'xor_ln18_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%trunc_ln18_88 = trunc i32 %p_ZL9golden_w1_24_load" [bnn.cpp:18->bnn.cpp:46]   --->   Operation 2498 'trunc' 'trunc_ln18_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%xor_ln46_28 = xor i17 %trunc_ln18_88, i17 %xor_ln18_15" [bnn.cpp:46]   --->   Operation 2499 'xor' 'xor_ln46_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2500 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %s4" [bnn.cpp:63]   --->   Operation 2500 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%zext_ln63_6 = zext i6 %s4_5" [bnn.cpp:63]   --->   Operation 2501 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2502 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i6 %s4_6" [bnn.cpp:63]   --->   Operation 2502 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i6 %s4_7" [bnn.cpp:63]   --->   Operation 2503 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i6 %s4_8" [bnn.cpp:63]   --->   Operation 2504 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2505 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i6 %s4_9" [bnn.cpp:63]   --->   Operation 2505 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i6 %s4_10" [bnn.cpp:63]   --->   Operation 2506 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i6 %s4_11" [bnn.cpp:63]   --->   Operation 2507 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2508 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i6 %s4_12" [bnn.cpp:63]   --->   Operation 2508 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i6 %s4_13" [bnn.cpp:63]   --->   Operation 2509 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i6 %s4_14" [bnn.cpp:63]   --->   Operation 2510 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i6 %s4_15" [bnn.cpp:63]   --->   Operation 2511 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i6 %s4_16" [bnn.cpp:63]   --->   Operation 2512 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i6 %s4_17" [bnn.cpp:63]   --->   Operation 2513 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i6 %s4_18" [bnn.cpp:63]   --->   Operation 2514 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i6 %s4_19" [bnn.cpp:63]   --->   Operation 2515 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i6 %s4_20" [bnn.cpp:63]   --->   Operation 2516 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i6 %s4_21" [bnn.cpp:63]   --->   Operation 2517 'zext' 'zext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2518 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i6 %s4_22" [bnn.cpp:63]   --->   Operation 2518 'zext' 'zext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2519 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i6 %s4_23" [bnn.cpp:63]   --->   Operation 2519 'zext' 'zext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i6 %s4_24" [bnn.cpp:63]   --->   Operation 2520 'zext' 'zext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i6 %s4_25" [bnn.cpp:63]   --->   Operation 2521 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i6 %s4_26" [bnn.cpp:63]   --->   Operation 2522 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i6 %s4_27" [bnn.cpp:63]   --->   Operation 2523 'zext' 'zext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln46_28, i32 16" [bnn.cpp:63]   --->   Operation 2524 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_17)   --->   "%zext_ln63_44 = zext i1 %tmp_1429" [bnn.cpp:63]   --->   Operation 2525 'zext' 'zext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2526 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln63_17 = add i7 %zext_ln63_44, i7 %zext_ln63_6" [bnn.cpp:63]   --->   Operation 2526 'add' 'add_ln63_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln63_55 = zext i7 %add_ln63_17" [bnn.cpp:63]   --->   Operation 2527 'zext' 'zext_ln63_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2528 [1/1] (1.82ns)   --->   "%add_ln63_18 = add i7 %zext_ln63_7, i7 %zext_ln63_8" [bnn.cpp:63]   --->   Operation 2528 'add' 'add_ln63_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln63_56 = zext i7 %add_ln63_18" [bnn.cpp:63]   --->   Operation 2529 'zext' 'zext_ln63_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_19 = add i8 %zext_ln63_56, i8 %zext_ln63" [bnn.cpp:63]   --->   Operation 2530 'add' 'add_ln63_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2531 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln63_20 = add i8 %add_ln63_19, i8 %zext_ln63_55" [bnn.cpp:63]   --->   Operation 2531 'add' 'add_ln63_20' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2532 [1/1] (1.82ns)   --->   "%add_ln63_23 = add i7 %zext_ln63_9, i7 %zext_ln63_10" [bnn.cpp:63]   --->   Operation 2532 'add' 'add_ln63_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2533 [1/1] (0.00ns)   --->   "%zext_ln63_59 = zext i7 %add_ln63_23" [bnn.cpp:63]   --->   Operation 2533 'zext' 'zext_ln63_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2534 [1/1] (1.82ns)   --->   "%add_ln63_24 = add i7 %zext_ln63_12, i7 %zext_ln63_13" [bnn.cpp:63]   --->   Operation 2534 'add' 'add_ln63_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln63_60 = zext i7 %add_ln63_24" [bnn.cpp:63]   --->   Operation 2535 'zext' 'zext_ln63_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2536 [1/1] (1.87ns)   --->   "%add_ln63_25 = add i8 %zext_ln63_60, i8 %zext_ln63_11" [bnn.cpp:63]   --->   Operation 2536 'add' 'add_ln63_25' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln63_61 = zext i8 %add_ln63_25" [bnn.cpp:63]   --->   Operation 2537 'zext' 'zext_ln63_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2538 [1/1] (1.91ns)   --->   "%add_ln63_26 = add i9 %zext_ln63_61, i9 %zext_ln63_59" [bnn.cpp:63]   --->   Operation 2538 'add' 'add_ln63_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2539 [1/1] (1.82ns)   --->   "%add_ln63_27 = add i7 %zext_ln63_14, i7 %zext_ln63_15" [bnn.cpp:63]   --->   Operation 2539 'add' 'add_ln63_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2540 [1/1] (0.00ns)   --->   "%zext_ln63_63 = zext i7 %add_ln63_27" [bnn.cpp:63]   --->   Operation 2540 'zext' 'zext_ln63_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2541 [1/1] (1.82ns)   --->   "%add_ln63_28 = add i7 %zext_ln63_17, i7 %zext_ln63_18" [bnn.cpp:63]   --->   Operation 2541 'add' 'add_ln63_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2542 [1/1] (0.00ns)   --->   "%zext_ln63_64 = zext i7 %add_ln63_28" [bnn.cpp:63]   --->   Operation 2542 'zext' 'zext_ln63_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2543 [1/1] (1.87ns)   --->   "%add_ln63_29 = add i8 %zext_ln63_64, i8 %zext_ln63_16" [bnn.cpp:63]   --->   Operation 2543 'add' 'add_ln63_29' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2544 [1/1] (0.00ns)   --->   "%zext_ln63_65 = zext i8 %add_ln63_29" [bnn.cpp:63]   --->   Operation 2544 'zext' 'zext_ln63_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2545 [1/1] (1.91ns)   --->   "%add_ln63_30 = add i9 %zext_ln63_65, i9 %zext_ln63_63" [bnn.cpp:63]   --->   Operation 2545 'add' 'add_ln63_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2546 [1/1] (1.82ns)   --->   "%add_ln63_32 = add i7 %zext_ln63_19, i7 %zext_ln63_20" [bnn.cpp:63]   --->   Operation 2546 'add' 'add_ln63_32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln63_68 = zext i7 %add_ln63_32" [bnn.cpp:63]   --->   Operation 2547 'zext' 'zext_ln63_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2548 [1/1] (1.82ns)   --->   "%add_ln63_33 = add i7 %zext_ln63_22, i7 %zext_ln63_23" [bnn.cpp:63]   --->   Operation 2548 'add' 'add_ln63_33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln63_69 = zext i7 %add_ln63_33" [bnn.cpp:63]   --->   Operation 2549 'zext' 'zext_ln63_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2550 [1/1] (1.87ns)   --->   "%add_ln63_34 = add i8 %zext_ln63_69, i8 %zext_ln63_21" [bnn.cpp:63]   --->   Operation 2550 'add' 'add_ln63_34' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2551 [1/1] (0.00ns)   --->   "%zext_ln63_70 = zext i8 %add_ln63_34" [bnn.cpp:63]   --->   Operation 2551 'zext' 'zext_ln63_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2552 [1/1] (1.91ns)   --->   "%add_ln63_35 = add i9 %zext_ln63_70, i9 %zext_ln63_68" [bnn.cpp:63]   --->   Operation 2552 'add' 'add_ln63_35' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2553 [1/1] (1.82ns)   --->   "%add_ln63_36 = add i7 %zext_ln63_24, i7 %zext_ln63_25" [bnn.cpp:63]   --->   Operation 2553 'add' 'add_ln63_36' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2554 [1/1] (0.00ns)   --->   "%zext_ln63_72 = zext i7 %add_ln63_36" [bnn.cpp:63]   --->   Operation 2554 'zext' 'zext_ln63_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2555 [1/1] (1.82ns)   --->   "%add_ln63_37 = add i7 %zext_ln63_27, i7 %zext_ln63_28" [bnn.cpp:63]   --->   Operation 2555 'add' 'add_ln63_37' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln63_73 = zext i7 %add_ln63_37" [bnn.cpp:63]   --->   Operation 2556 'zext' 'zext_ln63_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2557 [1/1] (1.87ns)   --->   "%add_ln63_38 = add i8 %zext_ln63_73, i8 %zext_ln63_26" [bnn.cpp:63]   --->   Operation 2557 'add' 'add_ln63_38' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln63_74 = zext i8 %add_ln63_38" [bnn.cpp:63]   --->   Operation 2558 'zext' 'zext_ln63_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2559 [1/1] (1.91ns)   --->   "%add_ln63_39 = add i9 %zext_ln63_74, i9 %zext_ln63_72" [bnn.cpp:63]   --->   Operation 2559 'add' 'add_ln63_39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.69>
ST_6 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln63_51 = zext i4 %add_ln63_12" [bnn.cpp:63]   --->   Operation 2560 'zext' 'zext_ln63_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2561 [1/1] (0.00ns)   --->   "%zext_ln63_54 = zext i3 %add_ln63_16" [bnn.cpp:63]   --->   Operation 2561 'zext' 'zext_ln63_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln63_57 = zext i8 %add_ln63_20" [bnn.cpp:63]   --->   Operation 2562 'zext' 'zext_ln63_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_21 = add i9 %zext_ln63_57, i9 %zext_ln63_54" [bnn.cpp:63]   --->   Operation 2563 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2564 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln63_22 = add i9 %add_ln63_21, i9 %zext_ln63_51" [bnn.cpp:63]   --->   Operation 2564 'add' 'add_ln63_22' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln63_62 = zext i9 %add_ln63_26" [bnn.cpp:63]   --->   Operation 2565 'zext' 'zext_ln63_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2566 [1/1] (0.00ns)   --->   "%zext_ln63_66 = zext i9 %add_ln63_30" [bnn.cpp:63]   --->   Operation 2566 'zext' 'zext_ln63_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2567 [1/1] (1.82ns)   --->   "%add_ln63_31 = add i10 %zext_ln63_66, i10 %zext_ln63_62" [bnn.cpp:63]   --->   Operation 2567 'add' 'add_ln63_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2568 [1/1] (0.00ns)   --->   "%zext_ln63_71 = zext i9 %add_ln63_35" [bnn.cpp:63]   --->   Operation 2568 'zext' 'zext_ln63_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2569 [1/1] (0.00ns)   --->   "%zext_ln63_75 = zext i9 %add_ln63_39" [bnn.cpp:63]   --->   Operation 2569 'zext' 'zext_ln63_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2570 [1/1] (1.82ns)   --->   "%add_ln63_40 = add i10 %zext_ln63_75, i10 %zext_ln63_71" [bnn.cpp:63]   --->   Operation 2570 'add' 'add_ln63_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2837 [1/1] (1.58ns)   --->   "%ret_ln65 = ret" [bnn.cpp:65]   --->   Operation 2837 'ret' 'ret_ln65' <Predicate = (icmp_ln36)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.30>
ST_7 : Operation 2571 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [bnn.cpp:37]   --->   Operation 2571 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2572 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [bnn.cpp:36]   --->   Operation 2572 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2573 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [bnn.cpp:36]   --->   Operation 2573 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2574 [1/1] (0.00ns)   --->   "%zext_ln63_58 = zext i9 %add_ln63_22" [bnn.cpp:63]   --->   Operation 2574 'zext' 'zext_ln63_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2575 [1/1] (0.00ns)   --->   "%zext_ln63_67 = zext i10 %add_ln63_31" [bnn.cpp:63]   --->   Operation 2575 'zext' 'zext_ln63_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln63_76 = zext i10 %add_ln63_40" [bnn.cpp:63]   --->   Operation 2576 'zext' 'zext_ln63_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_41 = add i11 %zext_ln63_76, i11 %zext_ln63_67" [bnn.cpp:63]   --->   Operation 2577 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2578 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln63_42 = add i11 %add_ln63_41, i11 %zext_ln63_58" [bnn.cpp:63]   --->   Operation 2578 'add' 'add_ln63_42' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2579 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln63_42, i1 0" [bnn.cpp:63]   --->   Operation 2579 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2580 [1/1] (1.54ns)   --->   "%add_ln63_43 = add i12 %shl_ln, i12 3312" [bnn.cpp:63]   --->   Operation 2580 'add' 'add_ln63_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2581 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_126, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2581 'write' 'write_ln63' <Predicate = (trunc_ln36 == 126)> <Delay = 0.00>
ST_7 : Operation 2582 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2582 'br' 'br_ln63' <Predicate = (trunc_ln36 == 126)> <Delay = 0.00>
ST_7 : Operation 2583 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_125, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2583 'write' 'write_ln63' <Predicate = (trunc_ln36 == 125)> <Delay = 0.00>
ST_7 : Operation 2584 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2584 'br' 'br_ln63' <Predicate = (trunc_ln36 == 125)> <Delay = 0.00>
ST_7 : Operation 2585 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_124, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2585 'write' 'write_ln63' <Predicate = (trunc_ln36 == 124)> <Delay = 0.00>
ST_7 : Operation 2586 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2586 'br' 'br_ln63' <Predicate = (trunc_ln36 == 124)> <Delay = 0.00>
ST_7 : Operation 2587 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_123, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2587 'write' 'write_ln63' <Predicate = (trunc_ln36 == 123)> <Delay = 0.00>
ST_7 : Operation 2588 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2588 'br' 'br_ln63' <Predicate = (trunc_ln36 == 123)> <Delay = 0.00>
ST_7 : Operation 2589 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_122, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2589 'write' 'write_ln63' <Predicate = (trunc_ln36 == 122)> <Delay = 0.00>
ST_7 : Operation 2590 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2590 'br' 'br_ln63' <Predicate = (trunc_ln36 == 122)> <Delay = 0.00>
ST_7 : Operation 2591 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_121, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2591 'write' 'write_ln63' <Predicate = (trunc_ln36 == 121)> <Delay = 0.00>
ST_7 : Operation 2592 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2592 'br' 'br_ln63' <Predicate = (trunc_ln36 == 121)> <Delay = 0.00>
ST_7 : Operation 2593 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_120, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2593 'write' 'write_ln63' <Predicate = (trunc_ln36 == 120)> <Delay = 0.00>
ST_7 : Operation 2594 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2594 'br' 'br_ln63' <Predicate = (trunc_ln36 == 120)> <Delay = 0.00>
ST_7 : Operation 2595 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_119, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2595 'write' 'write_ln63' <Predicate = (trunc_ln36 == 119)> <Delay = 0.00>
ST_7 : Operation 2596 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2596 'br' 'br_ln63' <Predicate = (trunc_ln36 == 119)> <Delay = 0.00>
ST_7 : Operation 2597 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_118, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2597 'write' 'write_ln63' <Predicate = (trunc_ln36 == 118)> <Delay = 0.00>
ST_7 : Operation 2598 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2598 'br' 'br_ln63' <Predicate = (trunc_ln36 == 118)> <Delay = 0.00>
ST_7 : Operation 2599 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_117, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2599 'write' 'write_ln63' <Predicate = (trunc_ln36 == 117)> <Delay = 0.00>
ST_7 : Operation 2600 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2600 'br' 'br_ln63' <Predicate = (trunc_ln36 == 117)> <Delay = 0.00>
ST_7 : Operation 2601 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_116, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2601 'write' 'write_ln63' <Predicate = (trunc_ln36 == 116)> <Delay = 0.00>
ST_7 : Operation 2602 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2602 'br' 'br_ln63' <Predicate = (trunc_ln36 == 116)> <Delay = 0.00>
ST_7 : Operation 2603 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_115, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2603 'write' 'write_ln63' <Predicate = (trunc_ln36 == 115)> <Delay = 0.00>
ST_7 : Operation 2604 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2604 'br' 'br_ln63' <Predicate = (trunc_ln36 == 115)> <Delay = 0.00>
ST_7 : Operation 2605 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_114, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2605 'write' 'write_ln63' <Predicate = (trunc_ln36 == 114)> <Delay = 0.00>
ST_7 : Operation 2606 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2606 'br' 'br_ln63' <Predicate = (trunc_ln36 == 114)> <Delay = 0.00>
ST_7 : Operation 2607 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_113, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2607 'write' 'write_ln63' <Predicate = (trunc_ln36 == 113)> <Delay = 0.00>
ST_7 : Operation 2608 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2608 'br' 'br_ln63' <Predicate = (trunc_ln36 == 113)> <Delay = 0.00>
ST_7 : Operation 2609 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_112, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2609 'write' 'write_ln63' <Predicate = (trunc_ln36 == 112)> <Delay = 0.00>
ST_7 : Operation 2610 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2610 'br' 'br_ln63' <Predicate = (trunc_ln36 == 112)> <Delay = 0.00>
ST_7 : Operation 2611 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_111, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2611 'write' 'write_ln63' <Predicate = (trunc_ln36 == 111)> <Delay = 0.00>
ST_7 : Operation 2612 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2612 'br' 'br_ln63' <Predicate = (trunc_ln36 == 111)> <Delay = 0.00>
ST_7 : Operation 2613 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_110, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2613 'write' 'write_ln63' <Predicate = (trunc_ln36 == 110)> <Delay = 0.00>
ST_7 : Operation 2614 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2614 'br' 'br_ln63' <Predicate = (trunc_ln36 == 110)> <Delay = 0.00>
ST_7 : Operation 2615 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_109, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2615 'write' 'write_ln63' <Predicate = (trunc_ln36 == 109)> <Delay = 0.00>
ST_7 : Operation 2616 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2616 'br' 'br_ln63' <Predicate = (trunc_ln36 == 109)> <Delay = 0.00>
ST_7 : Operation 2617 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_108, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2617 'write' 'write_ln63' <Predicate = (trunc_ln36 == 108)> <Delay = 0.00>
ST_7 : Operation 2618 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2618 'br' 'br_ln63' <Predicate = (trunc_ln36 == 108)> <Delay = 0.00>
ST_7 : Operation 2619 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_107, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2619 'write' 'write_ln63' <Predicate = (trunc_ln36 == 107)> <Delay = 0.00>
ST_7 : Operation 2620 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2620 'br' 'br_ln63' <Predicate = (trunc_ln36 == 107)> <Delay = 0.00>
ST_7 : Operation 2621 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_106, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2621 'write' 'write_ln63' <Predicate = (trunc_ln36 == 106)> <Delay = 0.00>
ST_7 : Operation 2622 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2622 'br' 'br_ln63' <Predicate = (trunc_ln36 == 106)> <Delay = 0.00>
ST_7 : Operation 2623 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_105, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2623 'write' 'write_ln63' <Predicate = (trunc_ln36 == 105)> <Delay = 0.00>
ST_7 : Operation 2624 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2624 'br' 'br_ln63' <Predicate = (trunc_ln36 == 105)> <Delay = 0.00>
ST_7 : Operation 2625 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_104, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2625 'write' 'write_ln63' <Predicate = (trunc_ln36 == 104)> <Delay = 0.00>
ST_7 : Operation 2626 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2626 'br' 'br_ln63' <Predicate = (trunc_ln36 == 104)> <Delay = 0.00>
ST_7 : Operation 2627 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_103, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2627 'write' 'write_ln63' <Predicate = (trunc_ln36 == 103)> <Delay = 0.00>
ST_7 : Operation 2628 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2628 'br' 'br_ln63' <Predicate = (trunc_ln36 == 103)> <Delay = 0.00>
ST_7 : Operation 2629 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_102, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2629 'write' 'write_ln63' <Predicate = (trunc_ln36 == 102)> <Delay = 0.00>
ST_7 : Operation 2630 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2630 'br' 'br_ln63' <Predicate = (trunc_ln36 == 102)> <Delay = 0.00>
ST_7 : Operation 2631 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_101, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2631 'write' 'write_ln63' <Predicate = (trunc_ln36 == 101)> <Delay = 0.00>
ST_7 : Operation 2632 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2632 'br' 'br_ln63' <Predicate = (trunc_ln36 == 101)> <Delay = 0.00>
ST_7 : Operation 2633 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_100, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2633 'write' 'write_ln63' <Predicate = (trunc_ln36 == 100)> <Delay = 0.00>
ST_7 : Operation 2634 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2634 'br' 'br_ln63' <Predicate = (trunc_ln36 == 100)> <Delay = 0.00>
ST_7 : Operation 2635 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_99, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2635 'write' 'write_ln63' <Predicate = (trunc_ln36 == 99)> <Delay = 0.00>
ST_7 : Operation 2636 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2636 'br' 'br_ln63' <Predicate = (trunc_ln36 == 99)> <Delay = 0.00>
ST_7 : Operation 2637 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_98, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2637 'write' 'write_ln63' <Predicate = (trunc_ln36 == 98)> <Delay = 0.00>
ST_7 : Operation 2638 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2638 'br' 'br_ln63' <Predicate = (trunc_ln36 == 98)> <Delay = 0.00>
ST_7 : Operation 2639 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_97, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2639 'write' 'write_ln63' <Predicate = (trunc_ln36 == 97)> <Delay = 0.00>
ST_7 : Operation 2640 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2640 'br' 'br_ln63' <Predicate = (trunc_ln36 == 97)> <Delay = 0.00>
ST_7 : Operation 2641 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_96, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2641 'write' 'write_ln63' <Predicate = (trunc_ln36 == 96)> <Delay = 0.00>
ST_7 : Operation 2642 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2642 'br' 'br_ln63' <Predicate = (trunc_ln36 == 96)> <Delay = 0.00>
ST_7 : Operation 2643 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_95, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2643 'write' 'write_ln63' <Predicate = (trunc_ln36 == 95)> <Delay = 0.00>
ST_7 : Operation 2644 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2644 'br' 'br_ln63' <Predicate = (trunc_ln36 == 95)> <Delay = 0.00>
ST_7 : Operation 2645 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_94, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2645 'write' 'write_ln63' <Predicate = (trunc_ln36 == 94)> <Delay = 0.00>
ST_7 : Operation 2646 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2646 'br' 'br_ln63' <Predicate = (trunc_ln36 == 94)> <Delay = 0.00>
ST_7 : Operation 2647 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_93, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2647 'write' 'write_ln63' <Predicate = (trunc_ln36 == 93)> <Delay = 0.00>
ST_7 : Operation 2648 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2648 'br' 'br_ln63' <Predicate = (trunc_ln36 == 93)> <Delay = 0.00>
ST_7 : Operation 2649 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_92, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2649 'write' 'write_ln63' <Predicate = (trunc_ln36 == 92)> <Delay = 0.00>
ST_7 : Operation 2650 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2650 'br' 'br_ln63' <Predicate = (trunc_ln36 == 92)> <Delay = 0.00>
ST_7 : Operation 2651 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_91, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2651 'write' 'write_ln63' <Predicate = (trunc_ln36 == 91)> <Delay = 0.00>
ST_7 : Operation 2652 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2652 'br' 'br_ln63' <Predicate = (trunc_ln36 == 91)> <Delay = 0.00>
ST_7 : Operation 2653 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_90, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2653 'write' 'write_ln63' <Predicate = (trunc_ln36 == 90)> <Delay = 0.00>
ST_7 : Operation 2654 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2654 'br' 'br_ln63' <Predicate = (trunc_ln36 == 90)> <Delay = 0.00>
ST_7 : Operation 2655 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_89, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2655 'write' 'write_ln63' <Predicate = (trunc_ln36 == 89)> <Delay = 0.00>
ST_7 : Operation 2656 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2656 'br' 'br_ln63' <Predicate = (trunc_ln36 == 89)> <Delay = 0.00>
ST_7 : Operation 2657 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_88, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2657 'write' 'write_ln63' <Predicate = (trunc_ln36 == 88)> <Delay = 0.00>
ST_7 : Operation 2658 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2658 'br' 'br_ln63' <Predicate = (trunc_ln36 == 88)> <Delay = 0.00>
ST_7 : Operation 2659 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_87, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2659 'write' 'write_ln63' <Predicate = (trunc_ln36 == 87)> <Delay = 0.00>
ST_7 : Operation 2660 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2660 'br' 'br_ln63' <Predicate = (trunc_ln36 == 87)> <Delay = 0.00>
ST_7 : Operation 2661 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_86, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2661 'write' 'write_ln63' <Predicate = (trunc_ln36 == 86)> <Delay = 0.00>
ST_7 : Operation 2662 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2662 'br' 'br_ln63' <Predicate = (trunc_ln36 == 86)> <Delay = 0.00>
ST_7 : Operation 2663 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_85, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2663 'write' 'write_ln63' <Predicate = (trunc_ln36 == 85)> <Delay = 0.00>
ST_7 : Operation 2664 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2664 'br' 'br_ln63' <Predicate = (trunc_ln36 == 85)> <Delay = 0.00>
ST_7 : Operation 2665 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_84, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2665 'write' 'write_ln63' <Predicate = (trunc_ln36 == 84)> <Delay = 0.00>
ST_7 : Operation 2666 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2666 'br' 'br_ln63' <Predicate = (trunc_ln36 == 84)> <Delay = 0.00>
ST_7 : Operation 2667 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_83, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2667 'write' 'write_ln63' <Predicate = (trunc_ln36 == 83)> <Delay = 0.00>
ST_7 : Operation 2668 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2668 'br' 'br_ln63' <Predicate = (trunc_ln36 == 83)> <Delay = 0.00>
ST_7 : Operation 2669 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_82, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2669 'write' 'write_ln63' <Predicate = (trunc_ln36 == 82)> <Delay = 0.00>
ST_7 : Operation 2670 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2670 'br' 'br_ln63' <Predicate = (trunc_ln36 == 82)> <Delay = 0.00>
ST_7 : Operation 2671 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_81, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2671 'write' 'write_ln63' <Predicate = (trunc_ln36 == 81)> <Delay = 0.00>
ST_7 : Operation 2672 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2672 'br' 'br_ln63' <Predicate = (trunc_ln36 == 81)> <Delay = 0.00>
ST_7 : Operation 2673 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_80, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2673 'write' 'write_ln63' <Predicate = (trunc_ln36 == 80)> <Delay = 0.00>
ST_7 : Operation 2674 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2674 'br' 'br_ln63' <Predicate = (trunc_ln36 == 80)> <Delay = 0.00>
ST_7 : Operation 2675 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_79, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2675 'write' 'write_ln63' <Predicate = (trunc_ln36 == 79)> <Delay = 0.00>
ST_7 : Operation 2676 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2676 'br' 'br_ln63' <Predicate = (trunc_ln36 == 79)> <Delay = 0.00>
ST_7 : Operation 2677 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_78, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2677 'write' 'write_ln63' <Predicate = (trunc_ln36 == 78)> <Delay = 0.00>
ST_7 : Operation 2678 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2678 'br' 'br_ln63' <Predicate = (trunc_ln36 == 78)> <Delay = 0.00>
ST_7 : Operation 2679 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_77, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2679 'write' 'write_ln63' <Predicate = (trunc_ln36 == 77)> <Delay = 0.00>
ST_7 : Operation 2680 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2680 'br' 'br_ln63' <Predicate = (trunc_ln36 == 77)> <Delay = 0.00>
ST_7 : Operation 2681 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_76, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2681 'write' 'write_ln63' <Predicate = (trunc_ln36 == 76)> <Delay = 0.00>
ST_7 : Operation 2682 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2682 'br' 'br_ln63' <Predicate = (trunc_ln36 == 76)> <Delay = 0.00>
ST_7 : Operation 2683 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_75, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2683 'write' 'write_ln63' <Predicate = (trunc_ln36 == 75)> <Delay = 0.00>
ST_7 : Operation 2684 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2684 'br' 'br_ln63' <Predicate = (trunc_ln36 == 75)> <Delay = 0.00>
ST_7 : Operation 2685 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_74, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2685 'write' 'write_ln63' <Predicate = (trunc_ln36 == 74)> <Delay = 0.00>
ST_7 : Operation 2686 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2686 'br' 'br_ln63' <Predicate = (trunc_ln36 == 74)> <Delay = 0.00>
ST_7 : Operation 2687 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_73, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2687 'write' 'write_ln63' <Predicate = (trunc_ln36 == 73)> <Delay = 0.00>
ST_7 : Operation 2688 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2688 'br' 'br_ln63' <Predicate = (trunc_ln36 == 73)> <Delay = 0.00>
ST_7 : Operation 2689 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_72, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2689 'write' 'write_ln63' <Predicate = (trunc_ln36 == 72)> <Delay = 0.00>
ST_7 : Operation 2690 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2690 'br' 'br_ln63' <Predicate = (trunc_ln36 == 72)> <Delay = 0.00>
ST_7 : Operation 2691 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_71, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2691 'write' 'write_ln63' <Predicate = (trunc_ln36 == 71)> <Delay = 0.00>
ST_7 : Operation 2692 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2692 'br' 'br_ln63' <Predicate = (trunc_ln36 == 71)> <Delay = 0.00>
ST_7 : Operation 2693 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_70, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2693 'write' 'write_ln63' <Predicate = (trunc_ln36 == 70)> <Delay = 0.00>
ST_7 : Operation 2694 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2694 'br' 'br_ln63' <Predicate = (trunc_ln36 == 70)> <Delay = 0.00>
ST_7 : Operation 2695 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_69, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2695 'write' 'write_ln63' <Predicate = (trunc_ln36 == 69)> <Delay = 0.00>
ST_7 : Operation 2696 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2696 'br' 'br_ln63' <Predicate = (trunc_ln36 == 69)> <Delay = 0.00>
ST_7 : Operation 2697 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_68, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2697 'write' 'write_ln63' <Predicate = (trunc_ln36 == 68)> <Delay = 0.00>
ST_7 : Operation 2698 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2698 'br' 'br_ln63' <Predicate = (trunc_ln36 == 68)> <Delay = 0.00>
ST_7 : Operation 2699 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_67, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2699 'write' 'write_ln63' <Predicate = (trunc_ln36 == 67)> <Delay = 0.00>
ST_7 : Operation 2700 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2700 'br' 'br_ln63' <Predicate = (trunc_ln36 == 67)> <Delay = 0.00>
ST_7 : Operation 2701 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_66, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2701 'write' 'write_ln63' <Predicate = (trunc_ln36 == 66)> <Delay = 0.00>
ST_7 : Operation 2702 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2702 'br' 'br_ln63' <Predicate = (trunc_ln36 == 66)> <Delay = 0.00>
ST_7 : Operation 2703 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_65, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2703 'write' 'write_ln63' <Predicate = (trunc_ln36 == 65)> <Delay = 0.00>
ST_7 : Operation 2704 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2704 'br' 'br_ln63' <Predicate = (trunc_ln36 == 65)> <Delay = 0.00>
ST_7 : Operation 2705 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_64, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2705 'write' 'write_ln63' <Predicate = (trunc_ln36 == 64)> <Delay = 0.00>
ST_7 : Operation 2706 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2706 'br' 'br_ln63' <Predicate = (trunc_ln36 == 64)> <Delay = 0.00>
ST_7 : Operation 2707 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_63, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2707 'write' 'write_ln63' <Predicate = (trunc_ln36 == 63)> <Delay = 0.00>
ST_7 : Operation 2708 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2708 'br' 'br_ln63' <Predicate = (trunc_ln36 == 63)> <Delay = 0.00>
ST_7 : Operation 2709 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_62, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2709 'write' 'write_ln63' <Predicate = (trunc_ln36 == 62)> <Delay = 0.00>
ST_7 : Operation 2710 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2710 'br' 'br_ln63' <Predicate = (trunc_ln36 == 62)> <Delay = 0.00>
ST_7 : Operation 2711 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_61, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2711 'write' 'write_ln63' <Predicate = (trunc_ln36 == 61)> <Delay = 0.00>
ST_7 : Operation 2712 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2712 'br' 'br_ln63' <Predicate = (trunc_ln36 == 61)> <Delay = 0.00>
ST_7 : Operation 2713 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_60, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2713 'write' 'write_ln63' <Predicate = (trunc_ln36 == 60)> <Delay = 0.00>
ST_7 : Operation 2714 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2714 'br' 'br_ln63' <Predicate = (trunc_ln36 == 60)> <Delay = 0.00>
ST_7 : Operation 2715 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_59, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2715 'write' 'write_ln63' <Predicate = (trunc_ln36 == 59)> <Delay = 0.00>
ST_7 : Operation 2716 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2716 'br' 'br_ln63' <Predicate = (trunc_ln36 == 59)> <Delay = 0.00>
ST_7 : Operation 2717 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_58, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2717 'write' 'write_ln63' <Predicate = (trunc_ln36 == 58)> <Delay = 0.00>
ST_7 : Operation 2718 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2718 'br' 'br_ln63' <Predicate = (trunc_ln36 == 58)> <Delay = 0.00>
ST_7 : Operation 2719 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_57, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2719 'write' 'write_ln63' <Predicate = (trunc_ln36 == 57)> <Delay = 0.00>
ST_7 : Operation 2720 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2720 'br' 'br_ln63' <Predicate = (trunc_ln36 == 57)> <Delay = 0.00>
ST_7 : Operation 2721 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_56, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2721 'write' 'write_ln63' <Predicate = (trunc_ln36 == 56)> <Delay = 0.00>
ST_7 : Operation 2722 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2722 'br' 'br_ln63' <Predicate = (trunc_ln36 == 56)> <Delay = 0.00>
ST_7 : Operation 2723 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_55, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2723 'write' 'write_ln63' <Predicate = (trunc_ln36 == 55)> <Delay = 0.00>
ST_7 : Operation 2724 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2724 'br' 'br_ln63' <Predicate = (trunc_ln36 == 55)> <Delay = 0.00>
ST_7 : Operation 2725 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_54, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2725 'write' 'write_ln63' <Predicate = (trunc_ln36 == 54)> <Delay = 0.00>
ST_7 : Operation 2726 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2726 'br' 'br_ln63' <Predicate = (trunc_ln36 == 54)> <Delay = 0.00>
ST_7 : Operation 2727 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_53, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2727 'write' 'write_ln63' <Predicate = (trunc_ln36 == 53)> <Delay = 0.00>
ST_7 : Operation 2728 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2728 'br' 'br_ln63' <Predicate = (trunc_ln36 == 53)> <Delay = 0.00>
ST_7 : Operation 2729 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_52, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2729 'write' 'write_ln63' <Predicate = (trunc_ln36 == 52)> <Delay = 0.00>
ST_7 : Operation 2730 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2730 'br' 'br_ln63' <Predicate = (trunc_ln36 == 52)> <Delay = 0.00>
ST_7 : Operation 2731 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_51, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2731 'write' 'write_ln63' <Predicate = (trunc_ln36 == 51)> <Delay = 0.00>
ST_7 : Operation 2732 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2732 'br' 'br_ln63' <Predicate = (trunc_ln36 == 51)> <Delay = 0.00>
ST_7 : Operation 2733 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_50, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2733 'write' 'write_ln63' <Predicate = (trunc_ln36 == 50)> <Delay = 0.00>
ST_7 : Operation 2734 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2734 'br' 'br_ln63' <Predicate = (trunc_ln36 == 50)> <Delay = 0.00>
ST_7 : Operation 2735 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_49, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2735 'write' 'write_ln63' <Predicate = (trunc_ln36 == 49)> <Delay = 0.00>
ST_7 : Operation 2736 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2736 'br' 'br_ln63' <Predicate = (trunc_ln36 == 49)> <Delay = 0.00>
ST_7 : Operation 2737 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_48, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2737 'write' 'write_ln63' <Predicate = (trunc_ln36 == 48)> <Delay = 0.00>
ST_7 : Operation 2738 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2738 'br' 'br_ln63' <Predicate = (trunc_ln36 == 48)> <Delay = 0.00>
ST_7 : Operation 2739 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_47, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2739 'write' 'write_ln63' <Predicate = (trunc_ln36 == 47)> <Delay = 0.00>
ST_7 : Operation 2740 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2740 'br' 'br_ln63' <Predicate = (trunc_ln36 == 47)> <Delay = 0.00>
ST_7 : Operation 2741 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_46, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2741 'write' 'write_ln63' <Predicate = (trunc_ln36 == 46)> <Delay = 0.00>
ST_7 : Operation 2742 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2742 'br' 'br_ln63' <Predicate = (trunc_ln36 == 46)> <Delay = 0.00>
ST_7 : Operation 2743 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_45, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2743 'write' 'write_ln63' <Predicate = (trunc_ln36 == 45)> <Delay = 0.00>
ST_7 : Operation 2744 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2744 'br' 'br_ln63' <Predicate = (trunc_ln36 == 45)> <Delay = 0.00>
ST_7 : Operation 2745 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_44, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2745 'write' 'write_ln63' <Predicate = (trunc_ln36 == 44)> <Delay = 0.00>
ST_7 : Operation 2746 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2746 'br' 'br_ln63' <Predicate = (trunc_ln36 == 44)> <Delay = 0.00>
ST_7 : Operation 2747 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_43, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2747 'write' 'write_ln63' <Predicate = (trunc_ln36 == 43)> <Delay = 0.00>
ST_7 : Operation 2748 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2748 'br' 'br_ln63' <Predicate = (trunc_ln36 == 43)> <Delay = 0.00>
ST_7 : Operation 2749 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_42, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2749 'write' 'write_ln63' <Predicate = (trunc_ln36 == 42)> <Delay = 0.00>
ST_7 : Operation 2750 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2750 'br' 'br_ln63' <Predicate = (trunc_ln36 == 42)> <Delay = 0.00>
ST_7 : Operation 2751 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_41, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2751 'write' 'write_ln63' <Predicate = (trunc_ln36 == 41)> <Delay = 0.00>
ST_7 : Operation 2752 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2752 'br' 'br_ln63' <Predicate = (trunc_ln36 == 41)> <Delay = 0.00>
ST_7 : Operation 2753 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_40, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2753 'write' 'write_ln63' <Predicate = (trunc_ln36 == 40)> <Delay = 0.00>
ST_7 : Operation 2754 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2754 'br' 'br_ln63' <Predicate = (trunc_ln36 == 40)> <Delay = 0.00>
ST_7 : Operation 2755 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_39, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2755 'write' 'write_ln63' <Predicate = (trunc_ln36 == 39)> <Delay = 0.00>
ST_7 : Operation 2756 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2756 'br' 'br_ln63' <Predicate = (trunc_ln36 == 39)> <Delay = 0.00>
ST_7 : Operation 2757 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_38, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2757 'write' 'write_ln63' <Predicate = (trunc_ln36 == 38)> <Delay = 0.00>
ST_7 : Operation 2758 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2758 'br' 'br_ln63' <Predicate = (trunc_ln36 == 38)> <Delay = 0.00>
ST_7 : Operation 2759 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_37, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2759 'write' 'write_ln63' <Predicate = (trunc_ln36 == 37)> <Delay = 0.00>
ST_7 : Operation 2760 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2760 'br' 'br_ln63' <Predicate = (trunc_ln36 == 37)> <Delay = 0.00>
ST_7 : Operation 2761 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_36, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2761 'write' 'write_ln63' <Predicate = (trunc_ln36 == 36)> <Delay = 0.00>
ST_7 : Operation 2762 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2762 'br' 'br_ln63' <Predicate = (trunc_ln36 == 36)> <Delay = 0.00>
ST_7 : Operation 2763 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_35, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2763 'write' 'write_ln63' <Predicate = (trunc_ln36 == 35)> <Delay = 0.00>
ST_7 : Operation 2764 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2764 'br' 'br_ln63' <Predicate = (trunc_ln36 == 35)> <Delay = 0.00>
ST_7 : Operation 2765 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_34, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2765 'write' 'write_ln63' <Predicate = (trunc_ln36 == 34)> <Delay = 0.00>
ST_7 : Operation 2766 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2766 'br' 'br_ln63' <Predicate = (trunc_ln36 == 34)> <Delay = 0.00>
ST_7 : Operation 2767 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_33, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2767 'write' 'write_ln63' <Predicate = (trunc_ln36 == 33)> <Delay = 0.00>
ST_7 : Operation 2768 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2768 'br' 'br_ln63' <Predicate = (trunc_ln36 == 33)> <Delay = 0.00>
ST_7 : Operation 2769 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_32, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2769 'write' 'write_ln63' <Predicate = (trunc_ln36 == 32)> <Delay = 0.00>
ST_7 : Operation 2770 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2770 'br' 'br_ln63' <Predicate = (trunc_ln36 == 32)> <Delay = 0.00>
ST_7 : Operation 2771 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_31, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2771 'write' 'write_ln63' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>
ST_7 : Operation 2772 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2772 'br' 'br_ln63' <Predicate = (trunc_ln36 == 31)> <Delay = 0.00>
ST_7 : Operation 2773 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_30, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2773 'write' 'write_ln63' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_7 : Operation 2774 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2774 'br' 'br_ln63' <Predicate = (trunc_ln36 == 30)> <Delay = 0.00>
ST_7 : Operation 2775 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_29, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2775 'write' 'write_ln63' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_7 : Operation 2776 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2776 'br' 'br_ln63' <Predicate = (trunc_ln36 == 29)> <Delay = 0.00>
ST_7 : Operation 2777 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_28, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2777 'write' 'write_ln63' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_7 : Operation 2778 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2778 'br' 'br_ln63' <Predicate = (trunc_ln36 == 28)> <Delay = 0.00>
ST_7 : Operation 2779 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_27, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2779 'write' 'write_ln63' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_7 : Operation 2780 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2780 'br' 'br_ln63' <Predicate = (trunc_ln36 == 27)> <Delay = 0.00>
ST_7 : Operation 2781 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_26, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2781 'write' 'write_ln63' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_7 : Operation 2782 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2782 'br' 'br_ln63' <Predicate = (trunc_ln36 == 26)> <Delay = 0.00>
ST_7 : Operation 2783 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_25, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2783 'write' 'write_ln63' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_7 : Operation 2784 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2784 'br' 'br_ln63' <Predicate = (trunc_ln36 == 25)> <Delay = 0.00>
ST_7 : Operation 2785 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_24, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2785 'write' 'write_ln63' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_7 : Operation 2786 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2786 'br' 'br_ln63' <Predicate = (trunc_ln36 == 24)> <Delay = 0.00>
ST_7 : Operation 2787 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_23, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2787 'write' 'write_ln63' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_7 : Operation 2788 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2788 'br' 'br_ln63' <Predicate = (trunc_ln36 == 23)> <Delay = 0.00>
ST_7 : Operation 2789 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_22, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2789 'write' 'write_ln63' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_7 : Operation 2790 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2790 'br' 'br_ln63' <Predicate = (trunc_ln36 == 22)> <Delay = 0.00>
ST_7 : Operation 2791 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_21, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2791 'write' 'write_ln63' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_7 : Operation 2792 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2792 'br' 'br_ln63' <Predicate = (trunc_ln36 == 21)> <Delay = 0.00>
ST_7 : Operation 2793 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_20, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2793 'write' 'write_ln63' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_7 : Operation 2794 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2794 'br' 'br_ln63' <Predicate = (trunc_ln36 == 20)> <Delay = 0.00>
ST_7 : Operation 2795 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_19, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2795 'write' 'write_ln63' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_7 : Operation 2796 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2796 'br' 'br_ln63' <Predicate = (trunc_ln36 == 19)> <Delay = 0.00>
ST_7 : Operation 2797 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_18, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2797 'write' 'write_ln63' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_7 : Operation 2798 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2798 'br' 'br_ln63' <Predicate = (trunc_ln36 == 18)> <Delay = 0.00>
ST_7 : Operation 2799 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_17, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2799 'write' 'write_ln63' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_7 : Operation 2800 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2800 'br' 'br_ln63' <Predicate = (trunc_ln36 == 17)> <Delay = 0.00>
ST_7 : Operation 2801 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_16, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2801 'write' 'write_ln63' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_7 : Operation 2802 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2802 'br' 'br_ln63' <Predicate = (trunc_ln36 == 16)> <Delay = 0.00>
ST_7 : Operation 2803 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_15, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2803 'write' 'write_ln63' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_7 : Operation 2804 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2804 'br' 'br_ln63' <Predicate = (trunc_ln36 == 15)> <Delay = 0.00>
ST_7 : Operation 2805 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_14, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2805 'write' 'write_ln63' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_7 : Operation 2806 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2806 'br' 'br_ln63' <Predicate = (trunc_ln36 == 14)> <Delay = 0.00>
ST_7 : Operation 2807 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_13, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2807 'write' 'write_ln63' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_7 : Operation 2808 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2808 'br' 'br_ln63' <Predicate = (trunc_ln36 == 13)> <Delay = 0.00>
ST_7 : Operation 2809 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_12, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2809 'write' 'write_ln63' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_7 : Operation 2810 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2810 'br' 'br_ln63' <Predicate = (trunc_ln36 == 12)> <Delay = 0.00>
ST_7 : Operation 2811 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_11, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2811 'write' 'write_ln63' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_7 : Operation 2812 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2812 'br' 'br_ln63' <Predicate = (trunc_ln36 == 11)> <Delay = 0.00>
ST_7 : Operation 2813 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_10, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2813 'write' 'write_ln63' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_7 : Operation 2814 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2814 'br' 'br_ln63' <Predicate = (trunc_ln36 == 10)> <Delay = 0.00>
ST_7 : Operation 2815 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_9, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2815 'write' 'write_ln63' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_7 : Operation 2816 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2816 'br' 'br_ln63' <Predicate = (trunc_ln36 == 9)> <Delay = 0.00>
ST_7 : Operation 2817 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_8, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2817 'write' 'write_ln63' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_7 : Operation 2818 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2818 'br' 'br_ln63' <Predicate = (trunc_ln36 == 8)> <Delay = 0.00>
ST_7 : Operation 2819 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_7, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2819 'write' 'write_ln63' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_7 : Operation 2820 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2820 'br' 'br_ln63' <Predicate = (trunc_ln36 == 7)> <Delay = 0.00>
ST_7 : Operation 2821 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_6, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2821 'write' 'write_ln63' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_7 : Operation 2822 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2822 'br' 'br_ln63' <Predicate = (trunc_ln36 == 6)> <Delay = 0.00>
ST_7 : Operation 2823 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_5, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2823 'write' 'write_ln63' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_7 : Operation 2824 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2824 'br' 'br_ln63' <Predicate = (trunc_ln36 == 5)> <Delay = 0.00>
ST_7 : Operation 2825 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_4, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2825 'write' 'write_ln63' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_7 : Operation 2826 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2826 'br' 'br_ln63' <Predicate = (trunc_ln36 == 4)> <Delay = 0.00>
ST_7 : Operation 2827 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_3, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2827 'write' 'write_ln63' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_7 : Operation 2828 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2828 'br' 'br_ln63' <Predicate = (trunc_ln36 == 3)> <Delay = 0.00>
ST_7 : Operation 2829 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_2, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2829 'write' 'write_ln63' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_7 : Operation 2830 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2830 'br' 'br_ln63' <Predicate = (trunc_ln36 == 2)> <Delay = 0.00>
ST_7 : Operation 2831 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_1, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2831 'write' 'write_ln63' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_7 : Operation 2832 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2832 'br' 'br_ln63' <Predicate = (trunc_ln36 == 1)> <Delay = 0.00>
ST_7 : Operation 2833 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_0, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2833 'write' 'write_ln63' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_7 : Operation 2834 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2834 'br' 'br_ln63' <Predicate = (trunc_ln36 == 0)> <Delay = 0.00>
ST_7 : Operation 2835 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_127, i12 %add_ln63_43" [bnn.cpp:63]   --->   Operation 2835 'write' 'write_ln63' <Predicate = (trunc_ln36 == 127)> <Delay = 0.00>
ST_7 : Operation 2836 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx2434.exit" [bnn.cpp:63]   --->   Operation 2836 'br' 'br_ln63' <Predicate = (trunc_ln36 == 127)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of constant 0 on local variable 'n', bnn.cpp:36 [229]  (1.588 ns)
	'load' operation 8 bit ('n', bnn.cpp:36) on local variable 'n', bnn.cpp:36 [232]  (0.000 ns)
	'add' operation 8 bit ('add_ln36', bnn.cpp:36) [234]  (1.915 ns)
	'store' operation 0 bit ('store_ln36', bnn.cpp:36) of variable 'add_ln36', bnn.cpp:36 on local variable 'n', bnn.cpp:36 [3110]  (1.588 ns)

 <State 2>: 6.769ns
The critical path consists of the following:
	'load' operation 32 bit ('b', bnn.cpp:46) on array 'p_ZL9golden_w1_0' [243]  (3.254 ns)
	'xor' operation 32 bit ('xnor_result', bnn.cpp:18->bnn.cpp:46) [247]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:7->bnn.cpp:58) [291]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:8->bnn.cpp:58) [317]  (2.493 ns)
	'add' operation 28 bit ('add_ln9', bnn.cpp:9->bnn.cpp:58) [320]  (4.225 ns)

 <State 4>: 5.600ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:10->bnn.cpp:58) [332]  (2.196 ns)
	'add' operation 6 bit ('s4', bnn.cpp:11->bnn.cpp:58) [335]  (3.404 ns)

 <State 5>: 5.610ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln63_24', bnn.cpp:63) [2686]  (1.825 ns)
	'add' operation 8 bit ('add_ln63_25', bnn.cpp:63) [2688]  (1.870 ns)
	'add' operation 9 bit ('add_ln63_26', bnn.cpp:63) [2690]  (1.915 ns)

 <State 6>: 3.698ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln63_22', bnn.cpp:63) [2682]  (3.698 ns)

 <State 7>: 5.304ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln63_42', bnn.cpp:63) [2721]  (3.757 ns)
	'add' operation 12 bit ('add_ln63_43', bnn.cpp:63) [2723]  (1.547 ns)
	wire write operation ('write_ln63', bnn.cpp:63) on port 'output_36' (bnn.cpp:63) [2996]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
