{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 20:44:40 2012 " "Info: Processing started: Mon Feb 27 20:44:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gun -c gun --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gun -c gun --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } } { "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register count\[1\] register count\[1\] 249.75 MHz 4.004 ns Internal " "Info: Clock \"clock\" has Internal fmax of 249.75 MHz between source register \"count\[1\]\" and destination register \"count\[1\]\" (period= 4.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.765 ns + Longest register register " "Info: + Longest register to register delay is 3.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X4_Y21_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.545 ns) 1.187 ns count\[9\]~2 2 COMB LCCOMB_X3_Y21_N6 1 " "Info: 2: + IC(0.642 ns) + CELL(0.545 ns) = 1.187 ns; Loc. = LCCOMB_X3_Y21_N6; Fanout = 1; COMB Node = 'count\[9\]~2'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { count[1] count[9]~2 } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.322 ns) 2.028 ns count\[9\]~4 3 COMB LCCOMB_X3_Y21_N0 3 " "Info: 3: + IC(0.519 ns) + CELL(0.322 ns) = 2.028 ns; Loc. = LCCOMB_X3_Y21_N0; Fanout = 3; COMB Node = 'count\[9\]~4'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { count[9]~2 count[9]~4 } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 2.517 ns count\[8\]~9 4 COMB LCCOMB_X3_Y21_N4 8 " "Info: 4: + IC(0.311 ns) + CELL(0.178 ns) = 2.517 ns; Loc. = LCCOMB_X3_Y21_N4; Fanout = 8; COMB Node = 'count\[8\]~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { count[9]~4 count[8]~9 } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.758 ns) 3.765 ns count\[1\] 5 REG LCFF_X4_Y21_N27 5 " "Info: 5: + IC(0.490 ns) + CELL(0.758 ns) = 3.765 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { count[8]~9 count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.803 ns ( 47.89 % ) " "Info: Total cell delay = 1.803 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.962 ns ( 52.11 % ) " "Info: Total interconnect delay = 1.962 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.765 ns" { count[1] count[9]~2 count[9]~4 count[8]~9 count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.765 ns" { count[1] {} count[9]~2 {} count[9]~4 {} count[8]~9 {} count[1] {} } { 0.000ns 0.642ns 0.519ns 0.311ns 0.490ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns count\[1\] 3 REG LCFF_X4_Y21_N27 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns count\[1\] 3 REG LCFF_X4_Y21_N27 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.765 ns" { count[1] count[9]~2 count[9]~4 count[8]~9 count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.765 ns" { count[1] {} count[9]~2 {} count[9]~4 {} count[8]~9 {} count[1] {} } { 0.000ns 0.642ns 0.519ns 0.311ns 0.490ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.758ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[1\] loadn clock 5.022 ns register " "Info: tsu for register \"count\[1\]\" (data pin = \"loadn\", clock pin = \"clock\") is 5.022 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.907 ns + Longest pin register " "Info: + Longest pin to register delay is 7.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns loadn 1 PIN PIN_F4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 12; PIN Node = 'loadn'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadn } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.483 ns) + CELL(0.322 ns) 6.659 ns count\[8\]~9 2 COMB LCCOMB_X3_Y21_N4 8 " "Info: 2: + IC(5.483 ns) + CELL(0.322 ns) = 6.659 ns; Loc. = LCCOMB_X3_Y21_N4; Fanout = 8; COMB Node = 'count\[8\]~9'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { loadn count[8]~9 } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.758 ns) 7.907 ns count\[1\] 3 REG LCFF_X4_Y21_N27 5 " "Info: 3: + IC(0.490 ns) + CELL(0.758 ns) = 7.907 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { count[8]~9 count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 24.46 % ) " "Info: Total cell delay = 1.934 ns ( 24.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.973 ns ( 75.54 % ) " "Info: Total interconnect delay = 5.973 ns ( 75.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { loadn count[8]~9 count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { loadn {} loadn~combout {} count[8]~9 {} count[1] {} } { 0.000ns 0.000ns 5.483ns 0.490ns } { 0.000ns 0.854ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns count\[1\] 3 REG LCFF_X4_Y21_N27 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { loadn count[8]~9 count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { loadn {} loadn~combout {} count[8]~9 {} count[1] {} } { 0.000ns 0.000ns 5.483ns 0.490ns } { 0.000ns 0.854ns 0.322ns 0.758ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock shot\[1\] count\[1\] 10.823 ns register " "Info: tco from clock \"clock\" to destination pin \"shot\[1\]\" through register \"count\[1\]\" is 10.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns count\[1\] 3 REG LCFF_X4_Y21_N27 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.699 ns + Longest register pin " "Info: + Longest register to pin delay is 7.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[1\] 1 REG LCFF_X4_Y21_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y21_N27; Fanout = 5; REG Node = 'count\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.839 ns) + CELL(2.860 ns) 7.699 ns shot\[1\] 2 PIN PIN_W21 0 " "Info: 2: + IC(4.839 ns) + CELL(2.860 ns) = 7.699 ns; Loc. = PIN_W21; Fanout = 0; PIN Node = 'shot\[1\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { count[1] shot[1] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 4 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 37.15 % ) " "Info: Total cell delay = 2.860 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 62.85 % ) " "Info: Total interconnect delay = 4.839 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { count[1] shot[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { count[1] {} shot[1] {} } { 0.000ns 4.839ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.699 ns" { count[1] shot[1] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.699 ns" { count[1] {} shot[1] {} } { 0.000ns 4.839ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[7\] loadn clock -3.668 ns register " "Info: th for register \"count\[7\]\" (data pin = \"loadn\", clock pin = \"clock\") is -3.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clock~clkctrl'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns count\[7\] 3 REG LCFF_X4_Y21_N31 5 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y21_N31; Fanout = 5; REG Node = 'count\[7\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock~clkctrl count[7] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[7] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[7] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.801 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns loadn 1 PIN PIN_F4 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_F4; Fanout = 12; PIN Node = 'loadn'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadn } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 3 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.532 ns) + CELL(0.319 ns) 6.705 ns count\[7\]~15 2 COMB LCCOMB_X4_Y21_N30 1 " "Info: 2: + IC(5.532 ns) + CELL(0.319 ns) = 6.705 ns; Loc. = LCCOMB_X4_Y21_N30; Fanout = 1; COMB Node = 'count\[7\]~15'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.851 ns" { loadn count[7]~15 } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.801 ns count\[7\] 3 REG LCFF_X4_Y21_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.801 ns; Loc. = LCFF_X4_Y21_N31; Fanout = 5; REG Node = 'count\[7\]'" {  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { count[7]~15 count[7] } "NODE_NAME" } } { "gun.tdf" "" { Text "D:/Purdue/Spring 2012/229/Labs/Lab 8/Pong/gun/gun.tdf" 7 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 18.66 % ) " "Info: Total cell delay = 1.269 ns ( 18.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.532 ns ( 81.34 % ) " "Info: Total interconnect delay = 5.532 ns ( 81.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { loadn count[7]~15 count[7] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { loadn {} loadn~combout {} count[7]~15 {} count[7] {} } { 0.000ns 0.000ns 5.532ns 0.000ns } { 0.000ns 0.854ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clock clock~clkctrl count[7] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clock {} clock~combout {} clock~clkctrl {} count[7] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.801 ns" { loadn count[7]~15 count[7] } "NODE_NAME" } } { "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.801 ns" { loadn {} loadn~combout {} count[7]~15 {} count[7] {} } { 0.000ns 0.000ns 5.532ns 0.000ns } { 0.000ns 0.854ns 0.319ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 20:44:40 2012 " "Info: Processing ended: Mon Feb 27 20:44:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
