// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _maxpool_HH_
#define _maxpool_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "maxpool_Loop_LOOP_proc.h"

namespace ap_rtl {

struct maxpool : public sc_module {
    // Port declarations 14
    sc_in< sc_logic > begin_r;
    sc_in< sc_lv<8> > input_V_TDATA;
    sc_out< sc_lv<8> > output_V_TDATA;
    sc_in< sc_logic > ok;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > output_V_TVALID;
    sc_in< sc_logic > output_V_TREADY;
    sc_in< sc_logic > input_V_TVALID;
    sc_out< sc_logic > input_V_TREADY;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    maxpool(sc_module_name name);
    SC_HAS_PROCESS(maxpool);

    ~maxpool();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    maxpool_Loop_LOOP_proc* maxpool_Loop_LOOP_proc_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_ap_start;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_ap_done;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_ap_continue;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_ap_idle;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_ap_ready;
    sc_signal< sc_lv<8> > maxpool_Loop_LOOP_proc_U0_output_V_TDATA;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_output_V_TVALID;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_output_V_TREADY;
    sc_signal< sc_lv<8> > maxpool_Loop_LOOP_proc_U0_input_V_TDATA;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_input_V_TVALID;
    sc_signal< sc_logic > maxpool_Loop_LOOP_proc_U0_input_V_TREADY;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > ap_reg_procdone_maxpool_Loop_LOOP_proc_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
    void thread_input_V_TREADY();
    void thread_maxpool_Loop_LOOP_proc_U0_ap_continue();
    void thread_maxpool_Loop_LOOP_proc_U0_ap_start();
    void thread_maxpool_Loop_LOOP_proc_U0_input_V_TDATA();
    void thread_maxpool_Loop_LOOP_proc_U0_input_V_TVALID();
    void thread_maxpool_Loop_LOOP_proc_U0_output_V_TREADY();
    void thread_output_V_TDATA();
    void thread_output_V_TVALID();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
