// Seed: 586142916
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  tri1 id_3
);
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5 = 1;
  assign module_0.id_0 = 0;
endmodule
module module_3 (
    input  wire  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wand  id_3
);
  logic id_5;
  ;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  wire [1 : 1] id_6;
endmodule
