# libs
../slvtypes.vhd
@lib:unisim
# design
ram_1swar_1ar_gen_unisim.vhd
