Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 01:19:05 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   31          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: A/present_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.601        0.000                      0                   95        0.263        0.000                      0                   95        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.601        0.000                      0                   95        0.263        0.000                      0                   95        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 3.138ns (58.133%)  route 2.260ns (41.867%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.375 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.709 r  A/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.709    A/timer_reg[28]_i_1_n_6
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 3.117ns (57.969%)  route 2.260ns (42.031%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.375 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.688 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.688    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 3.043ns (57.383%)  route 2.260ns (42.617%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.375 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.614 r  A/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.614    A/timer_reg[28]_i_1_n_5
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 3.027ns (57.254%)  route 2.260ns (42.746%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.375 r  A/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.375    A/timer_reg[24]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.598 r  A/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.598    A/timer_reg[28]_i_1_n_7
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586    15.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    15.310    A/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 3.024ns (57.229%)  route 2.260ns (42.770%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.595 r  A/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.595    A/timer_reg[24]_i_1_n_6
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[25]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 3.003ns (57.059%)  route 2.260ns (42.941%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.574 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.574    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 2.929ns (56.446%)  route 2.260ns (43.554%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.500 r  A/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.500    A/timer_reg[24]_i_1_n_5
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[26]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 2.913ns (56.312%)  route 2.260ns (43.688%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.261 r  A/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.261    A/timer_reg[20]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.484 r  A/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.484    A/timer_reg[24]_i_1_n_7
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[24]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y110         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 2.910ns (56.286%)  route 2.260ns (43.714%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.481 r  A/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.481    A/timer_reg[20]_i_1_n_6
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[21]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 2.889ns (56.108%)  route 2.260ns (43.892%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.709     5.311    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.456     5.767 f  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.825     6.592    A/timer_reg[3]
    SLICE_X2Y106         LUT2 (Prop_lut2_I1_O)        0.124     6.716 r  A/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.716    A/timer1_carry_i_7_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.249 r  A/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.249    A/timer1_carry_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  A/timer1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.366    A/timer1_carry__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  A/timer1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.483    A/timer1_carry__1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 f  A/timer1_carry__2/CO[3]
                         net (fo=40, routed)          1.435     9.035    A/timer1_carry__2_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.159 r  A/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     9.159    A/timer[0]_i_6_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.691 r  A/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.691    A/timer_reg[0]_i_1_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.805 r  A/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    A/timer_reg[4]_i_1_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  A/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    A/timer_reg[8]_i_1_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  A/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.033    A/timer_reg[12]_i_1_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.147 r  A/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.147    A/timer_reg[16]_i_1_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.460 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.460    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587    15.009    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.062    15.311    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A/timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[19]/Q
                         net (fo=3, routed)           0.119     1.777    A/timer_reg[19]
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  A/timer[16]_i_2/O
                         net (fo=1, routed)           0.000     1.822    A/timer[16]_i_2_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  A/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    A/timer_reg[16]_i_1_n_4
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[19]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 A/timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[18]/Q
                         net (fo=3, routed)           0.121     1.778    A/timer_reg[18]
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  A/timer[16]_i_3/O
                         net (fo=1, routed)           0.000     1.823    A/timer[16]_i_3_n_0
    SLICE_X3Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.889 r  A/timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    A/timer_reg[16]_i_1_n_5
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  A/timer_reg[18]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 A/timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[15]/Q
                         net (fo=2, routed)           0.169     1.827    A/timer_reg[15]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[12]_i_2_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[12]_i_1_n_4
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[15]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[23]/Q
                         net (fo=3, routed)           0.170     1.828    A/timer_reg[23]
    SLICE_X3Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  A/timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.873    A/timer[20]_i_2_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  A/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    A/timer_reg[20]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  A/timer_reg[23]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[11]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[11]
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[8]_i_2_n_0
    SLICE_X3Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[8]_i_1_n_4
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  A/timer_reg[11]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[7]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[7]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    A/timer[4]_i_2_n_0
    SLICE_X3Y105         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[4]_i_1_n_4
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  A/timer_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  A/timer_reg[27]/Q
                         net (fo=3, routed)           0.170     1.827    A/timer_reg[27]
    SLICE_X3Y110         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[24]_i_2_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[24]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.105     1.620    A/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  A/timer_reg[3]/Q
                         net (fo=3, routed)           0.170     1.829    A/timer_reg[3]
    SLICE_X3Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  A/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     1.874    A/timer[0]_i_3_n_0
    SLICE_X3Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  A/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    A/timer_reg[0]_i_1_n_4
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  A/timer_reg[3]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.105     1.622    A/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 A/timer_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  A/timer_reg[31]/Q
                         net (fo=3, routed)           0.170     1.827    A/timer_reg[31]
    SLICE_X3Y111         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  A/timer[28]_i_2/O
                         net (fo=1, routed)           0.000     1.872    A/timer[28]_i_2_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  A/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    A/timer_reg[28]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.105     1.620    A/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 A/timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  A/timer_reg[12]/Q
                         net (fo=3, routed)           0.167     1.825    A/timer_reg[12]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  A/timer[12]_i_5/O
                         net (fo=1, routed)           0.000     1.870    A/timer[12]_i_5_n_0
    SLICE_X3Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.940 r  A/timer_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.940    A/timer_reg[12]_i_1_n_7
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    A/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  A/timer_reg[12]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.105     1.621    A/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    A/EL_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    A/EL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y108    A/EL_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    A/E_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y111    A/E_out_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y107    A/E_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113    A/NL_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113    A/NL_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113    A/NL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    A/E_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    A/E_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y111    A/E_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y111    A/E_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y108    A/EL_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    A/E_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    A/E_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y111    A/E_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y111    A/E_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 2.092ns (31.026%)  route 4.651ns (68.974%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sensor_IBUF[6]_inst/O
                         net (fo=12, routed)          2.868     4.362    A/sensor_IBUF[6]
    SLICE_X6Y107         LUT4 (Prop_lut4_I1_O)        0.146     4.508 r  A/next_state_reg[2]_i_13/O
                         net (fo=1, routed)           0.661     5.169    A/next_state_reg[2]_i_13_n_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I2_O)        0.328     5.497 r  A/next_state_reg[2]_i_5/O
                         net (fo=1, routed)           0.658     6.155    A/next_state_reg[2]_i_5_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124     6.279 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.464     6.743    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y105         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[6]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 1.866ns (29.041%)  route 4.560ns (70.959%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sensor[6] (IN)
                         net (fo=0)                   0.000     0.000    sensor[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  sensor_IBUF[6]_inst/O
                         net (fo=12, routed)          2.868     4.362    A/sensor_IBUF[6]
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.124     4.486 r  A/next_state_reg[3]_i_10/O
                         net (fo=1, routed)           0.689     5.176    A/next_state_reg[3]_i_10_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I1_O)        0.124     5.300 r  A/next_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.670     5.970    A/next_state_reg[3]_i_5_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I5_O)        0.124     6.094 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.332     6.426    A/next_state_reg[3]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 2.082ns (34.411%)  route 3.968ns (65.589%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sensor_IBUF[1]_inst/O
                         net (fo=16, routed)          2.071     3.551    A/sensor_IBUF[1]
    SLICE_X6Y104         LUT2 (Prop_lut2_I0_O)        0.150     3.701 f  A/next_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.804     4.504    A/next_state_reg[0]_i_6_n_0
    SLICE_X5Y104         LUT6 (Prop_lut6_I4_O)        0.328     4.832 r  A/next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.713     5.546    A/next_state_reg[0]_i_2_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.124     5.670 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     6.049    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[4]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.030ns  (logic 1.865ns (30.922%)  route 4.165ns (69.078%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sensor[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  sensor_IBUF[4]_inst/O
                         net (fo=11, routed)          2.477     3.970    A/sensor_IBUF[4]
    SLICE_X6Y105         LUT2 (Prop_lut2_I1_O)        0.124     4.094 f  A/next_state_reg[2]_i_10/O
                         net (fo=2, routed)           0.672     4.766    A/next_state_reg[2]_i_10_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.124     4.890 r  A/next_state_reg[1]_i_4/O
                         net (fo=1, routed)           1.016     5.906    A/next_state_reg[1]_i_4_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124     6.030 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.030    A/next_state_reg[1]_i_1_n_0
    SLICE_X5Y105         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[1]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 1.945ns (34.153%)  route 3.749ns (65.847%))
  Logic Levels:           4  (IBUF=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  sensor[1] (IN)
                         net (fo=0)                   0.000     0.000    sensor[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sensor_IBUF[1]_inst/O
                         net (fo=16, routed)          2.718     4.198    A/sensor_IBUF[1]
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     4.322 r  A/next_state_reg[4]_i_7/O
                         net (fo=1, routed)           1.031     5.353    A/next_state_reg[4]_i_7_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124     5.477 r  A/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     5.477    A/next_state_reg[4]_i_3_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.217     5.694 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.694    A/next_state_reg[4]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[4]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 1.958ns (35.291%)  route 3.589ns (64.709%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sensor[4] (IN)
                         net (fo=0)                   0.000     0.000    sensor[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  sensor_IBUF[4]_inst/O
                         net (fo=11, routed)          2.915     4.408    A/sensor_IBUF[4]
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.124     4.532 r  A/next_state_reg[5]_i_6/O
                         net (fo=1, routed)           0.674     5.206    A/next_state_reg[5]_i_6_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I4_O)        0.124     5.330 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     5.330    A/next_state_reg[5]_i_4_n_0
    SLICE_X4Y106         MUXF7 (Prop_muxf7_I1_O)      0.217     5.547 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.547    A/next_state_reg[5]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor[7]
                            (input port)
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.385ns (37.838%)  route 0.633ns (62.162%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sensor[7] (IN)
                         net (fo=0)                   0.000     0.000    sensor[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sensor_IBUF[7]_inst/O
                         net (fo=11, routed)          0.633     0.909    A/sensor_IBUF[7]
    SLICE_X4Y104         LUT6 (Prop_lut6_I1_O)        0.045     0.954 r  A/next_state_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.954    A/next_state_reg[4]_i_3_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.065     1.019 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.019    A/next_state_reg[4]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.420ns (40.211%)  route 0.625ns (59.789%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sensor_IBUF[2]_inst/O
                         net (fo=14, routed)          0.566     0.832    A/sensor_IBUF[2]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.877 r  A/next_state_reg[5]_i_5/O
                         net (fo=1, routed)           0.059     0.936    A/next_state_reg[5]_i_5_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I1_O)        0.045     0.981 r  A/next_state_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     0.981    A/next_state_reg[5]_i_4_n_0
    SLICE_X4Y106         MUXF7 (Prop_muxf7_I1_O)      0.065     1.046 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.046    A/next_state_reg[5]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.355ns (33.986%)  route 0.690ns (66.014%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 f  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  sensor_IBUF[2]_inst/O
                         net (fo=14, routed)          0.639     0.905    A/sensor_IBUF[2]
    SLICE_X5Y105         LUT6 (Prop_lut6_I4_O)        0.045     0.950 r  A/next_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.051     1.001    A/next_state_reg[1]_i_5_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.046    A/next_state_reg[1]_i_1_n_0
    SLICE_X5Y105         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[2]
                            (input port)
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.294ns  (logic 0.355ns (27.467%)  route 0.939ns (72.533%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J13                                               0.000     0.000 r  sensor[2] (IN)
                         net (fo=0)                   0.000     0.000    sensor[2]
    J13                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sensor_IBUF[2]_inst/O
                         net (fo=14, routed)          0.655     0.921    A/sensor_IBUF[2]
    SLICE_X5Y107         LUT5 (Prop_lut5_I1_O)        0.045     0.966 r  A/next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.184     1.150    A/next_state_reg[3]_i_2_n_0
    SLICE_X6Y107         LUT6 (Prop_lut6_I0_O)        0.045     1.195 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.099     1.294    A/next_state_reg[3]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.463ns (33.738%)  route 0.910ns (66.262%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  sensor_IBUF[0]_inst/O
                         net (fo=10, routed)          0.634     0.880    A/sensor_IBUF[0]
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.045     0.925 r  A/next_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     0.925    A/next_state_reg[0]_i_8_n_0
    SLICE_X4Y105         MUXF7 (Prop_muxf7_I1_O)      0.065     0.990 r  A/next_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.159     1.149    A/next_state_reg[0]_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.108     1.257 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     1.374    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor[0]
                            (input port)
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.380ns (26.101%)  route 1.077ns (73.899%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sensor[0] (IN)
                         net (fo=0)                   0.000     0.000    sensor[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sensor_IBUF[0]_inst/O
                         net (fo=10, routed)          0.628     0.874    A/sensor_IBUF[0]
    SLICE_X6Y105         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  A/next_state_reg[2]_i_10/O
                         net (fo=2, routed)           0.101     1.020    A/next_state_reg[2]_i_10_n_0
    SLICE_X6Y105         LUT6 (Prop_lut6_I0_O)        0.045     1.065 r  A/next_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.194     1.259    A/next_state_reg[2]_i_4_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.304 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.154     1.458    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y105         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/EL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.804ns  (logic 4.061ns (46.131%)  route 4.743ns (53.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  A/EL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  A/EL_out_reg[0]/Q
                         net (fo=1, routed)           4.743    10.492    EL_LED_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.543    14.036 r  EL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.036    EL_LED[0]
    E7                                                                r  EL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 3.983ns (47.790%)  route 4.351ns (52.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.705     5.307    A/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  A/N_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  A/N_out_reg[0]/Q
                         net (fo=1, routed)           4.351    10.115    NL_LED_OBUF[0]
    H2                   OBUF (Prop_obuf_I_O)         3.527    13.642 r  NL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.642    NL_LED[0]
    H2                                                                r  NL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.129ns (49.935%)  route 4.139ns (50.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.705     5.307    A/clk_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  A/N_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  A/N_out_reg[1]/Q
                         net (fo=1, routed)           4.139     9.866    NL_LED_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.710    13.575 r  NL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.575    NL_LED[1]
    G4                                                                r  NL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/N_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.040ns (49.021%)  route 4.202ns (50.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.705     5.307    A/clk_IBUF_BUFG
    SLICE_X6Y111         FDSE                                         r  A/N_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDSE (Prop_fdse_C_Q)         0.518     5.825 r  A/N_out_reg[2]/Q
                         net (fo=1, routed)           4.202    10.027    NL_LED_OBUF[2]
    G2                   OBUF (Prop_obuf_I_O)         3.522    13.549 r  NL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.549    NL_LED[2]
    G2                                                                r  NL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.179ns (50.510%)  route 4.095ns (49.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.625     5.227    A/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  A/NL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.478     5.705 r  A/NL_out_reg[1]/Q
                         net (fo=1, routed)           4.095     9.800    N_LED_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.701    13.502 r  N_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.502    N_LED[1]
    H1                                                                r  N_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 3.971ns (48.688%)  route 4.185ns (51.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  A/E_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  A/E_out_reg[0]/Q
                         net (fo=1, routed)           4.185     9.951    E_LED_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.466 r  E_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.466    E_LED[0]
    K1                                                                r  E_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 3.971ns (49.023%)  route 4.129ns (50.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.707     5.309    A/clk_IBUF_BUFG
    SLICE_X7Y107         FDSE                                         r  A/E_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y107         FDSE (Prop_fdse_C_Q)         0.456     5.765 r  A/E_out_reg[2]/Q
                         net (fo=1, routed)           4.129     9.895    E_LED_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.410 r  E_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.410    E_LED[2]
    J2                                                                r  E_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/NL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.127ns  (logic 4.033ns (49.627%)  route 4.094ns (50.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.625     5.227    A/clk_IBUF_BUFG
    SLICE_X8Y113         FDRE                                         r  A/NL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  A/NL_out_reg[0]/Q
                         net (fo=1, routed)           4.094     9.839    N_LED_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.355 r  N_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.355    N_LED[0]
    H4                                                                r  N_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/EL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.165ns (51.625%)  route 3.903ns (48.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.629     5.231    A/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  A/EL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.478     5.709 r  A/EL_out_reg[2]/Q
                         net (fo=1, routed)           3.903     9.613    EL_LED_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.687    13.300 r  EL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.300    EL_LED[2]
    J4                                                                r  EL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/E_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            E_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.047ns (50.994%)  route 3.889ns (49.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.627     5.229    A/clk_IBUF_BUFG
    SLICE_X8Y111         FDRE                                         r  A/E_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  A/E_out_reg[1]/Q
                         net (fo=1, routed)           3.889     9.637    E_LED_OBUF[1]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.166 r  E_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.166    E_LED[1]
    F6                                                                r  E_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.248ns (64.875%)  route 0.134ns (35.125%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.597     1.516    A/clk_IBUF_BUFG
    SLICE_X5Y104         FDPE                                         r  A/present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  A/present_state_reg[0]/Q
                         net (fo=56, routed)          0.134     1.792    A/present_state[0]
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  A/next_state_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.837    A/next_state_reg[4]_i_2_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I0_O)      0.062     1.899 r  A/next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.899    A/next_state_reg[4]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.249ns (59.932%)  route 0.166ns (40.068%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[5]/Q
                         net (fo=21, routed)          0.166     1.848    A/present_state[5]
    SLICE_X4Y106         MUXF7 (Prop_muxf7_S_O)       0.085     1.933 r  A/next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.933    A/next_state_reg[5]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.209ns (41.389%)  route 0.296ns (58.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[5]/Q
                         net (fo=21, routed)          0.296     1.977    A/present_state[5]
    SLICE_X5Y105         LUT6 (Prop_lut6_I2_O)        0.045     2.022 r  A/next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.022    A/next_state_reg[1]_i_1_n_0
    SLICE_X5Y105         LDCE                                         r  A/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.209ns (36.572%)  route 0.362ns (63.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[4]/Q
                         net (fo=37, routed)          0.246     1.928    A/present_state[4]
    SLICE_X4Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.973 r  A/next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     2.089    A/next_state_reg[0]_i_1_n_0
    SLICE_X4Y104         LDCE                                         r  A/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.209ns (36.270%)  route 0.367ns (63.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[5]/Q
                         net (fo=21, routed)          0.214     1.895    A/present_state[5]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.940 r  A/next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.154     2.094    A/next_state_reg[2]_i_1_n_0
    SLICE_X4Y105         LDCE                                         r  A/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/present_state_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.209ns (29.356%)  route 0.503ns (70.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.517    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  A/present_state_reg[4]/Q
                         net (fo=37, routed)          0.404     2.085    A/present_state[4]
    SLICE_X6Y107         LUT6 (Prop_lut6_I4_O)        0.045     2.130 r  A/next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.099     2.229    A/next_state_reg[3]_i_1_n_0
    SLICE_X4Y106         LDCE                                         r  A/next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/W_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            W_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.390ns (79.961%)  route 0.348ns (20.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.596     1.515    A/clk_IBUF_BUFG
    SLICE_X4Y108         FDSE                                         r  A/W_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  A/W_out_reg[2]/Q
                         net (fo=1, routed)           0.348     2.005    W_LED_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     3.253 r  W_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.253    W_LED[2]
    E18                                                               r  W_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.420ns (80.178%)  route 0.351ns (19.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  A/WL_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  A/WL_out_reg[1]/Q
                         net (fo=1, routed)           0.351     1.993    WL_LED_OBUF[1]
    E17                  OBUF (Prop_obuf_I_O)         1.292     3.285 r  WL_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.285    WL_LED[1]
    E17                                                               r  WL_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.378ns (77.483%)  route 0.400ns (22.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.513    A/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  A/WL_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  A/WL_out_reg[0]/Q
                         net (fo=1, routed)           0.400     2.055    WL_LED_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.292 r  WL_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.292    WL_LED[0]
    D17                                                               r  WL_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/WL_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WL_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.380ns (77.030%)  route 0.411ns (22.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.595     1.514    A/clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  A/WL_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  A/WL_out_reg[2]/Q
                         net (fo=1, routed)           0.411     2.067    WL_LED_OBUF[2]
    F18                  OBUF (Prop_obuf_I_O)         1.239     3.305 r  WL_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.305    WL_LED[2]
    F18                                                               r  WL_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.477ns (33.784%)  route 2.894ns (66.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.894     4.371    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.477ns (33.784%)  route 2.894ns (66.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.894     4.371    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.477ns (33.784%)  route 2.894ns (66.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.894     4.371    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.477ns (33.784%)  route 2.894ns (66.216%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.894     4.371    A/AS[0]
    SLICE_X3Y111         FDCE                                         f  A/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.586     5.008    A/clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  A/timer_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.477ns (34.889%)  route 2.756ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.756     4.232    A/AS[0]
    SLICE_X3Y110         FDCE                                         f  A/timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[25]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.477ns (34.889%)  route 2.756ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.756     4.232    A/AS[0]
    SLICE_X3Y110         FDCE                                         f  A/timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.477ns (34.889%)  route 2.756ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.756     4.232    A/AS[0]
    SLICE_X3Y110         FDCE                                         f  A/timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/timer_reg[27]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.232ns  (logic 1.477ns (34.889%)  route 2.756ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.756     4.232    A/AS[0]
    SLICE_X3Y110         FDCE                                         f  A/timer_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.587     5.009    A/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  A/timer_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.601ns (39.094%)  route 2.494ns (60.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.886     3.362    A/AS[0]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.608     4.094    A/state_out[5]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A/state_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.094ns  (logic 1.601ns (39.094%)  route 2.494ns (60.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=39, routed)          1.886     3.362    A/AS[0]
    SLICE_X2Y104         LUT2 (Prop_lut2_I1_O)        0.124     3.486 r  A/state_out[5]_i_1/O
                         net (fo=6, routed)           0.608     4.094    A/state_out[5]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589     5.011    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.249%)  route 0.128ns (44.751%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.128     0.286    A/next_state[3]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.213%)  route 0.128ns (44.787%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.128     0.286    A/next_state[0]
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.158ns (54.964%)  route 0.129ns (45.036%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X4Y105         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.129     0.287    A/next_state[2]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.940%)  route 0.130ns (45.060%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[5]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[5]/Q
                         net (fo=2, routed)           0.130     0.288    A/next_state[5]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[5]/C

Slack:                    inf
  Source:                 A/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.837%)  route 0.130ns (45.163%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  A/next_state_reg[0]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[0]/Q
                         net (fo=2, routed)           0.130     0.288    A/next_state[0]
    SLICE_X5Y104         FDPE                                         r  A/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.867     2.033    A/clk_IBUF_BUFG
    SLICE_X5Y104         FDPE                                         r  A/present_state_reg[0]/C

Slack:                    inf
  Source:                 A/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.158ns (46.572%)  route 0.181ns (53.428%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         LDCE                         0.000     0.000 r  A/next_state_reg[1]/G
    SLICE_X5Y105         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[1]/Q
                         net (fo=2, routed)           0.181     0.339    A/next_state[1]
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  A/state_out_reg[1]/C

Slack:                    inf
  Source:                 A/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            A/present_state_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.158ns (46.099%)  route 0.185ns (53.901%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  A/next_state_reg[4]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[4]/Q
                         net (fo=2, routed)           0.185     0.343    A/next_state[4]
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y105         FDPE                                         r  A/present_state_reg[4]/C

Slack:                    inf
  Source:                 A/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.158ns (45.794%)  route 0.187ns (54.206%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         LDCE                         0.000     0.000 r  A/next_state_reg[3]/G
    SLICE_X4Y106         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[3]/Q
                         net (fo=2, routed)           0.187     0.345    A/next_state[3]
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[3]/C

Slack:                    inf
  Source:                 A/next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.158ns (45.463%)  route 0.190ns (54.537%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         LDCE                         0.000     0.000 r  A/next_state_reg[2]/G
    SLICE_X4Y105         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[2]/Q
                         net (fo=2, routed)           0.190     0.348    A/next_state[2]
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[2]/C

Slack:                    inf
  Source:                 A/next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            A/state_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.210%)  route 0.191ns (54.790%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         LDCE                         0.000     0.000 r  A/next_state_reg[4]/G
    SLICE_X4Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  A/next_state_reg[4]/Q
                         net (fo=2, routed)           0.191     0.349    A/next_state[4]
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.036    A/clk_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  A/state_out_reg[4]/C





