Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun  6 23:07:07 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pass_through_control_sets_placed.rpt
| Design       : pass_through
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   133 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            4 |
|      4 |            4 |
|      5 |           10 |
|      7 |            3 |
|      8 |            3 |
|      9 |            1 |
|     10 |            1 |
|     11 |            4 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             301 |           97 |
| No           | No                    | Yes                    |              34 |           21 |
| No           | Yes                   | No                     |             111 |           36 |
| Yes          | No                    | No                     |              41 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                         Enable Signal                                         |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  cw_ref/inst/RefClk200                          |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]               |                1 |              1 |
|  cw_ref/inst/RefClk200                          |                                                                                               | hdmiin/TMDS_ClockingX/RdyLostReset/aRst_int                                |                1 |              2 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg_0 |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  cw_ref/inst/RefClk200                          |                                                                                               | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              2 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/TMDS_ClockingX/in0                                                  |                1 |              2 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg_0 |                                                                                               | hdmiout/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  cw_ref/inst/RefClk200                          | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                    |                                                                            |                1 |              4 |
|  cw_ref/inst/RefClk200                          | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]            |                1 |              4 |
|  cw_ref/inst/RefClk200                          | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]            |                1 |              4 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                    |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                    |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                            |                2 |              5 |
|  cw_ref/inst/RefClk200                          | hdmiin/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                            |                2 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                    |                1 |              5 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                     |                1 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                     |                2 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                     |                1 |              7 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]             |                2 |              8 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]             |                3 |              8 |
|  cw_ref/inst/RefClk200                          | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                            |                2 |              8 |
|  cw_ref/inst/RefClk200                          |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                6 |              9 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg_0 |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                 |                4 |             10 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                         |                3 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | hdmiin/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                          |                3 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | hdmiin/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                          |                2 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | hdmiin/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                          |                3 |             11 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/LockLostReset/SyncAsyncx/oSyncStages[1]                             |                9 |             12 |
|  cw_ref/inst/RefClk200                          | hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                            |                5 |             14 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               | hdmiin/DataDecoders[1].DecoderX/PhaseAlignX/pRdEn_reg                      |                5 |             21 |
|  cw_ref/inst/RefClk200                          | hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  cw_ref/inst/RefClk200                          | hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  cw_ref/inst/RefClk200                          | hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]      |                6 |             24 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg_0 |                                                                                               | hdmiout/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  cw_ref/inst/RefClk200                          |                                                                                               |                                                                            |               17 |             38 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       | hdmiin/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                            |                6 |             48 |
|  hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg_0 |                                                                                               |                                                                            |               45 |            119 |
|  hdmiin/TMDS_ClockingX/oSyncStages_reg[1]       |                                                                                               |                                                                            |               36 |            146 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


