    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; D
D__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
D__0__MASK EQU 0x01
D__0__PC EQU CYREG_PRT2_PC0
D__0__PORT EQU 2
D__0__SHIFT EQU 0
D__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
D__1__MASK EQU 0x02
D__1__PC EQU CYREG_PRT2_PC1
D__1__PORT EQU 2
D__1__SHIFT EQU 1
D__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
D__2__MASK EQU 0x04
D__2__PC EQU CYREG_PRT2_PC2
D__2__PORT EQU 2
D__2__SHIFT EQU 2
D__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
D__3__MASK EQU 0x08
D__3__PC EQU CYREG_PRT2_PC3
D__3__PORT EQU 2
D__3__SHIFT EQU 3
D__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
D__4__MASK EQU 0x10
D__4__PC EQU CYREG_PRT2_PC4
D__4__PORT EQU 2
D__4__SHIFT EQU 4
D__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
D__5__MASK EQU 0x20
D__5__PC EQU CYREG_PRT2_PC5
D__5__PORT EQU 2
D__5__SHIFT EQU 5
D__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
D__6__MASK EQU 0x40
D__6__PC EQU CYREG_PRT2_PC6
D__6__PORT EQU 2
D__6__SHIFT EQU 6
D__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
D__7__MASK EQU 0x80
D__7__PC EQU CYREG_PRT2_PC7
D__7__PORT EQU 2
D__7__SHIFT EQU 7
D__AG EQU CYREG_PRT2_AG
D__AMUX EQU CYREG_PRT2_AMUX
D__BIE EQU CYREG_PRT2_BIE
D__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D__BYP EQU CYREG_PRT2_BYP
D__CTL EQU CYREG_PRT2_CTL
D__DM0 EQU CYREG_PRT2_DM0
D__DM1 EQU CYREG_PRT2_DM1
D__DM2 EQU CYREG_PRT2_DM2
D__DR EQU CYREG_PRT2_DR
D__INP_DIS EQU CYREG_PRT2_INP_DIS
D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D__LCD_EN EQU CYREG_PRT2_LCD_EN
D__MASK EQU 0xFF
D__PORT EQU 2
D__PRT EQU CYREG_PRT2_PRT
D__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D__PS EQU CYREG_PRT2_PS
D__SHIFT EQU 0
D__SLW EQU CYREG_PRT2_SLW

; CS
CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
CS__0__MASK EQU 0x01
CS__0__PC EQU CYREG_IO_PC_PRT15_PC0
CS__0__PORT EQU 15
CS__0__SHIFT EQU 0
CS__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
CS__1__MASK EQU 0x02
CS__1__PC EQU CYREG_IO_PC_PRT15_PC1
CS__1__PORT EQU 15
CS__1__SHIFT EQU 1
CS__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
CS__2__MASK EQU 0x04
CS__2__PC EQU CYREG_IO_PC_PRT15_PC2
CS__2__PORT EQU 15
CS__2__SHIFT EQU 2
CS__3__INTTYPE EQU CYREG_PICU15_INTTYPE3
CS__3__MASK EQU 0x08
CS__3__PC EQU CYREG_IO_PC_PRT15_PC3
CS__3__PORT EQU 15
CS__3__SHIFT EQU 3
CS__AG EQU CYREG_PRT15_AG
CS__AMUX EQU CYREG_PRT15_AMUX
CS__BIE EQU CYREG_PRT15_BIE
CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CS__BYP EQU CYREG_PRT15_BYP
CS__CTL EQU CYREG_PRT15_CTL
CS__DM0 EQU CYREG_PRT15_DM0
CS__DM1 EQU CYREG_PRT15_DM1
CS__DM2 EQU CYREG_PRT15_DM2
CS__DR EQU CYREG_PRT15_DR
CS__INP_DIS EQU CYREG_PRT15_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT15_LCD_EN
CS__MASK EQU 0x0F
CS__PORT EQU 15
CS__PRT EQU CYREG_PRT15_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CS__PS EQU CYREG_PRT15_PS
CS__SHIFT EQU 0
CS__SLW EQU CYREG_PRT15_SLW

; OE
OE_Sync_ctrl_reg__0__MASK EQU 0x01
OE_Sync_ctrl_reg__0__POS EQU 0
OE_Sync_ctrl_reg__1__MASK EQU 0x02
OE_Sync_ctrl_reg__1__POS EQU 1
OE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
OE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
OE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
OE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
OE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
OE_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
OE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
OE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
OE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
OE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
OE_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
OE_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
OE_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
OE_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
OE_Sync_ctrl_reg__MASK EQU 0x03
OE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
OE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
OE_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; LCD_CLK
LCD_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LCD_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LCD_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LCD_CLK__CFG2_SRC_SEL_MASK EQU 0x07
LCD_CLK__INDEX EQU 0x01
LCD_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_CLK__PM_ACT_MSK EQU 0x02
LCD_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_CLK__PM_STBY_MSK EQU 0x02

; LCD_DMA
LCD_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_DMA__DRQ_NUMBER EQU 1
LCD_DMA__NUMBEROF_TDS EQU 0
LCD_DMA__PRIORITY EQU 2
LCD_DMA__TERMIN_EN EQU 0
LCD_DMA__TERMIN_SEL EQU 0
LCD_DMA__TERMOUT0_EN EQU 0
LCD_DMA__TERMOUT0_SEL EQU 0
LCD_DMA__TERMOUT1_EN EQU 0
LCD_DMA__TERMOUT1_SEL EQU 0
LCD_dp__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
LCD_dp__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
LCD_dp__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
LCD_dp__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
LCD_dp__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LCD_dp__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
LCD_dp__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
LCD_dp__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
LCD_dp__A0_REG EQU CYREG_B0_UDB09_A0
LCD_dp__A1_REG EQU CYREG_B0_UDB09_A1
LCD_dp__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
LCD_dp__D0_REG EQU CYREG_B0_UDB09_D0
LCD_dp__D1_REG EQU CYREG_B0_UDB09_D1
LCD_dp__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LCD_dp__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
LCD_dp__F0_REG EQU CYREG_B0_UDB09_F0
LCD_dp__F1_REG EQU CYREG_B0_UDB09_F1
LCD_dp__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_dp__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_dp_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LCD_dp_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
LCD_dp_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
LCD_dp_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
LCD_dp_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
LCD_dp_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
LCD_dp_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
LCD_dp_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
LCD_dp_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
LCD_dp_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LCD_dp_PO__CONTROL_REG EQU CYREG_B0_UDB09_CTL
LCD_dp_PO__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
LCD_dp_PO__COUNT_REG EQU CYREG_B0_UDB09_CTL
LCD_dp_PO__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
LCD_dp_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_dp_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_dp_PO__PERIOD_REG EQU CYREG_B0_UDB09_MSK
LCD_FIFO_Status__0__MASK EQU 0x01
LCD_FIFO_Status__0__POS EQU 0
LCD_FIFO_Status__1__MASK EQU 0x02
LCD_FIFO_Status__1__POS EQU 1
LCD_FIFO_Status__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
LCD_FIFO_Status__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
LCD_FIFO_Status__MASK EQU 0x03
LCD_FIFO_Status__MASK_REG EQU CYREG_B0_UDB09_MSK
LCD_FIFO_Status__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_FIFO_Status__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
LCD_FIFO_Status__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
LCD_FIFO_Status__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
LCD_FIFO_Status__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
LCD_FIFO_Status__STATUS_REG EQU CYREG_B0_UDB09_ST

; LCD_RD
LCD_RD__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_RD__0__MASK EQU 0x40
LCD_RD__0__PC EQU CYREG_PRT3_PC6
LCD_RD__0__PORT EQU 3
LCD_RD__0__SHIFT EQU 6
LCD_RD__AG EQU CYREG_PRT3_AG
LCD_RD__AMUX EQU CYREG_PRT3_AMUX
LCD_RD__BIE EQU CYREG_PRT3_BIE
LCD_RD__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_RD__BYP EQU CYREG_PRT3_BYP
LCD_RD__CTL EQU CYREG_PRT3_CTL
LCD_RD__DM0 EQU CYREG_PRT3_DM0
LCD_RD__DM1 EQU CYREG_PRT3_DM1
LCD_RD__DM2 EQU CYREG_PRT3_DM2
LCD_RD__DR EQU CYREG_PRT3_DR
LCD_RD__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_RD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_RD__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_RD__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_RD__MASK EQU 0x40
LCD_RD__PORT EQU 3
LCD_RD__PRT EQU CYREG_PRT3_PRT
LCD_RD__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_RD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_RD__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_RD__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_RD__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_RD__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_RD__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_RD__PS EQU CYREG_PRT3_PS
LCD_RD__SHIFT EQU 6
LCD_RD__SLW EQU CYREG_PRT3_SLW

; LCD_RS
LCD_RS__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LCD_RS__0__MASK EQU 0x80
LCD_RS__0__PC EQU CYREG_PRT3_PC7
LCD_RS__0__PORT EQU 3
LCD_RS__0__SHIFT EQU 7
LCD_RS__AG EQU CYREG_PRT3_AG
LCD_RS__AMUX EQU CYREG_PRT3_AMUX
LCD_RS__BIE EQU CYREG_PRT3_BIE
LCD_RS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_RS__BYP EQU CYREG_PRT3_BYP
LCD_RS__CTL EQU CYREG_PRT3_CTL
LCD_RS__DM0 EQU CYREG_PRT3_DM0
LCD_RS__DM1 EQU CYREG_PRT3_DM1
LCD_RS__DM2 EQU CYREG_PRT3_DM2
LCD_RS__DR EQU CYREG_PRT3_DR
LCD_RS__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_RS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_RS__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_RS__MASK EQU 0x80
LCD_RS__PORT EQU 3
LCD_RS__PRT EQU CYREG_PRT3_PRT
LCD_RS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_RS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_RS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_RS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_RS__PS EQU CYREG_PRT3_PS
LCD_RS__SHIFT EQU 7
LCD_RS__SLW EQU CYREG_PRT3_SLW

; LCD_WR
LCD_WR__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_WR__0__MASK EQU 0x20
LCD_WR__0__PC EQU CYREG_PRT3_PC5
LCD_WR__0__PORT EQU 3
LCD_WR__0__SHIFT EQU 5
LCD_WR__AG EQU CYREG_PRT3_AG
LCD_WR__AMUX EQU CYREG_PRT3_AMUX
LCD_WR__BIE EQU CYREG_PRT3_BIE
LCD_WR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_WR__BYP EQU CYREG_PRT3_BYP
LCD_WR__CTL EQU CYREG_PRT3_CTL
LCD_WR__DM0 EQU CYREG_PRT3_DM0
LCD_WR__DM1 EQU CYREG_PRT3_DM1
LCD_WR__DM2 EQU CYREG_PRT3_DM2
LCD_WR__DR EQU CYREG_PRT3_DR
LCD_WR__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_WR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_WR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_WR__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_WR__MASK EQU 0x20
LCD_WR__PORT EQU 3
LCD_WR__PRT EQU CYREG_PRT3_PRT
LCD_WR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_WR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_WR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_WR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_WR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_WR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_WR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_WR__PS EQU CYREG_PRT3_PS
LCD_WR__SHIFT EQU 5
LCD_WR__SLW EQU CYREG_PRT3_SLW

; RST
RST__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
RST__0__MASK EQU 0x04
RST__0__PC EQU CYREG_PRT3_PC2
RST__0__PORT EQU 3
RST__0__SHIFT EQU 2
RST__AG EQU CYREG_PRT3_AG
RST__AMUX EQU CYREG_PRT3_AMUX
RST__BIE EQU CYREG_PRT3_BIE
RST__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RST__BYP EQU CYREG_PRT3_BYP
RST__CTL EQU CYREG_PRT3_CTL
RST__DM0 EQU CYREG_PRT3_DM0
RST__DM1 EQU CYREG_PRT3_DM1
RST__DM2 EQU CYREG_PRT3_DM2
RST__DR EQU CYREG_PRT3_DR
RST__INP_DIS EQU CYREG_PRT3_INP_DIS
RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RST__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RST__LCD_EN EQU CYREG_PRT3_LCD_EN
RST__MASK EQU 0x04
RST__PORT EQU 3
RST__PRT EQU CYREG_PRT3_PRT
RST__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RST__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RST__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RST__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RST__PS EQU CYREG_PRT3_PS
RST__SHIFT EQU 2
RST__SLW EQU CYREG_PRT3_SLW

; SW1
SW1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
SW1__0__MASK EQU 0x10
SW1__0__PC EQU CYREG_PRT0_PC4
SW1__0__PORT EQU 0
SW1__0__SHIFT EQU 4
SW1__AG EQU CYREG_PRT0_AG
SW1__AMUX EQU CYREG_PRT0_AMUX
SW1__BIE EQU CYREG_PRT0_BIE
SW1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW1__BYP EQU CYREG_PRT0_BYP
SW1__CTL EQU CYREG_PRT0_CTL
SW1__DM0 EQU CYREG_PRT0_DM0
SW1__DM1 EQU CYREG_PRT0_DM1
SW1__DM2 EQU CYREG_PRT0_DM2
SW1__DR EQU CYREG_PRT0_DR
SW1__INP_DIS EQU CYREG_PRT0_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT0_LCD_EN
SW1__MASK EQU 0x10
SW1__PORT EQU 0
SW1__PRT EQU CYREG_PRT0_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 4
SW1__SLW EQU CYREG_PRT0_SLW

; SW3
SW3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SW3__0__MASK EQU 0x04
SW3__0__PC EQU CYREG_PRT0_PC2
SW3__0__PORT EQU 0
SW3__0__SHIFT EQU 2
SW3__AG EQU CYREG_PRT0_AG
SW3__AMUX EQU CYREG_PRT0_AMUX
SW3__BIE EQU CYREG_PRT0_BIE
SW3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW3__BYP EQU CYREG_PRT0_BYP
SW3__CTL EQU CYREG_PRT0_CTL
SW3__DM0 EQU CYREG_PRT0_DM0
SW3__DM1 EQU CYREG_PRT0_DM1
SW3__DM2 EQU CYREG_PRT0_DM2
SW3__DR EQU CYREG_PRT0_DR
SW3__INP_DIS EQU CYREG_PRT0_INP_DIS
SW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW3__LCD_EN EQU CYREG_PRT0_LCD_EN
SW3__MASK EQU 0x04
SW3__PORT EQU 0
SW3__PRT EQU CYREG_PRT0_PRT
SW3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW3__PS EQU CYREG_PRT0_PS
SW3__SHIFT EQU 2
SW3__SLW EQU CYREG_PRT0_SLW

; HREF
HREF__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
HREF__0__MASK EQU 0x20
HREF__0__PC EQU CYREG_IO_PC_PRT15_PC5
HREF__0__PORT EQU 15
HREF__0__SHIFT EQU 5
HREF__AG EQU CYREG_PRT15_AG
HREF__AMUX EQU CYREG_PRT15_AMUX
HREF__BIE EQU CYREG_PRT15_BIE
HREF__BIT_MASK EQU CYREG_PRT15_BIT_MASK
HREF__BYP EQU CYREG_PRT15_BYP
HREF__CTL EQU CYREG_PRT15_CTL
HREF__DM0 EQU CYREG_PRT15_DM0
HREF__DM1 EQU CYREG_PRT15_DM1
HREF__DM2 EQU CYREG_PRT15_DM2
HREF__DR EQU CYREG_PRT15_DR
HREF__INP_DIS EQU CYREG_PRT15_INP_DIS
HREF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
HREF__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
HREF__LCD_EN EQU CYREG_PRT15_LCD_EN
HREF__MASK EQU 0x20
HREF__PORT EQU 15
HREF__PRT EQU CYREG_PRT15_PRT
HREF__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
HREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
HREF__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
HREF__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
HREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
HREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
HREF__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
HREF__PS EQU CYREG_PRT15_PS
HREF__SHIFT EQU 5
HREF__SLW EQU CYREG_PRT15_SLW

; PWM_1_PWMUDB
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_1_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT12_PC5
Pin_1__0__PORT EQU 12
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT12_AG
Pin_1__BIE EQU CYREG_PRT12_BIE
Pin_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_1__BYP EQU CYREG_PRT12_BYP
Pin_1__DM0 EQU CYREG_PRT12_DM0
Pin_1__DM1 EQU CYREG_PRT12_DM1
Pin_1__DM2 EQU CYREG_PRT12_DM2
Pin_1__DR EQU CYREG_PRT12_DR
Pin_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 12
Pin_1__PRT EQU CYREG_PRT12_PRT
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_1__PS EQU CYREG_PRT12_PS
Pin_1__SHIFT EQU 5
Pin_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_1__SLW EQU CYREG_PRT12_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_2__0__MASK EQU 0x10
Pin_2__0__PC EQU CYREG_PRT12_PC4
Pin_2__0__PORT EQU 12
Pin_2__0__SHIFT EQU 4
Pin_2__AG EQU CYREG_PRT12_AG
Pin_2__BIE EQU CYREG_PRT12_BIE
Pin_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_2__BYP EQU CYREG_PRT12_BYP
Pin_2__DM0 EQU CYREG_PRT12_DM0
Pin_2__DM1 EQU CYREG_PRT12_DM1
Pin_2__DM2 EQU CYREG_PRT12_DM2
Pin_2__DR EQU CYREG_PRT12_DR
Pin_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_2__MASK EQU 0x10
Pin_2__PORT EQU 12
Pin_2__PRT EQU CYREG_PRT12_PRT
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_2__PS EQU CYREG_PRT12_PS
Pin_2__SHIFT EQU 4
Pin_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_2__SLW EQU CYREG_PRT12_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_3__0__MASK EQU 0x01
Pin_3__0__PC EQU CYREG_PRT12_PC0
Pin_3__0__PORT EQU 12
Pin_3__0__SHIFT EQU 0
Pin_3__AG EQU CYREG_PRT12_AG
Pin_3__BIE EQU CYREG_PRT12_BIE
Pin_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_3__BYP EQU CYREG_PRT12_BYP
Pin_3__DM0 EQU CYREG_PRT12_DM0
Pin_3__DM1 EQU CYREG_PRT12_DM1
Pin_3__DM2 EQU CYREG_PRT12_DM2
Pin_3__DR EQU CYREG_PRT12_DR
Pin_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_3__MASK EQU 0x01
Pin_3__PORT EQU 12
Pin_3__PRT EQU CYREG_PRT12_PRT
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_3__PS EQU CYREG_PRT12_PS
Pin_3__SHIFT EQU 0
Pin_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_3__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Camera_CLK
Camera_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Camera_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Camera_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Camera_CLK__CFG2_SRC_SEL_MASK EQU 0x07
Camera_CLK__INDEX EQU 0x00
Camera_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Camera_CLK__PM_ACT_MSK EQU 0x01
Camera_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Camera_CLK__PM_STBY_MSK EQU 0x01

; Camera_DMA
Camera_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Camera_DMA__DRQ_NUMBER EQU 0
Camera_DMA__NUMBEROF_TDS EQU 0
Camera_DMA__PRIORITY EQU 2
Camera_DMA__TERMIN_EN EQU 0
Camera_DMA__TERMIN_SEL EQU 0
Camera_DMA__TERMOUT0_EN EQU 1
Camera_DMA__TERMOUT0_SEL EQU 0
Camera_DMA__TERMOUT1_EN EQU 0
Camera_DMA__TERMOUT1_SEL EQU 0

; Camera_end_line
Camera_end_line__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Camera_end_line__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Camera_end_line__INTC_MASK EQU 0x01
Camera_end_line__INTC_NUMBER EQU 0
Camera_end_line__INTC_PRIOR_NUM EQU 1
Camera_end_line__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Camera_end_line__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Camera_end_line__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Camera_FIFO
Camera_FIFO_dp__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Camera_FIFO_dp__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Camera_FIFO_dp__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Camera_FIFO_dp__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Camera_FIFO_dp__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Camera_FIFO_dp__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Camera_FIFO_dp__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Camera_FIFO_dp__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Camera_FIFO_dp__A0_REG EQU CYREG_B0_UDB10_A0
Camera_FIFO_dp__A1_REG EQU CYREG_B0_UDB10_A1
Camera_FIFO_dp__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Camera_FIFO_dp__D0_REG EQU CYREG_B0_UDB10_D0
Camera_FIFO_dp__D1_REG EQU CYREG_B0_UDB10_D1
Camera_FIFO_dp__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Camera_FIFO_dp__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Camera_FIFO_dp__F0_REG EQU CYREG_B0_UDB10_F0
Camera_FIFO_dp__F1_REG EQU CYREG_B0_UDB10_F1
Camera_FIFO_dp__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Camera_FIFO_dp__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Camera_FIFO_dp_PI__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Camera_FIFO_dp_PI__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Camera_FIFO_dp_PI__MASK_REG EQU CYREG_B0_UDB10_MSK
Camera_FIFO_dp_PI__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Camera_FIFO_dp_PI__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Camera_FIFO_dp_PI__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Camera_FIFO_dp_PI__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Camera_FIFO_dp_PI__STATUS_REG EQU CYREG_B0_UDB10_ST

; Camera_I2C_I2C_FF
Camera_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
Camera_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
Camera_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
Camera_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
Camera_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
Camera_I2C_I2C_FF__D EQU CYREG_I2C_D
Camera_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
Camera_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Camera_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
Camera_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Camera_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
Camera_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
Camera_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
Camera_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
Camera_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
Camera_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; Camera_I2C_I2C_IRQ
Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Camera_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
Camera_I2C_I2C_IRQ__INTC_NUMBER EQU 15
Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
Camera_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Camera_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Camera_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Camera_PCLK
Camera_PCLK__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Camera_PCLK__0__MASK EQU 0x10
Camera_PCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
Camera_PCLK__0__PORT EQU 15
Camera_PCLK__0__SHIFT EQU 4
Camera_PCLK__AG EQU CYREG_PRT15_AG
Camera_PCLK__AMUX EQU CYREG_PRT15_AMUX
Camera_PCLK__BIE EQU CYREG_PRT15_BIE
Camera_PCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Camera_PCLK__BYP EQU CYREG_PRT15_BYP
Camera_PCLK__CTL EQU CYREG_PRT15_CTL
Camera_PCLK__DM0 EQU CYREG_PRT15_DM0
Camera_PCLK__DM1 EQU CYREG_PRT15_DM1
Camera_PCLK__DM2 EQU CYREG_PRT15_DM2
Camera_PCLK__DR EQU CYREG_PRT15_DR
Camera_PCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
Camera_PCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Camera_PCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Camera_PCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
Camera_PCLK__MASK EQU 0x10
Camera_PCLK__PORT EQU 15
Camera_PCLK__PRT EQU CYREG_PRT15_PRT
Camera_PCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Camera_PCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Camera_PCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Camera_PCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Camera_PCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Camera_PCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Camera_PCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Camera_PCLK__PS EQU CYREG_PRT15_PS
Camera_PCLK__SHIFT EQU 4
Camera_PCLK__SLW EQU CYREG_PRT15_SLW

; Camera_SIOC
Camera_SIOC__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Camera_SIOC__0__MASK EQU 0x40
Camera_SIOC__0__PC EQU CYREG_PRT0_PC6
Camera_SIOC__0__PORT EQU 0
Camera_SIOC__0__SHIFT EQU 6
Camera_SIOC__AG EQU CYREG_PRT0_AG
Camera_SIOC__AMUX EQU CYREG_PRT0_AMUX
Camera_SIOC__BIE EQU CYREG_PRT0_BIE
Camera_SIOC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Camera_SIOC__BYP EQU CYREG_PRT0_BYP
Camera_SIOC__CTL EQU CYREG_PRT0_CTL
Camera_SIOC__DM0 EQU CYREG_PRT0_DM0
Camera_SIOC__DM1 EQU CYREG_PRT0_DM1
Camera_SIOC__DM2 EQU CYREG_PRT0_DM2
Camera_SIOC__DR EQU CYREG_PRT0_DR
Camera_SIOC__INP_DIS EQU CYREG_PRT0_INP_DIS
Camera_SIOC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Camera_SIOC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Camera_SIOC__LCD_EN EQU CYREG_PRT0_LCD_EN
Camera_SIOC__MASK EQU 0x40
Camera_SIOC__PORT EQU 0
Camera_SIOC__PRT EQU CYREG_PRT0_PRT
Camera_SIOC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Camera_SIOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Camera_SIOC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Camera_SIOC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Camera_SIOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Camera_SIOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Camera_SIOC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Camera_SIOC__PS EQU CYREG_PRT0_PS
Camera_SIOC__SHIFT EQU 6
Camera_SIOC__SLW EQU CYREG_PRT0_SLW

; Camera_SIOD
Camera_SIOD__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Camera_SIOD__0__MASK EQU 0x80
Camera_SIOD__0__PC EQU CYREG_PRT0_PC7
Camera_SIOD__0__PORT EQU 0
Camera_SIOD__0__SHIFT EQU 7
Camera_SIOD__AG EQU CYREG_PRT0_AG
Camera_SIOD__AMUX EQU CYREG_PRT0_AMUX
Camera_SIOD__BIE EQU CYREG_PRT0_BIE
Camera_SIOD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Camera_SIOD__BYP EQU CYREG_PRT0_BYP
Camera_SIOD__CTL EQU CYREG_PRT0_CTL
Camera_SIOD__DM0 EQU CYREG_PRT0_DM0
Camera_SIOD__DM1 EQU CYREG_PRT0_DM1
Camera_SIOD__DM2 EQU CYREG_PRT0_DM2
Camera_SIOD__DR EQU CYREG_PRT0_DR
Camera_SIOD__INP_DIS EQU CYREG_PRT0_INP_DIS
Camera_SIOD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Camera_SIOD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Camera_SIOD__LCD_EN EQU CYREG_PRT0_LCD_EN
Camera_SIOD__MASK EQU 0x80
Camera_SIOD__PORT EQU 0
Camera_SIOD__PRT EQU CYREG_PRT0_PRT
Camera_SIOD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Camera_SIOD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Camera_SIOD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Camera_SIOD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Camera_SIOD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Camera_SIOD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Camera_SIOD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Camera_SIOD__PS EQU CYREG_PRT0_PS
Camera_SIOD__SHIFT EQU 7
Camera_SIOD__SLW EQU CYREG_PRT0_SLW

; Camera_VSYNC
Camera_VSYNC__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Camera_VSYNC__0__MASK EQU 0x01
Camera_VSYNC__0__PC EQU CYREG_PRT0_PC0
Camera_VSYNC__0__PORT EQU 0
Camera_VSYNC__0__SHIFT EQU 0
Camera_VSYNC__AG EQU CYREG_PRT0_AG
Camera_VSYNC__AMUX EQU CYREG_PRT0_AMUX
Camera_VSYNC__BIE EQU CYREG_PRT0_BIE
Camera_VSYNC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Camera_VSYNC__BYP EQU CYREG_PRT0_BYP
Camera_VSYNC__CTL EQU CYREG_PRT0_CTL
Camera_VSYNC__DM0 EQU CYREG_PRT0_DM0
Camera_VSYNC__DM1 EQU CYREG_PRT0_DM1
Camera_VSYNC__DM2 EQU CYREG_PRT0_DM2
Camera_VSYNC__DR EQU CYREG_PRT0_DR
Camera_VSYNC__INP_DIS EQU CYREG_PRT0_INP_DIS
Camera_VSYNC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Camera_VSYNC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Camera_VSYNC__LCD_EN EQU CYREG_PRT0_LCD_EN
Camera_VSYNC__MASK EQU 0x01
Camera_VSYNC__PORT EQU 0
Camera_VSYNC__PRT EQU CYREG_PRT0_PRT
Camera_VSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Camera_VSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Camera_VSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Camera_VSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Camera_VSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Camera_VSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Camera_VSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Camera_VSYNC__PS EQU CYREG_PRT0_PS
Camera_VSYNC__SHIFT EQU 0
Camera_VSYNC__SLW EQU CYREG_PRT0_SLW

; Camera_XCLK
Camera_XCLK__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Camera_XCLK__0__MASK EQU 0x20
Camera_XCLK__0__PC EQU CYREG_PRT0_PC5
Camera_XCLK__0__PORT EQU 0
Camera_XCLK__0__SHIFT EQU 5
Camera_XCLK__AG EQU CYREG_PRT0_AG
Camera_XCLK__AMUX EQU CYREG_PRT0_AMUX
Camera_XCLK__BIE EQU CYREG_PRT0_BIE
Camera_XCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Camera_XCLK__BYP EQU CYREG_PRT0_BYP
Camera_XCLK__CTL EQU CYREG_PRT0_CTL
Camera_XCLK__DM0 EQU CYREG_PRT0_DM0
Camera_XCLK__DM1 EQU CYREG_PRT0_DM1
Camera_XCLK__DM2 EQU CYREG_PRT0_DM2
Camera_XCLK__DR EQU CYREG_PRT0_DR
Camera_XCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
Camera_XCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Camera_XCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Camera_XCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
Camera_XCLK__MASK EQU 0x20
Camera_XCLK__PORT EQU 0
Camera_XCLK__PRT EQU CYREG_PRT0_PRT
Camera_XCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Camera_XCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Camera_XCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Camera_XCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Camera_XCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Camera_XCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Camera_XCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Camera_XCLK__PS EQU CYREG_PRT0_PS
Camera_XCLK__SHIFT EQU 5
Camera_XCLK__SLW EQU CYREG_PRT0_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

; Data_Out
Data_Out_Sync_ctrl_reg__0__MASK EQU 0x01
Data_Out_Sync_ctrl_reg__0__POS EQU 0
Data_Out_Sync_ctrl_reg__1__MASK EQU 0x02
Data_Out_Sync_ctrl_reg__1__POS EQU 1
Data_Out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Data_Out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Data_Out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Data_Out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Data_Out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Data_Out_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Data_Out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Data_Out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Data_Out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Data_Out_Sync_ctrl_reg__2__MASK EQU 0x04
Data_Out_Sync_ctrl_reg__2__POS EQU 2
Data_Out_Sync_ctrl_reg__3__MASK EQU 0x08
Data_Out_Sync_ctrl_reg__3__POS EQU 3
Data_Out_Sync_ctrl_reg__4__MASK EQU 0x10
Data_Out_Sync_ctrl_reg__4__POS EQU 4
Data_Out_Sync_ctrl_reg__5__MASK EQU 0x20
Data_Out_Sync_ctrl_reg__5__POS EQU 5
Data_Out_Sync_ctrl_reg__6__MASK EQU 0x40
Data_Out_Sync_ctrl_reg__6__POS EQU 6
Data_Out_Sync_ctrl_reg__7__MASK EQU 0x80
Data_Out_Sync_ctrl_reg__7__POS EQU 7
Data_Out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Data_Out_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Data_Out_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Data_Out_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Data_Out_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Data_Out_Sync_ctrl_reg__MASK EQU 0xFF
Data_Out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Data_Out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Data_Out_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; PWM_Claw_PWMUDB
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_Claw_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_Claw_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Claw_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Claw_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Claw_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_Claw_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Claw_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_Claw_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PWM_Claw_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Claw_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Claw_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Claw_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Claw_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Claw_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
PWM_Claw_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Claw_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_Claw_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_Claw_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_Claw_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_Claw_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_Claw_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008002
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
