# ğŸšï¸ 2x1 MUX â€“ FPGA Implementation using Vivado (Arty S7-25)

This project demonstrates the Verilog-based design, simulation, synthesis, and FPGA implementation of a **2x1 Multiplexer** using the **Arty S7-25** FPGA board. The project includes full verification using waveform simulation and real hardware validation using switches and LEDs.

---

## ğŸ¥ Demo Video

<p align="center">
  <a href="https://youtu.be/yPEGlB2S04M" target="_blank">
    <img src="https://img.youtube.com/vi/yPEGlB2S04M/0.jpg" alt="2x1 MUX FPGA Demo" width="600"/>
  </a>
</p>

---

## ğŸ“ Design Overview

- **Module**: `mux_2x1`
- **Inputs**:
  - `I0`, `I1` â€“ Data inputs
  - `S` â€“ Select input
- **Output**:
  - `Y` â€“ Output based on select signal

- **Logic**:  
  `Y = (I0 & ~S) | (I1 & S);`

- **Technology**: Verilog HDL  
- **Target Board**: Arty S7-25 (Spartan-7 FPGA)  
- **Toolchain**: Xilinx Vivado  
- **Simulation**: Vivado XSim

---

## ğŸ“ Source Files

- ğŸ”¸ **RTL Code**:  
  `mux_2x1.srcs/sources_1/new/mux_2x1.v`

- ğŸ”¸ **Testbench**:  
  `mux_2x1.srcs/sim_1/new/tb.v`

---

## ğŸ§ª Key Results

| Image | Description |
|-------|-------------|
| ![RTL](Elaborated_design_2x1_mux.png) | RTL elaborated design |
| ![Synthesis](synthesized_schematic_mux_2x1.png) | Synthesized schematic |
| ![Implementation](Implemented_design_mux_2x1.png) | Implemented design layout |
| ![Implementation Schematic](scehmatic_implemented_design_mux_2x1.png) | Schematic of implemented design |
| ![Simulation](mux2x1_testbench_simulation_waveform.png) | Testbench waveform for all input cases |

---
| Signal | Direction | Description  | FPGA Pin | IO Standard |
| ------ | --------- | ------------ | -------- | ----------- |
| `I0`   | Input     | Data input 0 | H14      | LVCMOS33    |
| `I1`   | Input     | Data input 1 | H18      | LVCMOS33    |
| `S`    | Input     | Select line  | G18      | LVCMOS33    |
| `Y`    | Output    | Output       | E18      | LVCMOS33    |

---

## âœ… Features

- Covers all 8 test cases (2^3 combinations of I0, I1, S)
- Verified functional behavior through waveform simulation
- Successfully implemented on FPGA using physical switches and LEDs
- Clean RTL and modular testbench structure

---

## ğŸ‘¨â€ğŸ’» Author

**Ram Tripathi**  


