;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, 8
	ADD #270, <1
	JMP <0, 90
	MOV -1, <-26
	MOV -7, <-20
	MOV #-7, <-20
	MOV -7, <-20
	SUB -0, 8
	SUB -37, <-20
	JMN -1, @-20
	SUB -600, 8
	SUB 0, 90
	SUB #0, 80
	SUB @121, 103
	ADD 0, 900
	SUB #0, 80
	MOV -1, <-26
	MOV 20, @12
	MOV @121, 106
	ADD @127, 106
	SUB -7, <-20
	JMP 0, 80
	MOV -1, <-20
	JMP @72, #200
	JMP @72, #200
	DJN 0, 900
	JMN 0, 900
	DJN 300, 90
	MOV @121, 106
	MOV @121, 106
	SUB @-127, 100
	DJN 300, 90
	MOV -7, <-20
	ADD 0, @0
	SUB 12, @10
	CMP #0, @7
	MOV -1, <-20
	MOV -7, <-20
	JMZ 100, -101
	MOV -1, <-20
	SPL 0, <332
	JMZ 100, -101
	CMP -207, <-120
	SUB #72, @200
	ADD 3, 321
	MOV -1, <-20
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, @61
	SUB 210, @61
	SUB 210, @61
	SLT @10, @900
	SLT @10, @900
	SUB #12, @220
	SUB @-127, 100
	SUB #12, @9
	SUB #-7, <-20
	SLT 121, 11
	SUB @127, 150
	SLT #1, <-81
	SUB -210, @61
	SUB <121, 106
	SUB @0, @507
	DAT #-210, #63
	SUB @12, @10
	SUB -210, @61
	SUB -210, @61
	MOV -1, <-70
	DJN -1, @-20
	SUB 0, @2
	SUB -210, @61
	JMN 12, #10
	SLT 20, @12
	SLT 121, 11
	SPL @121, 106
	DAT #-210, #60
	SLT 20, @12
	DAT #-210, #60
	SUB #12, @8
	SUB @0, @507
	SUB 1, 21
	SLT @1, 0
	SUB @0, @507
	ADD #270, <1
	ADD #270, <1
	SPL 100
	DJN <0, <202
	SPL 100
	SPL 100
	SPL 100
	SPL 100
	SPL 0, <332
	SPL 100
	ADD #12, @220
