Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:48:07 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              0.336
  Slack (ns):             -2.596
  Arrival (ns):            7.014
  Required (ns):           9.610
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              0.337
  Slack (ns):             -2.595
  Arrival (ns):            7.015
  Required (ns):           9.610
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[33]:SLn
  Delay (ns):              0.337
  Slack (ns):             -2.595
  Arrival (ns):            7.015
  Required (ns):           9.610
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[32]:SLn
  Delay (ns):              0.338
  Slack (ns):             -2.594
  Arrival (ns):            7.016
  Required (ns):           9.610
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[31]:SLn
  Delay (ns):              0.354
  Slack (ns):             -2.594
  Arrival (ns):            7.032
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 6
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[29]:SLn
  Delay (ns):              0.354
  Slack (ns):             -2.594
  Arrival (ns):            7.032
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[27]:SLn
  Delay (ns):              0.354
  Slack (ns):             -2.594
  Arrival (ns):            7.032
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[28]:SLn
  Delay (ns):              0.355
  Slack (ns):             -2.593
  Arrival (ns):            7.033
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[24]:SLn
  Delay (ns):              0.355
  Slack (ns):             -2.593
  Arrival (ns):            7.033
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 10
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              0.339
  Slack (ns):             -2.593
  Arrival (ns):            7.017
  Required (ns):           9.610
  Operating Conditions: slow_lv_ht

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[20]:SLn
  Delay (ns):              0.356
  Slack (ns):             -2.592
  Arrival (ns):            7.034
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 12
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[26]:SLn
  Delay (ns):              0.357
  Slack (ns):             -2.591
  Arrival (ns):            7.035
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[25]:SLn
  Delay (ns):              0.357
  Slack (ns):             -2.591
  Arrival (ns):            7.035
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[23]:SLn
  Delay (ns):              0.357
  Slack (ns):             -2.591
  Arrival (ns):            7.035
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[30]:SLn
  Delay (ns):              0.357
  Slack (ns):             -2.590
  Arrival (ns):            7.035
  Required (ns):           9.625
  Operating Conditions: slow_lv_ht

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[22]:SLn
  Delay (ns):              0.358
  Slack (ns):             -2.590
  Arrival (ns):            7.036
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[0]:SLn
  Delay (ns):              0.359
  Slack (ns):             -2.589
  Arrival (ns):            7.037
  Required (ns):           9.626
  Operating Conditions: slow_lv_ht

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[9]:SLn
  Delay (ns):              0.412
  Slack (ns):             -2.529
  Arrival (ns):            6.572
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[7]:SLn
  Delay (ns):              0.413
  Slack (ns):             -2.528
  Arrival (ns):            6.573
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[5]:SLn
  Delay (ns):              0.413
  Slack (ns):             -2.528
  Arrival (ns):            6.573
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[3]:SLn
  Delay (ns):              0.413
  Slack (ns):             -2.528
  Arrival (ns):            6.573
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[11]:SLn
  Delay (ns):              0.413
  Slack (ns):             -2.528
  Arrival (ns):            6.573
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[1]:SLn
  Delay (ns):              0.414
  Slack (ns):             -2.527
  Arrival (ns):            6.574
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[8]:SLn
  Delay (ns):              0.415
  Slack (ns):             -2.526
  Arrival (ns):            6.575
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[6]:SLn
  Delay (ns):              0.415
  Slack (ns):             -2.526
  Arrival (ns):            6.575
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[4]:SLn
  Delay (ns):              0.415
  Slack (ns):             -2.526
  Arrival (ns):            6.575
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[2]:SLn
  Delay (ns):              0.415
  Slack (ns):             -2.526
  Arrival (ns):            6.575
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 28
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[10]:SLn
  Delay (ns):              0.415
  Slack (ns):             -2.526
  Arrival (ns):            6.575
  Required (ns):           9.101
  Operating Conditions: slow_lv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[21]:SLn
  Delay (ns):              0.428
  Slack (ns):             -2.509
  Arrival (ns):            6.588
  Required (ns):           9.097
  Operating Conditions: slow_lv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[4]:SLn
  Delay (ns):              0.497
  Slack (ns):             -2.446
  Arrival (ns):            6.657
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[11]:SLn
  Delay (ns):              0.497
  Slack (ns):             -2.446
  Arrival (ns):            6.657
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[12]:SLn
  Delay (ns):              0.498
  Slack (ns):             -2.445
  Arrival (ns):            6.658
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[8]:SLn
  Delay (ns):              0.498
  Slack (ns):             -2.444
  Arrival (ns):            6.658
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[7]:SLn
  Delay (ns):              0.499
  Slack (ns):             -2.444
  Arrival (ns):            6.659
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              0.499
  Slack (ns):             -2.444
  Arrival (ns):            6.659
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              0.499
  Slack (ns):             -2.443
  Arrival (ns):            6.659
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              0.501
  Slack (ns):             -2.442
  Arrival (ns):            6.661
  Required (ns):           9.103
  Operating Conditions: slow_lv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              0.501
  Slack (ns):             -2.441
  Arrival (ns):            6.661
  Required (ns):           9.102
  Operating Conditions: slow_lv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[1]:SLn
  Delay (ns):              0.509
  Slack (ns):             -2.427
  Arrival (ns):            6.669
  Required (ns):           9.096
  Operating Conditions: slow_lv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[9]:SLn
  Delay (ns):              0.511
  Slack (ns):             -2.425
  Arrival (ns):            6.671
  Required (ns):           9.096
  Operating Conditions: slow_lv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[5]:SLn
  Delay (ns):              0.511
  Slack (ns):             -2.425
  Arrival (ns):            6.671
  Required (ns):           9.096
  Operating Conditions: slow_lv_lt

Path 42
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[23]:SLn
  Delay (ns):              0.394
  Slack (ns):             -2.349
  Arrival (ns):            4.633
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[21]:SLn
  Delay (ns):              0.394
  Slack (ns):             -2.348
  Arrival (ns):            4.633
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 44
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[19]:SLn
  Delay (ns):              0.394
  Slack (ns):             -2.348
  Arrival (ns):            4.633
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 45
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[17]:SLn
  Delay (ns):              0.394
  Slack (ns):             -2.348
  Arrival (ns):            4.633
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[13]:SLn
  Delay (ns):              0.395
  Slack (ns):             -2.348
  Arrival (ns):            4.634
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[22]:SLn
  Delay (ns):              0.395
  Slack (ns):             -2.347
  Arrival (ns):            4.634
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[20]:SLn
  Delay (ns):              0.395
  Slack (ns):             -2.347
  Arrival (ns):            4.634
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[18]:SLn
  Delay (ns):              0.395
  Slack (ns):             -2.347
  Arrival (ns):            4.634
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 50
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[15]:SLn
  Delay (ns):              0.395
  Slack (ns):             -2.347
  Arrival (ns):            4.634
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 51
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[16]:SLn
  Delay (ns):              0.396
  Slack (ns):             -2.346
  Arrival (ns):            4.635
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 52
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[14]:SLn
  Delay (ns):              0.396
  Slack (ns):             -2.346
  Arrival (ns):            4.635
  Required (ns):           6.981
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              0.397
  Slack (ns):             -2.346
  Arrival (ns):            4.636
  Required (ns):           6.982
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[15]:SLn
  Delay (ns):              0.417
  Slack (ns):             -2.329
  Arrival (ns):            4.656
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              0.417
  Slack (ns):             -2.329
  Arrival (ns):            4.656
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 56
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[13]:SLn
  Delay (ns):              0.417
  Slack (ns):             -2.329
  Arrival (ns):            4.656
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[19]:SLn
  Delay (ns):              0.418
  Slack (ns):             -2.328
  Arrival (ns):            4.657
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 58
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[18]:SLn
  Delay (ns):              0.418
  Slack (ns):             -2.328
  Arrival (ns):            4.657
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 59
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[16]:SLn
  Delay (ns):              0.418
  Slack (ns):             -2.327
  Arrival (ns):            4.657
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[17]:SLn
  Delay (ns):              0.419
  Slack (ns):             -2.326
  Arrival (ns):            4.658
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 61
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              0.419
  Slack (ns):             -2.326
  Arrival (ns):            4.658
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Iir6KlzH6uEDxxAkmc2ELf0akr84Bq9DoDsi3f3kI3v0A1287FlgwgFpumLbrH18tJsCJp475KoK0BrJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Iir6KlzH6uEDxxAkmc2ELf0akr84Bq9DoDsi3f3kI3v0A1287FlgwgFpumLbrH18tJsCJp475Kpb8xhn:D
  Delay (ns):              0.198
  Slack (ns):              0.058
  Arrival (ns):            4.554
  Required (ns):           4.496
  Operating Conditions: fast_hv_lt

Path 63
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[15]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[46]:D
  Delay (ns):              0.207
  Slack (ns):              0.058
  Arrival (ns):            4.537
  Required (ns):           4.479
  Operating Conditions: fast_hv_lt

Path 64
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.062
  Arrival (ns):            1.792
  Required (ns):           1.730
  Operating Conditions: fast_hv_lt

Path 65
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[2]:D
  Delay (ns):              0.210
  Slack (ns):              0.064
  Arrival (ns):            4.542
  Required (ns):           4.478
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/Ieq80kEBGGEqzFzrHLhn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_40/ImCq:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.494
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.494
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.494
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/ImCr:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.488
  Required (ns):           4.420
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iek08fra1xD6E9AGxl23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiyvhl23:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.497
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n1xcBvI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe5Jicz7woFwDo2mrvKb3nHmJaoktd1nh7J:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.487
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IigFstwdlGD7fK0pjwI62kxgchn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.478
  Required (ns):           4.410
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq7J:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.484
  Required (ns):           4.416
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IeKbAnJ155H9E2oq92jLtbyoqCJuaCr6iB0BeCGkb0qpFlbbayuDsvExrq1F8CILcJtup3DBJ2q9EdBnhxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm7o23:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.509
  Required (ns):           4.441
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[99]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/IigFstwhircy6cst1eEGd72KIDn:D
  Delay (ns):              0.182
  Slack (ns):              0.068
  Arrival (ns):            4.549
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 76
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[4]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[4]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.477
  Required (ns):           4.409
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplovrbFkh1JK2JA6lIsEJG9awii07gbI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplnd9kGyaJHsKdkxemBwKc00Bh2wkkjbJ:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.497
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.486
  Required (ns):           4.417
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.506
  Required (ns):           4.437
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/ImCr:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.489
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/Iceik52v83Bpl1rft9oy9vpnwDjuc6w96HktxLtBlB04kL0ufjnvF2xn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/Iceik52v83Bpl1rft9oy9vpnwDjhAehLn51IpjuFzq4fFbaEbLDteEI3:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.489
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 82
  From: system_top_0/fmc_out[29]:CLK
  To:   system_top_0/fmc_out[30]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.400
  Required (ns):           4.329
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_262/MSC_i_265/Ihqfcvm1xseH6a8Dn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_262/MSC_i_265/Ihqfcvm1xsfmzeFI3:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.492
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDigz8IJ67bL2bzk52IergGxBjLibGDn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDhGlg4jnvtytl0oJhL1LiqH8azfnhm3:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.496
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[100]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/IigFstwhircy6cst1eEGd72KII3:D
  Delay (ns):              0.185
  Slack (ns):              0.071
  Arrival (ns):            4.552
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

Path 86
  From: system_top_0/fmc_out[5]:CLK
  To:   system_top_0/fmc_out[6]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.399
  Required (ns):           4.327
  Operating Conditions: fast_hv_lt

Path 87
  From: system_top_0/fmc_out[12]:CLK
  To:   system_top_0/fmc_out[13]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.403
  Required (ns):           4.331
  Operating Conditions: fast_hv_lt

Path 88
  From: system_top_0/fmc_out[0]:CLK
  To:   system_top_0/fmc_out[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.400
  Required (ns):           4.328
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/ImCr:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.498
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0hte23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwywDniBBnr9opnf4ox3fuvc5J197bJ:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.487
  Required (ns):           4.415
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opedj2C61e0p7hDij84J3DoalBdyFvd6hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opebDKL7EJInfyI4a0LqlDvDCecIAKhDm3:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.499
  Required (ns):           4.427
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5ooI7f9y4rqsuzylEBtdvy7ytk4HI7CwbI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5ooI5Af755jArJFro2ltEg76kAJHq3p0jbJ:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.495
  Required (ns):           4.423
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opdLe9rAu66hKlhz4l6fxDBwG8bA2aqfrJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opdJ9f0B80cfs2mLveayfDJovbbixzumxn:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.491
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooI9ELg1B34z6CaJh8s6m7iAgaJeGAn923:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5ooI8xrp3dxaxfhgsK09cG7q16pIyCnrG7J:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.491
  Required (ns):           4.419
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKDbn5Ef77xHu0oaoo0ojiHkGeKGFxAA68hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IyBGKIs3Gu1lLptns6icc0B9J9z8xKDbn5Ef77xHu0oaoo0ojiHkGeKGFxAA68m3:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.497
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IfigsgayCJG1eFplj2xn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/IfigsgayCJG1eFplj223:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.498
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqxn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.483
  Required (ns):           4.411
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[21]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.501
  Required (ns):           4.429
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.497
  Required (ns):           4.425
  Operating Conditions: fast_hv_lt

Path 100
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[97]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/IigFstwhircy6cst1eEGd72KI23:D
  Delay (ns):              0.186
  Slack (ns):              0.072
  Arrival (ns):            4.553
  Required (ns):           4.481
  Operating Conditions: fast_hv_lt

