#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct  6 21:58:27 2024
# Process ID: 33428
# Current directory: E:/project/single/Digital_System_Design/II/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent41172 E:\project\single\Digital_System_Design\II\project_2\project_2.xpr
# Log file: E:/project/single/Digital_System_Design/II/project_2/vivado.log
# Journal file: E:/project/single/Digital_System_Design/II/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/single/Digital_System_Design/II/project_2/project_2.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name FIFO -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {FIFO} CONFIG.Input_Data_Width {4} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {4} CONFIG.Output_Depth {16} CONFIG.Enable_ECC {false} CONFIG.Use_Dout_Reset {true} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips FIFO]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
catch { config_ip_cache -export [get_ips -all FIFO] }
export_ip_user_files -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci]
launch_runs -jobs 16 FIFO_synth_1
export_simulation -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO/FIFO.xci] -directory E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files -ipstatic_source_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {4} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {4} CONFIG.Output_Depth {16} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/debounce.v] -no_script -reset -force -quiet
remove_files  E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
close [ open E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv w ]
add_files E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/new/II-2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run impl_1
report_power -name {power_1}
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
file mkdir E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1
file mkdir E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new
close [ open E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc w ]
add_files -fileset constrs_1 E:/project/single/Digital_System_Design/II/project_2/project_2.srcs/constrs_1/new/II-2.xdc
synth_design -rtl -name rtl_1
set_property keep_compatible {xc7a15tcpg236 xc7a50tcpg236}  [current_design]
current_design impl_1
startgroup
set_property package_pin "" [get_ports [list  {io_seg_led[6]} {io_seg_led[5]} {io_seg_led[4]} {io_seg_led[3]} {io_seg_led[2]} {io_seg_led[1]} {io_seg_led[0]} {io_seg_sel[2]} {io_seg_sel[1]} {io_seg_sel[0]} reset io_change io_write io_full io_read io_empty clock]]
place_ports
endgroup
set_property is_loc_fixed true [get_ports [list  clock io_full {io_seg_led[1]} {io_seg_led[6]} {io_seg_led[5]} {io_seg_led[4]} {io_seg_led[3]} reset io_change io_read io_empty io_write {io_seg_led[2]} {io_seg_led[0]} {io_seg_sel[2]} {io_seg_sel[1]} {io_seg_sel[0]}]]
current_design rtl_1
refresh_design
refresh_design
current_design impl_1
save_constraints -force
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
current_design rtl_1
current_design impl_1
save_constraints -force
launch_runs impl_1 -jobs 16
wait_on_run impl_1
current_design rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
current_design impl_1
report_power -name {power_2}
report_power -name {power_3}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_1 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {4} CONFIG.Output_Data_Width {4}] [get_ips fifo_generator_1]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/fifo_generator_1/fifo_generator_1.xci]
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name FIFO_2 -dir e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {FIFO_2} CONFIG.Input_Data_Width {4} CONFIG.Output_Data_Width {4}] [get_ips FIFO_2]
generate_target {instantiation_template} [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
catch { config_ip_cache -export [get_ips -all FIFO_2] }
export_ip_user_files -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci]
launch_runs -jobs 16 FIFO_2_synth_1
export_simulation -of_objects [get_files e:/project/single/Digital_System_Design/II/project_2/project_2.srcs/sources_1/ip/FIFO_2/FIFO_2.xci] -directory E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files -ipstatic_source_dir E:/project/single/Digital_System_Design/II/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/modelsim} {questa=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/questa} {riviera=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/riviera} {activehdl=E:/project/single/Digital_System_Design/II/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
report_drc -name drc_1 -ruledecks {default}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/project/single/Digital_System_Design/II/project_2/project_2.runs/impl_1/II_2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run synth_1 -name synth_1
current_design rtl_1
report_drc -name drc_1 -ruledecks {default}
current_design impl_1
report_power -name {power_4}
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_clock_networks -name {network_1}
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-43 TIMING-42 TIMING-41 TIMING-40 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 REQP-1959 LUTAR-1 HPDR-1 NTCN-1 CKLD-2 CKLD-1 DPIR-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
report_ssn -name ssn_1
report_operating_conditions -grade -return_string
report_drc -name drc_2 -ruledecks {default}
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
report_power -name {power_1}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
