INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:17:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            load1/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.932ns (18.310%)  route 4.158ns (81.690%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.508     0.508    buffer6/clk
                         FDRE                                         r  buffer6/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer6/dataReg_reg[3]/Q
                         net (fo=5, unplaced)         0.416     1.150    buffer6/control/Memory_reg[0][5][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.269 r  buffer6/control/Memory[3][3]_i_1/O
                         net (fo=14, unplaced)        0.428     1.697    buffer6/control/dataReg_reg[3]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.740 r  buffer6/control/result0_carry_i_8/O
                         net (fo=4, unplaced)         0.268     2.008    buffer6/control/result0_carry_i_8_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     2.051 r  buffer6/control/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.248     2.299    cmpi0/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     2.495 f  cmpi0/result0_carry/CO[3]
                         net (fo=44, unplaced)        0.667     3.162    buffer6/control/dataReg_reg[0]_1[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     3.205 f  buffer6/control/dataReg[0]_i_2/O
                         net (fo=5, unplaced)         0.272     3.477    control_merge1/tehb/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.520 r  control_merge1/tehb/control/r_loadEn_INST_0_i_3/O
                         net (fo=18, unplaced)        0.301     3.821    buffer15/fifo/Memory_reg[0][0]_1
                         LUT3 (Prop_lut3_I0_O)        0.043     3.864 r  buffer15/fifo/outs[31]_i_3/O
                         net (fo=5, unplaced)         0.405     4.269    buffer15/fifo/outs[31]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  buffer15/fifo/fullReg_i_3__3/O
                         net (fo=1, unplaced)         0.244     4.556    fork11/control/generateBlocks[4].regblock/q2_reg_0
                         LUT4 (Prop_lut4_I3_O)        0.047     4.603 r  fork11/control/generateBlocks[4].regblock/fullReg_i_2__6/O
                         net (fo=3, unplaced)         0.262     4.865    fork11/control/generateBlocks[4].regblock/transmitValue_reg_1
                         LUT4 (Prop_lut4_I0_O)        0.043     4.908 f  fork11/control/generateBlocks[4].regblock/q0_reg_i_1__0/O
                         net (fo=57, unplaced)        0.330     5.238    load1/data_tehb/control/oehb_ready_5
                         LUT6 (Prop_lut6_I3_O)        0.043     5.281 r  load1/data_tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, unplaced)        0.317     5.598    load1/data_tehb/regEnable
                         FDRE                                         r  load1/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=860, unset)          0.483     6.683    load1/data_tehb/clk
                         FDRE                                         r  load1/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.455    load1/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                  0.857    




