

================================================================
== Vitis HLS Report for 'xferode_128_128_1_0_1_0_129_3_3_s'
================================================================
* Date:           Fri Jan 22 14:16:53 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.003 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       12|    17548| 0.120 us | 0.175 ms |   12|  17548|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_263_1  |        3|        3|         1|          1|          1|        3|    yes   |
        |- VITIS_LOOP_278_2  |        1|      129|         2|          1|          1| 1 ~ 129 |    yes   |
        |- VITIS_LOOP_295_3  |        1|      129|         1|          1|          1| 1 ~ 129 |    yes   |
        |- Row_Loop          |        7|    17280|  7 ~ 135 |          -|          -| 1 ~ 128 |    no    |
        | + Col_Loop         |        4|      132|         5|          1|          1| 1 ~ 129 |    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 5, States = { 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 10 
15 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32"   --->   Operation 16 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32"   --->   Operation 17 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32"   --->   Operation 18 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 19 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 20 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 21 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 22 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 23 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 24 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 25 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 26 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 27 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 29 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i16 %img_width_read"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_417, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 33 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 34 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 35 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln255 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 36 'specmemcore' 'specmemcore_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%br_ln263 = br void %bb1150" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 37 'br' 'br_ln263' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row_ind_V_1 = phi i2, void, i2 %init_row_ind, void %bb1150.split59"   --->   Operation 38 'phi' 'row_ind_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 39 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 40 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 41 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str7"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.39ns)   --->   "%icmp_ln263 = icmp_eq  i2 %row_ind_V_1, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 43 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%init_row_ind = add i2 %row_ind_V_1, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 45 'add' 'init_row_ind' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %bb1150.split, void %bb1149.0.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 46 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 47 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i2 %row_ind_V_1"   --->   Operation 48 'zext' 'zext_ln304' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.56ns)   --->   "%switch_ln324 = switch i2 %row_ind_V_1, void %branch2, i2, void %bb1150.split.bb1150.split59_crit_edge, i2, void %branch1"   --->   Operation 49 'switch' 'switch_ln324' <Predicate = (!icmp_ln263)> <Delay = 0.56>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load"   --->   Operation 50 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 51 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load"   --->   Operation 52 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 53 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load"   --->   Operation 54 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 55 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1150"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 57 [1/1] (0.73ns)   --->   "%br_ln882 = br void %bb1149.0"   --->   Operation 57 'br' 'br_ln882' <Predicate = true> <Delay = 0.73>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = phi i13 %add_ln695, void %bb1149.split.0, i13, void %bb1149.0.preheader"   --->   Operation 58 'phi' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i13 %empty_36"   --->   Operation 59 'zext' 'zext_ln882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln882 = icmp_ult  i16 %zext_ln882, i16 %img_width_read"   --->   Operation 60 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.02ns)   --->   "%add_ln695 = add i13 %empty_36, i13"   --->   Operation 61 'add' 'add_ln695' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln882, void %bb1148.0.preheader, void %bb1149.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:278]   --->   Operation 62 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 63 'specpipeline' 'specpipeline_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 65 'specloopname' 'specloopname_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.10ns)   --->   "%imgInput_417_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'imgInput_417_read' <Predicate = (icmp_ln882)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %empty_36"   --->   Operation 67 'zext' 'zext_ln538' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 68 'getelementptr' 'buf_1_V_addr' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %imgInput_417_read, i7 %buf_1_V_addr"   --->   Operation 69 'store' 'store_ln324' <Predicate = (icmp_ln882)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1149.0"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.73>
ST_6 : Operation 71 [1/1] (0.73ns)   --->   "%br_ln0 = br void %bb1148.0"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.73>

State 7 <SV = 5> <Delay = 2.52>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_37 = phi i13 %add_ln695_1, void %bb1148.split.0, i13, void %bb1148.0.preheader"   --->   Operation 72 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str8"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i13 %empty_37"   --->   Operation 74 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln882_1 = icmp_ult  i16 %zext_ln882_1, i16 %img_width_read"   --->   Operation 75 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.02ns)   --->   "%add_ln695_1 = add i13 %empty_37, i13"   --->   Operation 76 'add' 'add_ln695_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln882_1, void %._crit_edge936, void %bb1148.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:295]   --->   Operation 77 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 79 'specloopname' 'specloopname_ln304' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i13 %empty_37"   --->   Operation 80 'zext' 'zext_ln538_1' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1"   --->   Operation 81 'getelementptr' 'buf_0_V_addr' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln324 = store i8, i7 %buf_0_V_addr"   --->   Operation 82 'store' 'store_ln324' <Predicate = (icmp_ln882_1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1148.0"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln882_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.35>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%img_height_cast = zext i16 %img_height_read"   --->   Operation 84 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.12ns)   --->   "%op2_assign = add i17 %img_height_cast, i17"   --->   Operation 85 'add' 'op2_assign' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.05ns)   --->   "%add_ln1620 = add i14 %empty, i14"   --->   Operation 86 'add' 'add_ln1620' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32, i32"   --->   Operation 87 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln882_2 = icmp_eq  i16 %tmp_1, i16"   --->   Operation 88 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln882_2, void %.lr.ph, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 89 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.70ns)   --->   "%tobool_i_i = icmp_eq  i8 %p_read67, i8"   --->   Operation 90 'icmp' 'tobool_i_i' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.70ns)   --->   "%tobool_i_i_1983 = icmp_eq  i8 %p_read_8, i8"   --->   Operation 91 'icmp' 'tobool_i_i_1983' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.70ns)   --->   "%tobool_i_i_21010 = icmp_eq  i8 %p_read_7, i8"   --->   Operation 92 'icmp' 'tobool_i_i_21010' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.70ns)   --->   "%tobool_i_i_1 = icmp_eq  i8 %p_read_6, i8"   --->   Operation 93 'icmp' 'tobool_i_i_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.70ns)   --->   "%tobool_i_i_1_1 = icmp_eq  i8 %p_read_5, i8"   --->   Operation 94 'icmp' 'tobool_i_i_1_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.70ns)   --->   "%tobool_i_i_1_2 = icmp_eq  i8 %p_read_4, i8"   --->   Operation 95 'icmp' 'tobool_i_i_1_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.70ns)   --->   "%tobool_i_i_2 = icmp_eq  i8 %p_read_3, i8"   --->   Operation 96 'icmp' 'tobool_i_i_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.70ns)   --->   "%tobool_i_i_2_1 = icmp_eq  i8 %p_read_2, i8"   --->   Operation 97 'icmp' 'tobool_i_i_2_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%tobool_i_i_2_2 = icmp_eq  i8 %p_read_1, i8"   --->   Operation 98 'icmp' 'tobool_i_i_2_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%br_ln306 = br void %bb1147" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 99 'br' 'br_ln306' <Predicate = (!icmp_ln882_2)> <Delay = 0.73>

State 9 <SV = 7> <Delay = 1.22>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_2_0_load, void %.lr.ph, i13 %row_ind_V_0, void"   --->   Operation 100 'phi' 'row_ind_V_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%row_ind_V_1_1 = phi i13 %row_ind_V_1_0_load, void %.lr.ph, i13 %row_ind_V_2, void"   --->   Operation 101 'phi' 'row_ind_V_1_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_0_0_load, void %.lr.ph, i13 %row_ind_V_1_1, void"   --->   Operation 102 'phi' 'row_ind_V_0' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%empty_38 = phi i13, void %.lr.ph, i13 %add_ln695_2, void"   --->   Operation 103 'phi' 'empty_38' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i13 %empty_38"   --->   Operation 104 'zext' 'zext_ln882_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i13 %empty_38"   --->   Operation 105 'zext' 'zext_ln882_3' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.94ns)   --->   "%icmp_ln882_3 = icmp_ult  i17 %zext_ln882_3, i17 %op2_assign"   --->   Operation 106 'icmp' 'icmp_ln882_3' <Predicate = (!icmp_ln882_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln882_3, void %._crit_edge.loopexit, void %bb1147.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 107 'br' 'br_ln306' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 109 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.95ns)   --->   "%cmp_i_i138_i = icmp_ult  i16 %zext_ln882_2, i16 %img_height_read"   --->   Operation 110 'icmp' 'cmp_i_i138_i' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i13 %row_ind_V_2"   --->   Operation 111 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i13 %row_ind_V_0"   --->   Operation 112 'trunc' 'trunc_ln324_1' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i13 %row_ind_V_1_1"   --->   Operation 113 'trunc' 'trunc_ln324_2' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.73ns)   --->   "%br_ln113 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113]   --->   Operation 114 'br' 'br_ln113' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.73>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln882_2 & !icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln326 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 116 'ret' 'ret_ln326' <Predicate = (!icmp_ln882_3) | (icmp_ln882_2)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.68>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty_39 = phi i13, void %bb1147.split, i13 %add_ln695_3, void %bb.split.0"   --->   Operation 117 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln882_4 = zext i13 %empty_39"   --->   Operation 118 'zext' 'zext_ln882_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln882_5 = zext i13 %empty_39"   --->   Operation 119 'zext' 'zext_ln882_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln882_4 = icmp_ult  i14 %zext_ln882_5, i14 %add_ln1620"   --->   Operation 120 'icmp' 'icmp_ln882_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (1.02ns)   --->   "%add_ln695_3 = add i13 %empty_39, i13"   --->   Operation 121 'add' 'add_ln695_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln882_4, void, void %.split6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113]   --->   Operation 122 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln1620 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21"   --->   Operation 123 'specpipeline' 'specpipeline_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 125 'specloopname' 'specloopname_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln882_5 = icmp_ult  i16 %zext_ln882_4, i16 %img_width_read"   --->   Operation 126 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln882_4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.73ns)   --->   "%br_ln122 = br i1 %icmp_ln882_5, void %bb1138_ifconv, void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:122]   --->   Operation 127 'br' 'br_ln122' <Predicate = (icmp_ln882_4)> <Delay = 0.73>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp_i_i138_i, void %bb1146, void %bb1145" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123]   --->   Operation 128 'br' 'br_ln123' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.56ns)   --->   "%switch_ln682 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 129 'switch' 'switch_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.56>
ST_10 : Operation 130 [1/1] (0.73ns)   --->   "%br_ln0 = br void %bb1139"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.73>
ST_10 : Operation 131 [1/1] (0.56ns)   --->   "%switch_ln324 = switch i2 %trunc_ln324, void %branch8, i2, void %branch6, i2, void %branch7"   --->   Operation 131 'switch' 'switch_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.56>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln882_4)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.39>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i13 %empty_39"   --->   Operation 133 'zext' 'zext_ln538_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_3"   --->   Operation 134 'getelementptr' 'buf_0_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_3"   --->   Operation 135 'getelementptr' 'buf_1_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_3"   --->   Operation 136 'getelementptr' 'buf_2_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_1_V_addr_2"   --->   Operation 137 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 138 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_0_V_addr_2"   --->   Operation 139 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 140 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_2_V_addr_1"   --->   Operation 141 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 142 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (2.10ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'read' 'tmp_V' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i13 %empty_39"   --->   Operation 144 'zext' 'zext_ln538_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2"   --->   Operation 145 'getelementptr' 'buf_0_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2"   --->   Operation 146 'getelementptr' 'buf_1_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2"   --->   Operation 147 'getelementptr' 'buf_2_V_addr' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_1_V_addr_1"   --->   Operation 148 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 149 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_0_V_addr_1"   --->   Operation 150 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 151 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_2_V_addr"   --->   Operation 152 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 153 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.73ns)   --->   "%br_ln126 = br void %bb1139" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:126]   --->   Operation 154 'br' 'br_ln126' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.73>

State 12 <SV = 10> <Delay = 1.29>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1620 = zext i13 %empty_39"   --->   Operation 155 'zext' 'zext_ln1620' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln1620"   --->   Operation 156 'getelementptr' 'buf_0_V_addr_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 157 [2/2] (1.29ns)   --->   "%buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 157 'load' 'buf_0_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln1620"   --->   Operation 158 'getelementptr' 'buf_1_V_addr_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 159 [2/2] (1.29ns)   --->   "%buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 159 'load' 'buf_1_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln1620"   --->   Operation 160 'getelementptr' 'buf_2_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 161 [2/2] (1.29ns)   --->   "%buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324"   --->   Operation 161 'load' 'buf_2_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_eq  i13 %empty_39, i13"   --->   Operation 162 'icmp' 'icmp_ln886' <Predicate = (icmp_ln882_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln886, void, void %bb.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:206]   --->   Operation 163 'br' 'br_ln206' <Predicate = (icmp_ln882_4)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i8, void %bb1147.split, i8 %src_buf_V_2_0, void %bb.split.0"   --->   Operation 164 'phi' 'p_Val2_2' <Predicate = (!tobool_i_i_2)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%src_buf_V_1_0 = phi i8, void %bb1147.split, i8 %src_buf_V_1_1, void %bb.split.0"   --->   Operation 165 'phi' 'src_buf_V_1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i8, void %bb1147.split, i8 %src_buf_V_1_0, void %bb.split.0"   --->   Operation 166 'phi' 'p_Val2_1' <Predicate = (!tobool_i_i_1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%src_buf_V_0_0 = phi i8, void %bb1147.split, i8 %src_buf_V_0_1, void %bb.split.0"   --->   Operation 167 'phi' 'src_buf_V_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8, void %bb1147.split, i8 %src_buf_V_0_0, void %bb.split.0"   --->   Operation 168 'phi' 'p_Val2_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8, void %bb1147.split, i8 %src_buf_V_2_1, void %bb.split.0"   --->   Operation 169 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %tmp_V, void %bb1145120, i8, void %bb1146115"   --->   Operation 170 'phi' 'empty_40' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_13 : Operation 171 [1/2] (1.29ns)   --->   "%buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 171 'load' 'buf_0_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 172 [1/2] (1.29ns)   --->   "%buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 172 'load' 'buf_1_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 173 [1/2] (1.29ns)   --->   "%buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324"   --->   Operation 173 'load' 'buf_2_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 174 [1/1] (0.53ns)   --->   "%buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_1"   --->   Operation 174 'mux' 'buf_cop_V_0' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.53> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.53ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_2"   --->   Operation 175 'mux' 'tmp' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.53> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.73ns)   --->   "%br_ln138 = br void %bb1138_ifconv" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138]   --->   Operation 176 'br' 'br_ln138' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.73>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void %bb1139, i8, void %.split6"   --->   Operation 177 'phi' 'buf_cop_V_0_0' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%buf_cop_V_1 = phi i8 %tmp, void %bb1139, i8, void %.split6"   --->   Operation 178 'phi' 'buf_cop_V_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%buf_cop_V_2 = phi i8 %empty_40, void %bb1139, i8, void %.split6" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'phi' 'buf_cop_V_2' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 180 'call' 'src_buf_V_0_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 181 'call' 'src_buf_V_1_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 182 'call' 'src_buf_V_2_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 183 [1/1] (0.40ns)   --->   "%p_Result_1 = select i1 %tobool_i_i, i8, i8 %p_Val2_s" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 183 'select' 'p_Result_1' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln882_6 = icmp_ult  i8 %src_buf_V_0_0, i8 %p_Result_1"   --->   Operation 184 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln882_4 & !tobool_i_i_1983)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%select_ln56 = select i1 %icmp_ln882_6, i8 %src_buf_V_0_0, i8 %p_Result_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 185 'select' 'select_ln56' <Predicate = (icmp_ln882_4 & !tobool_i_i_1983)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_41 = select i1 %tobool_i_i_1983, i8 %p_Result_1, i8 %select_ln56" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 186 'select' 'empty_41' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln882_7 = icmp_ult  i8 %src_buf_V_0_1, i8 %empty_41"   --->   Operation 187 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln882_4 & !tobool_i_i_21010)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%select_ln56_1 = select i1 %icmp_ln882_7, i8 %src_buf_V_0_1, i8 %empty_41" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 188 'select' 'select_ln56_1' <Predicate = (icmp_ln882_4 & !tobool_i_i_21010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_42 = select i1 %tobool_i_i_21010, i8 %empty_41, i8 %select_ln56_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 189 'select' 'empty_42' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln882_8 = icmp_ult  i8 %p_Val2_1, i8 %empty_42"   --->   Operation 190 'icmp' 'icmp_ln882_8' <Predicate = (icmp_ln882_4 & !tobool_i_i_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%select_ln56_2 = select i1 %icmp_ln882_8, i8 %p_Val2_1, i8 %empty_42" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 191 'select' 'select_ln56_2' <Predicate = (icmp_ln882_4 & !tobool_i_i_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_43 = select i1 %tobool_i_i_1, i8 %empty_42, i8 %select_ln56_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 192 'select' 'empty_43' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln882_9 = icmp_ult  i8 %src_buf_V_1_0, i8 %empty_43"   --->   Operation 193 'icmp' 'icmp_ln882_9' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%select_ln56_3 = select i1 %icmp_ln882_9, i8 %src_buf_V_1_0, i8 %empty_43" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 194 'select' 'select_ln56_3' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_44 = select i1 %tobool_i_i_1_1, i8 %empty_43, i8 %select_ln56_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 195 'select' 'empty_44' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln882_10 = icmp_ult  i8 %src_buf_V_1_1, i8 %empty_44"   --->   Operation 196 'icmp' 'icmp_ln882_10' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%select_ln56_4 = select i1 %icmp_ln882_10, i8 %src_buf_V_1_1, i8 %empty_44" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 197 'select' 'select_ln56_4' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_45 = select i1 %tobool_i_i_1_2, i8 %empty_44, i8 %select_ln56_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 198 'select' 'empty_45' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.42>
ST_14 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln882_11 = icmp_ult  i8 %p_Val2_2, i8 %empty_45"   --->   Operation 199 'icmp' 'icmp_ln882_11' <Predicate = (icmp_ln882_4 & !tobool_i_i_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%select_ln56_5 = select i1 %icmp_ln882_11, i8 %p_Val2_2, i8 %empty_45" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 200 'select' 'select_ln56_5' <Predicate = (icmp_ln882_4 & !tobool_i_i_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_46 = select i1 %tobool_i_i_2, i8 %empty_45, i8 %select_ln56_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 201 'select' 'empty_46' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln882_12 = icmp_ult  i8 %src_buf_V_2_0, i8 %empty_46"   --->   Operation 202 'icmp' 'icmp_ln882_12' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%select_ln56_6 = select i1 %icmp_ln882_12, i8 %src_buf_V_2_0, i8 %empty_46" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 203 'select' 'select_ln56_6' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_47 = select i1 %tobool_i_i_2_1, i8 %empty_46, i8 %select_ln56_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 204 'select' 'empty_47' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.70ns)   --->   "%icmp_ln882_13 = icmp_ult  i8 %src_buf_V_2_1, i8 %empty_47"   --->   Operation 205 'icmp' 'icmp_ln882_13' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node OutputValues_V)   --->   "%select_ln56_7 = select i1 %icmp_ln882_13, i8 %src_buf_V_2_1, i8 %empty_47" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 206 'select' 'select_ln56_7' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.40ns) (out node of the LUT)   --->   "%OutputValues_V = select i1 %tobool_i_i_2_2, i8 %empty_47, i8 %select_ln56_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 207 'select' 'OutputValues_V' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (2.10ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %imgOutput_418, i8 %OutputValues_V" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 208 'write' 'write_ln167' <Predicate = (!icmp_ln886)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln209 = br void %bb.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:209]   --->   Operation 209 'br' 'br_ln209' <Predicate = (!icmp_ln886)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 1.02>
ST_15 : Operation 210 [1/1] (1.02ns)   --->   "%add_ln695_2 = add i13 %empty_38, i13"   --->   Operation 210 'add' 'add_ln695_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1147"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263) [37]  (0.736 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'phi' operation ('init_row_ind') with incoming values : ('init_row_ind', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263) [37]  (0 ns)
	'add' operation ('init_row_ind', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263) [44]  (0.621 ns)
	blocking operation 0.624 ns on control path)

 <State 3>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_36') with incoming values : ('add_ln695') [64]  (0.736 ns)

 <State 4>: 1.03ns
The critical path consists of the following:
	'phi' operation ('empty_36') with incoming values : ('add_ln695') [64]  (0 ns)
	'add' operation ('add_ln695') [67]  (1.03 ns)

 <State 5>: 3.4ns
The critical path consists of the following:
	fifo read on port 'imgInput_417' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (2.1 ns)
	'store' operation ('store_ln324') of variable 'imgInput_417_read', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[1].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255 [76]  (1.3 ns)

 <State 6>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_37') with incoming values : ('add_ln695_1') [81]  (0.736 ns)

 <State 7>: 2.53ns
The critical path consists of the following:
	'phi' operation ('empty_37') with incoming values : ('add_ln695_1') [81]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr') [91]  (0 ns)
	'store' operation ('store_ln324') of constant 255 on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255 [92]  (1.3 ns)
	blocking operation 1.23 ns on control path)

 <State 8>: 2.35ns
The critical path consists of the following:
	'add' operation ('op2') [96]  (1.12 ns)
	'icmp' operation ('icmp_ln882_2') [99]  (0.95 ns)
	blocking operation 0.282 ns on control path)

 <State 9>: 1.22ns
The critical path consists of the following:
	'phi' operation ('empty_38') with incoming values : ('add_ln695_2') [116]  (0 ns)
	'icmp' operation ('cmp_i_i138_i') [124]  (0.95 ns)
	blocking operation 0.273 ns on control path)

 <State 10>: 2.69ns
The critical path consists of the following:
	'phi' operation ('empty_39') with incoming values : ('add_ln695_3') [136]  (0 ns)
	'icmp' operation ('icmp_ln882_5') [146]  (0.95 ns)
	multiplexor before 'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]') [198]  (0.736 ns)
	blocking operation 1 ns on control path)

 <State 11>: 3.4ns
The critical path consists of the following:
	fifo read on port 'imgInput_417' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [168]  (2.1 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255 [178]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('buf_0_V_addr_3') [188]  (0 ns)
	'load' operation ('buf_0_V_load') on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255 [189]  (1.3 ns)

 <State 13>: 7ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load') on array 'buf[0].V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255 [189]  (1.3 ns)
	'mux' operation ('buf_cop.V[0]') [194]  (0.534 ns)
	multiplexor before 'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]') [198]  (0.736 ns)
	'phi' operation ('buf_cop.V[0]') with incoming values : ('buf_cop.V[0]') [198]  (0 ns)
	'call' operation ('src_buf_temp_copy_extract.V[0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155) to 'xfExtractPixels<1, 1, 0>' [201]  (0 ns)
	'icmp' operation ('icmp_ln882_7') [208]  (0.709 ns)
	'select' operation ('select_ln56_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [209]  (0 ns)
	'select' operation ('empty_42', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [210]  (0.4 ns)
	'icmp' operation ('icmp_ln882_8') [211]  (0.709 ns)
	'select' operation ('select_ln56_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [212]  (0 ns)
	'select' operation ('empty_43', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [213]  (0.4 ns)
	'icmp' operation ('icmp_ln882_9') [214]  (0.709 ns)
	'select' operation ('select_ln56_3', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [215]  (0 ns)
	'select' operation ('empty_44', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [216]  (0.4 ns)
	'icmp' operation ('icmp_ln882_10') [217]  (0.709 ns)
	'select' operation ('select_ln56_4', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [218]  (0 ns)
	'select' operation ('empty_45', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [219]  (0.4 ns)

 <State 14>: 5.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln882_11') [220]  (0.709 ns)
	'select' operation ('select_ln56_5', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [221]  (0 ns)
	'select' operation ('empty_46', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [222]  (0.4 ns)
	'icmp' operation ('icmp_ln882_12') [223]  (0.709 ns)
	'select' operation ('select_ln56_6', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [224]  (0 ns)
	'select' operation ('empty_47', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [225]  (0.4 ns)
	'icmp' operation ('icmp_ln882_13') [226]  (0.709 ns)
	'select' operation ('select_ln56_7', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56) [227]  (0 ns)
	'select' operation ('OutputValues.V', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55) [228]  (0.4 ns)
	fifo write on port 'imgOutput_418' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [232]  (2.1 ns)

 <State 15>: 1.03ns
The critical path consists of the following:
	'add' operation ('add_ln695_2') [237]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
