
           Lattice Mapping Report File for Design Module 'spi_lcd'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial
     spi_lcd_impl1.ngd -o spi_lcd_impl1_map.ncd -pr spi_lcd_impl1.prf -mp
     spi_lcd_impl1.mrp -lpf
     D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1/spi_lcd_impl1.lpf -lpf
     D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf -c 0 -gui -msgset
     D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  01/16/25  22:00:59

Design Summary
--------------

   Number of registers:    214 out of  4635 (5%)
      PFU registers:          214 out of  4320 (5%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       736 out of  2160 (34%)
      SLICEs as Logic/ROM:    736 out of  2160 (34%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         27 out of  2160 (1%)
   Number of LUT4s:        1458 out of  4320 (34%)
      Number used as logic LUTs:        1404
      Number used as distributed RAM:     0
      Number used as ripple logic:       54
      Number used as shift registers:     0
   Number of PIO sites used: 8 + 4(JTAG) out of 105 (11%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net sys_clk_50MHz: 134 loads, 134 rising, 0 falling (Driver:
     pll_u1/PLLInst_0 )

                                    Page 1




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

Design Summary (cont)
---------------------
     Net sys_clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO sys_clk )
   Number of Clock Enables:  18
     Net sys_clk_50MHz_enable_9: 2 loads, 2 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_44: 1 loads, 1 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_86: 8 loads, 8 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_70: 1 loads, 1 LSLICEs
     Net sys_clk_50MHz_enable_52: 1 loads, 1 LSLICEs
     Net sys_clk_50MHz_enable_35: 10 loads, 10 LSLICEs
     Net state_5: 5 loads, 5 LSLICEs
     Net sys_clk_50MHz_enable_29: 1 loads, 1 LSLICEs
     Net sys_clk_50MHz_enable_56: 3 loads, 3 LSLICEs
     Net lcd_init_inst/sys_clk_50MHz_enable_7: 1 loads, 1 LSLICEs
     Net lcd_init_inst/lcd_rst_high_flag: 1 loads, 1 LSLICEs
     Net lcd_init_inst/sys_clk_50MHz_enable_50: 3 loads, 3 LSLICEs
     Net lcd_show_char_inst/cnt_set_windows_3__N_384: 8 loads, 8 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_71: 5 loads, 5 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_69: 5 loads, 5 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_43: 3 loads, 3 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_68: 6 loads, 6 LSLICEs
     Net show_string_number_ctrl_inst/sys_clk_50MHz_enable_105: 10 loads, 10
     LSLICEs
   Number of LSRs:  21
     Net lcd_write_inst/state_3: 1 loads, 1 LSLICEs
     Net wr_done: 2 loads, 2 LSLICEs
     Net n13747: 3 loads, 3 LSLICEs
     Net lcd_write_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd_write_inst/state_1: 9 loads, 9 LSLICEs
     Net state_2: 1 loads, 1 LSLICEs
     Net lcd_write_inst/n6881: 3 loads, 3 LSLICEs
     Net lcd_write_inst/mosi_N_65: 1 loads, 1 LSLICEs
     Net state_2_adj_786: 1 loads, 1 LSLICEs
     Net length_num_flag: 2 loads, 2 LSLICEs
     Net state_4: 10 loads, 10 LSLICEs
     Net state_5: 4 loads, 4 LSLICEs
     Net state_3_N_368_1: 2 loads, 2 LSLICEs
     Net lcd_init_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd_init_inst/cnt_150ms_22__N_221: 12 loads, 12 LSLICEs
     Net state_2_adj_785: 4 loads, 4 LSLICEs
     Net lcd_show_char_inst/state_3_N_376_3: 4 loads, 4 LSLICEs
     Net lcd_show_char_inst/cnt_wr_color_data_5__N_439: 4 loads, 4 LSLICEs
     Net state_3: 1 loads, 1 LSLICEs
     Net lcd_show_char_inst/n6874: 1 loads, 1 LSLICEs
     Net show_string_number_ctrl_inst/cnt_ascii_num_4__N_514: 11 loads, 11
     LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net lcd_show_char_inst/rom_addr_3: 509 loads
     Net lcd_show_char_inst/rom_addr_0: 494 loads
     Net lcd_show_char_inst/rom_addr_4: 443 loads
     Net lcd_show_char_inst/rom_addr_2: 411 loads
     Net lcd_show_char_inst/rom_addr_1: 387 loads
     Net lcd_show_char_inst/rom_addr_5: 281 loads
     Net lcd_show_char_inst/rom_addr_6: 150 loads
     Net lcd_show_char_inst/rom_addr_7: 81 loads
     Net lcd_show_char_inst/rom_addr_8: 41 loads
     Net cnt_s2_num_3: 38 loads

                                    Page 2




Design:  spi_lcd                                       Date:  01/16/25  22:00:59





   Number of warnings:  11
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(12):
     Semantic error in "LOCATE COMP "debug_led1" SITE "N13" ;": COMP
     "debug_led1" cannot be found in design. This preference has been disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(13):
     Semantic error in "LOCATE COMP "debug_led2" SITE "M12" ;": COMP
     "debug_led2" cannot be found in design. This preference has been disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(14):
     Semantic error in "LOCATE COMP "segment_led[0]" SITE "A10" ;": COMP
     "segment_led[0]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(15):
     Semantic error in "LOCATE COMP "segment_led[1]" SITE "C11" ;": COMP
     "segment_led[1]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(16):
     Semantic error in "LOCATE COMP "segment_led[2]" SITE "F2" ;": COMP
     "segment_led[2]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(17):
     Semantic error in "LOCATE COMP "segment_led[3]" SITE "E1" ;": COMP
     "segment_led[3]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(18):
     Semantic error in "LOCATE COMP "segment_led[4]" SITE "E2" ;": COMP
     "segment_led[4]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(19):
     Semantic error in "LOCATE COMP "segment_led[5]" SITE "A9" ;": COMP
     "segment_led[5]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(20):
     Semantic error in "LOCATE COMP "segment_led[6]" SITE "B9" ;": COMP
     "segment_led[6]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(21):
     Semantic error in "LOCATE COMP "segment_led[7]" SITE "F1" ;": COMP
     "segment_led[7]" cannot be found in design. This preference has been
     disabled.
WARNING - map: D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(22):
     Semantic error in "LOCATE COMP "segment_led[8]" SITE "C9" ;": COMP
     "segment_led[8]" cannot be found in design. This preference has been
     disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

IO (PIO) Attributes (cont)
--------------------------
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| lcd_dc              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_rst             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_sclk            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_mosi            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_cs              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_led             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal lcd_show_char_inst/char_ram_inst/n13890 was merged into signal
     lcd_show_char_inst/rom_addr_5
Signal lcd_show_char_inst/n6878 was merged into signal state_2_adj_786
Signal lcd_init_inst/n13895 was merged into signal state_2_adj_785
Signal lcd_init_inst/n6879 was merged into signal lcd_init_inst/state_0
Signal n6875 was merged into signal state_5
Signal lcd_init_inst/n1455 was merged into signal state_4
Signal n1443 was merged into signal wr_done
Signal lcd_write_inst/n1 was merged into signal lcd_write_inst/mosi_N_65
Signal GND_net undriven or does not drive anything - clipped.
Signal lcd_show_char_inst/add_681_1/S0 undriven or does not drive anything -
     clipped.
Signal lcd_show_char_inst/add_681_1/CI undriven or does not drive anything -
     clipped.
Signal lcd_show_char_inst/add_681_cout/S1 undriven or does not drive anything -
     clipped.
Signal lcd_show_char_inst/add_681_cout/CO undriven or does not drive anything -
     clipped.
Signal lcd_init_inst/add_153_1/S0 undriven or does not drive anything - clipped.
     
Signal lcd_init_inst/add_153_1/CI undriven or does not drive anything - clipped.
     
Signal lcd_init_inst/add_153_19/S1 undriven or does not drive anything -
     clipped.
Signal lcd_init_inst/add_153_19/CO undriven or does not drive anything -
     clipped.
Signal lcd_init_inst/cnt_150ms_690_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal lcd_init_inst/cnt_150ms_690_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal lcd_init_inst/cnt_150ms_690_add_4_23/CO undriven or does not drive
     anything - clipped.
Block lcd_show_char_inst/char_ram_inst/i6_1_lut_rep_343 was optimized away.

                                    Page 4




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

Removed logic (cont)
--------------------
Block lcd_show_char_inst/i6029_1_lut was optimized away.
Block lcd_init_inst/i715_1_lut_rep_348 was optimized away.
Block lcd_init_inst/i6030_1_lut was optimized away.
Block lcd_init_inst/i6026_1_lut was optimized away.
Block lcd_init_inst/i718_1_lut was optimized away.
Block lcd_write_inst/i742_1_lut was optimized away.
Block lcd_write_inst/i1_1_lut was optimized away.
Block i1 was optimized away.

     

PLL/DLL Summary
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                pll_u1/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             PIN      sys_clk_c
  Output Clock(P):                         NODE     sys_clk_50MHz
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     sys_clk_50MHz
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE
  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      12.0000

                                    Page 5




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

PLL/DLL Summary (cont)
----------------------
  Output Clock(P) Frequency (MHz):                  48.0000
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     1
  CLKFB Divider:                                    4
  CLKOP Divider:                                    11
  CLKOS Divider:                                    1
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 FALLING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

ASIC Components
---------------

Instance Name: pll_u1/PLLInst_0
         Type: EHXPLLJ

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------


                                    Page 6




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

GSR Usage (cont)
----------------
     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 126 

     Type and instance name of component: 
   Register : lcd_write_inst/state2_finish_flag_98
   Register : lcd_write_inst/state_FSM_i0
   Register : lcd_write_inst/cnt_sclk__i0
   Register : lcd_write_inst/cnt_sclk__i3
   Register : lcd_write_inst/cnt_sclk__i2
   Register : lcd_write_inst/cnt_sclk__i1
   Register : lcd_write_inst/sclk_99
   Register : lcd_write_inst/state_FSM_i3
   Register : lcd_write_inst/cnt_delay_688__i4
   Register : lcd_write_inst/cnt1_FSM_i0
   Register : lcd_write_inst/cnt_delay_688__i3
   Register : lcd_write_inst/cnt_delay_688__i2
   Register : lcd_write_inst/cnt_delay_688__i1
   Register : lcd_write_inst/cnt1_FSM_i15
   Register : lcd_write_inst/cnt1_FSM_i14
   Register : lcd_write_inst/cnt1_FSM_i13
   Register : lcd_write_inst/cnt1_FSM_i12
   Register : lcd_write_inst/cnt1_FSM_i11
   Register : lcd_write_inst/cnt1_FSM_i10
   Register : lcd_write_inst/cnt1_FSM_i9
   Register : lcd_write_inst/cnt1_FSM_i8
   Register : lcd_write_inst/cnt1_FSM_i7
   Register : lcd_write_inst/cnt1_FSM_i6
   Register : lcd_write_inst/cnt1_FSM_i5
   Register : lcd_write_inst/cnt1_FSM_i4
   Register : lcd_write_inst/cnt1_FSM_i3
   Register : lcd_write_inst/cnt1_FSM_i2
   Register : lcd_write_inst/cnt1_FSM_i1
   Register : lcd_write_inst/cnt_delay_688__i0
   Register : lcd_init_inst/cnt_s2_num__i0
   Register : lcd_init_inst/cnt_150ms_690__i22
   Register : lcd_init_inst/cnt_s4_num__i0
   Register : lcd_init_inst/cnt_s4_num__i17
   Register : lcd_init_inst/cnt_s4_num__i16
   Register : lcd_init_inst/cnt_s4_num__i15
   Register : lcd_init_inst/cnt_s4_num__i14
   Register : lcd_init_inst/cnt_s4_num__i13
   Register : lcd_init_inst/cnt_s4_num__i12
   Register : lcd_init_inst/cnt_s4_num__i11
   Register : lcd_init_inst/cnt_s4_num__i10
   Register : lcd_init_inst/cnt_s4_num__i9
   Register : lcd_init_inst/cnt_s4_num__i8
   Register : lcd_init_inst/cnt_s4_num__i7
   Register : lcd_init_inst/cnt_s4_num__i6
   Register : lcd_init_inst/cnt_s4_num__i5
   Register : lcd_init_inst/cnt_s4_num__i4
   Register : lcd_init_inst/cnt_s4_num__i3

                                    Page 7




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

GSR Usage (cont)
----------------
   Register : lcd_init_inst/cnt_s4_num__i2
   Register : lcd_init_inst/cnt_s4_num__i1
   Register : lcd_init_inst/cnt_s4_num_done_177
   Register : lcd_init_inst/cnt_s2_num_done_174
   Register : lcd_init_inst/cnt_s2_num__i6
   Register : lcd_init_inst/cnt_s2_num__i5
   Register : lcd_init_inst/cnt_s2_num__i4
   Register : lcd_init_inst/cnt_s2_num__i3
   Register : lcd_init_inst/cnt_s2_num__i2
   Register : lcd_init_inst/cnt_s2_num__i1
   Register : lcd_init_inst/lcd_rst_high_flag_171
   Register : lcd_init_inst/cnt_150ms_690__i21
   Register : lcd_init_inst/cnt_150ms_690__i20
   Register : lcd_init_inst/cnt_150ms_690__i19
   Register : lcd_init_inst/cnt_150ms_690__i18
   Register : lcd_init_inst/cnt_150ms_690__i17
   Register : lcd_init_inst/cnt_150ms_690__i16
   Register : lcd_init_inst/cnt_150ms_690__i15
   Register : lcd_init_inst/cnt_150ms_690__i14
   Register : lcd_init_inst/cnt_150ms_690__i13
   Register : lcd_init_inst/cnt_150ms_690__i12
   Register : lcd_init_inst/cnt_150ms_690__i11
   Register : lcd_init_inst/cnt_150ms_690__i10
   Register : lcd_init_inst/cnt_150ms_690__i9
   Register : lcd_init_inst/cnt_150ms_690__i8
   Register : lcd_init_inst/cnt_150ms_690__i7
   Register : lcd_init_inst/cnt_150ms_690__i6
   Register : lcd_init_inst/cnt_150ms_690__i5
   Register : lcd_init_inst/cnt_150ms_690__i4
   Register : lcd_init_inst/cnt_150ms_690__i3
   Register : lcd_init_inst/cnt_150ms_690__i2
   Register : lcd_init_inst/cnt_150ms_690__i1
   Register : lcd_init_inst/cnt_150ms_690__i0
   Register : lcd_show_char_inst/cnt_length_num__i0
   Register : lcd_show_char_inst/cnt_rom_prepare__i0
   Register : lcd_show_char_inst/cnt_wr_color_data__i0
   Register : lcd_show_char_inst/cnt_wr_color_data__i5
   Register : lcd_show_char_inst/cnt_wr_color_data__i4
   Register : lcd_show_char_inst/cnt_wr_color_data__i3
   Register : lcd_show_char_inst/cnt_wr_color_data__i2
   Register : lcd_show_char_inst/cnt_wr_color_data__i1
   Register : lcd_show_char_inst/cnt_rom_prepare__i2
   Register : lcd_show_char_inst/cnt_rom_prepare__i1
   Register : lcd_show_char_inst/cnt_length_num__i4
   Register : lcd_show_char_inst/cnt_length_num__i3
   Register : lcd_show_char_inst/cnt_length_num__i2
   Register : lcd_show_char_inst/cnt_length_num__i1
   Register : lcd_show_char_inst/state_FSM_i0
   Register : lcd_show_char_inst/state_FSM_i3
   Register : lcd_show_char_inst/temp_i7
   Register : show_string_number_ctrl_inst/cnt1__i0
   Register : show_string_number_ctrl_inst/start_y__i1
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i0
   Register : show_string_number_ctrl_inst/start_y__i2
   Register : show_string_number_ctrl_inst/cnt1__i1
   Register : show_string_number_ctrl_inst/start_x__i5

                                    Page 8




Design:  spi_lcd                                       Date:  01/16/25  22:00:59

GSR Usage (cont)
----------------
   Register : show_string_number_ctrl_inst/start_x__i4
   Register : show_string_number_ctrl_inst/start_x__i3
   Register : show_string_number_ctrl_inst/start_x__i2
   Register : show_string_number_ctrl_inst/start_x__i1
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i19
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i18
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i17
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i16
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i15
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i14
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i13
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i12
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i11
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i10
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i9
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i8
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i7
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i6
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i5
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i4
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i3
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i2
   Register : show_string_number_ctrl_inst/cnt_ascii_num_FSM_i1

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB
        


























                                    Page 9


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
