// Seed: 3148632189
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    output supply1 id_5,
    input wand id_6,
    output tri id_7,
    input uwire id_8,
    output wire id_9,
    output supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    input tri1 id_13,
    input supply0 id_14,
    input wand id_15,
    output wand id_16
);
  logic [7:0] id_18 = id_18[1 : 1];
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output logic id_2,
    input  wor   id_3
);
  initial begin
    id_2 <= 1;
  end
  module_0(
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_1
  );
endmodule
