Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fb25c3c9b9dc40948ac095e5ed445a2a --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_4 -L xil_defaultlib -L gtwizard_ultrascale_v1_7_6 -L gig_ethernet_pcs_pma_v16_1_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_file_tb_behav xil_defaultlib.TOP_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'status_vector' [C:/Users/DELL/Desktop/mft_k7_project/8.7/project_1/project_1.srcs/sources_1/new/TOP_file.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package gig_ethernet_pcs_pma_v16_1_6.management_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_1_6.ptp_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE")
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=4.5,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.TIMER(TIM_PERIOD=8'b11000110)
Compiling module xil_defaultlib.SiTCP_XCKU_32K_BBT_V110
Compiling module xil_defaultlib.WRAP_SiTCP_GMII_XCKU_32K
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.reset_sync_block [reset_sync_block_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.AUTO_NEG [auto_neg_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.RX [\RX(c_family="kintexu")(1,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_1_6.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_1_6.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="kintexu"...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_1_6.gig_ethernet_pcs_pma_v16_1_6 [\gig_ethernet_pcs_pma_v16_1_6(c_...]
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDP
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_syn...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_6_gthe3...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt_gthe3_...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_bit_s...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_reset...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_reset...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_gtwiz...
Compiling module gtwizard_ultrascale_v1_7_6.gtwizard_ultrascale_v1_7_6_gtwiz...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt_gtwiza...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt_gtwiza...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_transceiv...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sync_bloc...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_block
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_clocking
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_resets
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_support
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_syn...
Compiling module unisims_ver.IDELAYCTRL(SIM_DEVICE="ULTRASCAL...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDELAYE3_default
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.RAM16X1D
Compiling module unisims_ver.FD_2
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sync_bloc...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_tx_elasti...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_example_d...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_sync_stag...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_a...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifio_gen
Compiling module xil_defaultlib.TOP_file
Compiling module xil_defaultlib.TOP_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_file_tb_behav
