$date
	Sat Oct 22 22:10:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#250587
b100 !
1"
#250590
b100 &
b100 %
1$
#250591
0"
#250594
b10 &
b10 %
#250598
b1 &
1#
b1 %
#250602
b0 &
b0 %
0#
0$
#1257267
b1010 !
1"
#1257270
b1010 &
b1010 %
1$
#1257271
0"
#1257274
b101 &
b101 %
#1257278
b10000 &
b10000 %
#1257282
b1000 &
b1000 %
#1257286
b100 &
b100 %
#1257290
b10 &
b10 %
#1257294
b1 &
1#
b1 %
#1257298
b0 &
b0 %
0#
0$
#2214767
b10010 !
1"
#2214770
b10010 &
b10010 %
1$
#2214771
0"
#2214774
b1001 &
b1001 %
#2214778
b11100 &
b11100 %
#2214782
b1110 &
b1110 %
#2214786
b111 &
b111 %
#2214790
b10110 &
b10110 %
#2214794
b1011 &
b1011 %
#2214798
b100010 &
b100010 %
#2214802
b10001 &
b10001 %
#2214806
b110100 &
b110100 %
#2214810
b11010 &
b11010 %
#2214814
b1101 &
b1101 %
#2214818
b101000 &
b101000 %
#2214822
b10100 &
b10100 %
#2214826
b1010 &
b1010 %
#2214830
b101 &
b101 %
#2214834
b10000 &
b10000 %
#2214838
b1000 &
b1000 %
#2214842
b100 &
b100 %
#2214846
b10 &
b10 %
#2214850
b1 &
b1 %
1#
#2214854
b0 &
0#
b0 %
0$
#4500012
