// Seed: 3479973745
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = (id_1);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_5 = 32'd76
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  output supply0 id_2;
  inout tri id_1;
  assign id_1 = 1 && id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_2 = -1'd0;
  logic [7:0] id_4;
  static logic [-1 'b0 : id_3] _id_5 = 1;
  wand [-1 : id_5] id_6;
  assign id_4[-1] = -1;
  assign id_6 = id_1 - -1;
  logic id_7 = -1;
  real [1  ==  -1 : id_5] id_8;
  assign id_8 = id_4;
  assign id_7 = id_5;
endmodule
