\hypertarget{union__hw__pdb__pondly}{}\section{\+\_\+hw\+\_\+pdb\+\_\+pondly Union Reference}
\label{union__hw__pdb__pondly}\index{\+\_\+hw\+\_\+pdb\+\_\+pondly@{\+\_\+hw\+\_\+pdb\+\_\+pondly}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+P\+On\+D\+LY -\/ Pulse-\/\+Out n Delay register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+pondly\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__pondly_a155f812113d9d50ce481fe9ba440f5f1}{}\label{union__hw__pdb__pondly_a155f812113d9d50ce481fe9ba440f5f1}

\item 
struct \hyperlink{struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+pondly\+::\+\_\+hw\+\_\+pdb\+\_\+pondly\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__pondly_a8fc79dfa44ee8c9798196cc3ba2d4e7d}{}\label{union__hw__pdb__pondly_a8fc79dfa44ee8c9798196cc3ba2d4e7d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+P\+On\+D\+LY -\/ Pulse-\/\+Out n Delay register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
