DftSpecification(noc_h_west_p,rtl1) {
  IjtagNetwork {
    HostScanInterface(tap) {
      Interface {
        tck : tck;
      }
      Tap(main) {
        HostIjtag(1) {
          Sib(sri) {
            Attributes {
              tessent_dft_function : scan_resource_instrument_host;
            }
            Sib(sri_ctrl) {
              Tdr(sri_ctrl) {
                Attributes {
                  tessent_dft_function : scan_resource_instrument_dft_control;
                }
              }
            }
          }
          Sib(sti) {
            Attributes {
              tessent_dft_function : scan_tested_instrument_host;
            }
            Tdr(sti_ctrl) {
              Attributes {
                tessent_dft_function : scan_tested_instrument_dft_control;
              }
            }
            Sib(mbist) {
            }
          }
        }
        HostBscan {
        }
      }
    }
  }
  MemoryBist {
    ijtag_host_interface : Sib(mbist);
    Controller(c1) {
      clock_domain_label : i_noc_clk;
      Step {
        MemoryInterface(m1) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m4) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w0_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m5) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m6) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m7) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m8) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w1_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m9) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m10) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m11) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m12) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w0_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m13) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m14) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m15) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m16) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w1_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c2) {
      clock_domain_label : i_noc_clk;
      Step {
        ReusedMemoryInterface(m17) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m18) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m19) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m20) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w2_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m21) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m22) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m23) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m24) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req/lnk_buff_512_to_256_west_to_ddr_w3_req_main/Fifo/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
       }
      Step {
        ReusedMemoryInterface(m25) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m26) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m27) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m28) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w2_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m29) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[0].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m30) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[1].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m31) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[2].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m32) {
          instance_name : u_noc_h_west/u_noc_art_h_west/m_reg_lnk_buff_west_to_ddr_req_resp/lnk_buff_512_to_256_west_to_ddr_w3_req_resp_main/RateAdapter/Af/Frf/Rf/urfh94448790/u_mem_wrap/g_for_m_mem[0].u_mem/g_for_m_macro[3].u_tc_ram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
  }
  MemoryBisr {
    bisr_segment_order_file : noc_h_west_p.bisr_segment_order;
  }
}
