{
    "code": "module TopModule (\n    input logic clk,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n\n    logic [9:0] counter; // 10-bit register for the internal counter\n\n    always @(posedge clk) begin\n        if (load) begin\n            counter <= data; // Load the counter with the input data\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1; // Decrement the counter if it's not zero\n        end\n    end\n\n    always @(*) begin\n        tc = (counter == 10'b0); // Assert tc when the counter reaches zero\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}