

================================================================
== Vitis HLS Report for 'kernel_syr2k'
================================================================
* Date:           Sun Apr 21 07:32:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syr2k
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1472150|  1472150|  5.889 ms|  5.889 ms|  1472151|  1472151|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                     |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_syr2k_Pipeline_L2_fu_829                  |kernel_syr2k_Pipeline_L2                 |     3603|     3603|  14.412 us|  14.412 us|  3603|  3603|       no|
        |grp_kernel_syr2k_Pipeline_L21_fu_852                 |kernel_syr2k_Pipeline_L21                |     6004|     6004|  24.016 us|  24.016 us|  6004|  6004|       no|
        |grp_kernel_syr2k_Pipeline_L23_fu_867                 |kernel_syr2k_Pipeline_L23                |     6004|     6004|  24.016 us|  24.016 us|  6004|  6004|       no|
        |grp_kernel_syr2k_Pipeline_L22_fu_938                 |kernel_syr2k_Pipeline_L22                |     6004|     6004|  24.016 us|  24.016 us|  6004|  6004|       no|
        |grp_kernel_syr2k_Pipeline_L24_fu_1009                |kernel_syr2k_Pipeline_L24                |     6004|     6004|  24.016 us|  24.016 us|  6004|  6004|       no|
        |grp_kernel_syr2k_Pipeline_merlinL4_fu_1024           |kernel_syr2k_Pipeline_merlinL4           |       37|       37|   0.148 us|   0.148 us|    37|    37|       no|
        |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_1047  |kernel_syr2k_Pipeline_merlinL2_merlinL1  |     6026|     6026|  24.104 us|  24.104 us|  6026|  6026|       no|
        |grp_kernel_syr2k_Pipeline_L3_fu_1215                 |kernel_syr2k_Pipeline_L3                 |     3604|     3604|  14.416 us|  14.416 us|  3604|  3604|       no|
        +-----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL5  |  1456320|  1456320|      6068|          -|          -|   240|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    91|    31131|    20912|    0|
|Memory               |      512|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     9121|    -|
|Register             |        -|     -|      655|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      602|    91|    31786|    30112|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       41|     3|        4|        7|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       13|     1|        1|        2|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |                       Instance                      |                  Module                 | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |control_s_axi_U                                      |control_s_axi                            |        0|   0|    322|   552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U442                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U443                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U444                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U445                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U446                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U447                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U448                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U449                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|    143|    78|    0|
    |grp_kernel_syr2k_Pipeline_L2_fu_829                  |kernel_syr2k_Pipeline_L2                 |        0|   0|    605|   375|    0|
    |grp_kernel_syr2k_Pipeline_L21_fu_852                 |kernel_syr2k_Pipeline_L21                |        0|   1|   1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L22_fu_938                 |kernel_syr2k_Pipeline_L22                |        0|   1|   1144|   749|    0|
    |grp_kernel_syr2k_Pipeline_L23_fu_867                 |kernel_syr2k_Pipeline_L23                |        0|   1|   1144|   749|    0|
    |grp_kernel_syr2k_Pipeline_L24_fu_1009                |kernel_syr2k_Pipeline_L24                |        0|   1|   1022|   436|    0|
    |grp_kernel_syr2k_Pipeline_L3_fu_1215                 |kernel_syr2k_Pipeline_L3                 |        0|   0|    672|   482|    0|
    |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_1047  |kernel_syr2k_Pipeline_merlinL2_merlinL1  |        0|  63|  11101|  6807|    0|
    |grp_kernel_syr2k_Pipeline_merlinL4_fu_1024           |kernel_syr2k_Pipeline_merlinL4           |        0|   0|   2392|  1617|    0|
    |merlin_gmem_kernel_syr2k_256_0_m_axi_U               |merlin_gmem_kernel_syr2k_256_0_m_axi     |       30|   0|   3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_256_1_m_axi_U               |merlin_gmem_kernel_syr2k_256_1_m_axi     |       30|   0|   3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_512_C_m_axi_U               |merlin_gmem_kernel_syr2k_512_C_m_axi     |       30|   0|   3521|  2695|    0|
    +-----------------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+
    |Total                                                |                                         |       90|  91|  31131| 20912|    0|
    +-----------------------------------------------------+-----------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B_8_0_buf_U      |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_64_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_65_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_66_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_67_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_68_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_69_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_70_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_71_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_72_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_73_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_74_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_75_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_76_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_77_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_78_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_79_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_80_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_81_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_82_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_83_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_84_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_85_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_86_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_87_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_88_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_89_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_90_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_91_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_92_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_93_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_94_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_95_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_96_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_97_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_98_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_99_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_100_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_101_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_102_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_103_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_104_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_105_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_106_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_107_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_108_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_109_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_110_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_111_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_112_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_113_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_114_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_115_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_116_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_117_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_118_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_119_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_120_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_121_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_122_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_123_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_124_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_125_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_0_buf_126_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_U      |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_64_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_65_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_66_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_67_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_68_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_69_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_70_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_71_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_72_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_73_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_74_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_75_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_76_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_77_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_78_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_79_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_80_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_81_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_82_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_83_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_84_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_85_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_86_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_87_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_88_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_89_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_90_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_91_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_92_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_93_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_94_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_95_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_96_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_97_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_98_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_99_U   |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_100_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_101_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_102_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_103_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_104_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_105_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_106_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_107_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_108_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_109_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_110_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_111_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_112_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_113_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_114_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_115_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_116_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_117_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_118_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_119_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_120_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_121_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_122_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_123_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_124_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_125_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |A_8_1_buf_126_U  |B_8_0_buf_RAM_AUTO_1R1W  |        2|  0|   0|    0|   750|   32|     1|        24000|
    |B_8_1_buf_U      |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_8_U    |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_9_U    |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_10_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_11_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_12_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_13_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |B_8_1_buf_14_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_U      |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_8_U    |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_9_U    |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_10_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_11_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_12_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_13_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |A_8_0_buf_14_U   |B_8_1_buf_RAM_AUTO_1R1W  |       16|  0|   0|    0|  6000|   32|     1|       192000|
    |C_buf_U          |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_16_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_17_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_18_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_19_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_20_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_21_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_22_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_23_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_24_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_25_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_26_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_27_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_28_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_29_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_30_U       |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                         |      512|  0|   0|   16|249600| 5120|   160|      7987200|
    +-----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_1314_p2             |         +|   0|  0|  20|          13|           5|
    |add_ln133_fu_1326_p2               |         +|   0|  0|  15|           8|           1|
    |sub_ln156_fu_1344_p2               |         -|   0|  0|  19|          12|          12|
    |icmp_ln133_fu_1320_p2              |      icmp|   0|  0|  15|           8|           6|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  79|          46|          29|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+------+-----------+-----+-----------+
    |                   Name                  |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+------+-----------+-----+-----------+
    |A_8_0_buf_10_address0                    |    14|          3|   13|         39|
    |A_8_0_buf_10_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_10_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_11_address0                    |    14|          3|   13|         39|
    |A_8_0_buf_11_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_11_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_12_address0                    |    14|          3|   13|         39|
    |A_8_0_buf_12_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_12_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_13_address0                    |    14|          3|   13|         39|
    |A_8_0_buf_13_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_13_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_14_address0                    |    14|          3|   13|         39|
    |A_8_0_buf_14_ce0                         |    14|          3|    1|          3|
    |A_8_0_buf_14_we0                         |     9|          2|    1|          2|
    |A_8_0_buf_8_address0                     |    14|          3|   13|         39|
    |A_8_0_buf_8_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_8_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_9_address0                     |    14|          3|   13|         39|
    |A_8_0_buf_9_ce0                          |    14|          3|    1|          3|
    |A_8_0_buf_9_we0                          |     9|          2|    1|          2|
    |A_8_0_buf_address0                       |    14|          3|   13|         39|
    |A_8_0_buf_ce0                            |    14|          3|    1|          3|
    |A_8_0_buf_we0                            |     9|          2|    1|          2|
    |A_8_1_buf_100_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_100_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_100_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_101_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_101_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_101_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_102_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_102_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_102_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_103_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_103_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_103_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_104_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_104_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_104_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_105_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_105_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_105_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_106_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_106_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_106_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_107_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_107_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_107_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_108_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_108_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_108_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_109_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_109_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_109_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_110_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_110_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_110_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_111_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_111_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_111_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_112_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_112_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_112_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_113_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_113_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_113_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_114_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_114_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_114_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_115_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_115_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_115_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_116_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_116_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_116_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_117_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_117_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_117_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_118_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_118_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_118_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_119_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_119_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_119_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_120_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_120_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_120_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_121_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_121_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_121_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_122_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_122_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_122_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_123_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_123_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_123_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_124_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_124_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_124_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_125_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_125_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_125_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_126_address0                   |    14|          3|   10|         30|
    |A_8_1_buf_126_ce0                        |    14|          3|    1|          3|
    |A_8_1_buf_126_we0                        |     9|          2|    1|          2|
    |A_8_1_buf_64_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_64_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_64_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_65_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_65_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_65_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_66_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_66_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_66_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_67_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_67_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_67_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_68_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_68_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_68_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_69_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_69_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_69_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_70_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_70_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_70_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_71_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_71_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_71_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_72_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_72_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_72_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_73_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_73_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_73_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_74_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_74_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_74_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_75_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_75_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_75_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_76_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_76_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_76_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_77_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_77_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_77_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_78_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_78_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_78_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_79_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_79_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_79_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_80_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_80_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_80_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_81_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_81_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_81_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_82_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_82_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_82_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_83_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_83_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_83_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_84_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_84_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_84_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_85_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_85_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_85_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_86_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_86_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_86_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_87_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_87_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_87_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_88_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_88_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_88_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_89_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_89_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_89_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_90_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_90_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_90_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_91_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_91_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_91_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_92_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_92_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_92_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_93_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_93_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_93_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_94_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_94_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_94_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_95_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_95_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_95_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_96_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_96_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_96_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_97_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_97_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_97_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_98_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_98_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_98_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_99_address0                    |    14|          3|   10|         30|
    |A_8_1_buf_99_ce0                         |    14|          3|    1|          3|
    |A_8_1_buf_99_we0                         |     9|          2|    1|          2|
    |A_8_1_buf_address0                       |    14|          3|   10|         30|
    |A_8_1_buf_ce0                            |    14|          3|    1|          3|
    |A_8_1_buf_we0                            |     9|          2|    1|          2|
    |B_8_0_buf_100_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_100_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_100_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_101_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_101_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_101_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_102_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_102_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_102_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_103_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_103_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_103_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_104_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_104_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_104_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_105_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_105_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_105_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_106_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_106_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_106_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_107_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_107_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_107_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_108_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_108_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_108_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_109_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_109_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_109_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_110_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_110_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_110_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_111_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_111_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_111_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_112_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_112_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_112_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_113_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_113_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_113_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_114_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_114_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_114_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_115_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_115_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_115_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_116_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_116_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_116_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_117_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_117_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_117_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_118_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_118_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_118_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_119_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_119_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_119_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_120_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_120_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_120_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_121_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_121_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_121_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_122_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_122_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_122_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_123_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_123_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_123_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_124_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_124_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_124_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_125_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_125_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_125_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_126_address0                   |    14|          3|   10|         30|
    |B_8_0_buf_126_ce0                        |    14|          3|    1|          3|
    |B_8_0_buf_126_we0                        |     9|          2|    1|          2|
    |B_8_0_buf_64_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_64_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_64_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_65_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_65_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_65_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_66_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_66_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_66_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_67_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_67_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_67_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_68_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_68_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_68_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_69_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_69_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_69_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_70_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_70_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_70_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_71_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_71_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_71_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_72_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_72_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_72_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_73_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_73_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_73_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_74_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_74_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_74_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_75_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_75_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_75_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_76_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_76_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_76_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_77_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_77_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_77_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_78_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_78_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_78_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_79_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_79_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_79_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_80_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_80_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_80_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_81_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_81_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_81_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_82_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_82_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_82_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_83_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_83_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_83_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_84_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_84_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_84_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_85_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_85_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_85_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_86_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_86_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_86_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_87_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_87_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_87_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_88_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_88_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_88_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_89_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_89_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_89_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_90_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_90_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_90_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_91_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_91_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_91_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_92_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_92_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_92_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_93_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_93_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_93_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_94_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_94_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_94_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_95_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_95_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_95_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_96_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_96_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_96_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_97_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_97_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_97_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_98_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_98_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_98_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_99_address0                    |    14|          3|   10|         30|
    |B_8_0_buf_99_ce0                         |    14|          3|    1|          3|
    |B_8_0_buf_99_we0                         |     9|          2|    1|          2|
    |B_8_0_buf_address0                       |    14|          3|   10|         30|
    |B_8_0_buf_ce0                            |    14|          3|    1|          3|
    |B_8_0_buf_we0                            |     9|          2|    1|          2|
    |B_8_1_buf_10_address0                    |    14|          3|   13|         39|
    |B_8_1_buf_10_ce0                         |    14|          3|    1|          3|
    |B_8_1_buf_10_we0                         |     9|          2|    1|          2|
    |B_8_1_buf_11_address0                    |    14|          3|   13|         39|
    |B_8_1_buf_11_ce0                         |    14|          3|    1|          3|
    |B_8_1_buf_11_we0                         |     9|          2|    1|          2|
    |B_8_1_buf_12_address0                    |    14|          3|   13|         39|
    |B_8_1_buf_12_ce0                         |    14|          3|    1|          3|
    |B_8_1_buf_12_we0                         |     9|          2|    1|          2|
    |B_8_1_buf_13_address0                    |    14|          3|   13|         39|
    |B_8_1_buf_13_ce0                         |    14|          3|    1|          3|
    |B_8_1_buf_13_we0                         |     9|          2|    1|          2|
    |B_8_1_buf_14_address0                    |    14|          3|   13|         39|
    |B_8_1_buf_14_ce0                         |    14|          3|    1|          3|
    |B_8_1_buf_14_we0                         |     9|          2|    1|          2|
    |B_8_1_buf_8_address0                     |    14|          3|   13|         39|
    |B_8_1_buf_8_ce0                          |    14|          3|    1|          3|
    |B_8_1_buf_8_we0                          |     9|          2|    1|          2|
    |B_8_1_buf_9_address0                     |    14|          3|   13|         39|
    |B_8_1_buf_9_ce0                          |    14|          3|    1|          3|
    |B_8_1_buf_9_we0                          |     9|          2|    1|          2|
    |B_8_1_buf_address0                       |    14|          3|   13|         39|
    |B_8_1_buf_ce0                            |    14|          3|    1|          3|
    |B_8_1_buf_we0                            |     9|          2|    1|          2|
    |C_buf_16_address0                        |    26|          5|   12|         60|
    |C_buf_16_address1                        |    14|          3|   12|         36|
    |C_buf_16_ce0                             |    26|          5|    1|          5|
    |C_buf_16_ce1                             |    14|          3|    1|          3|
    |C_buf_16_d0                              |    20|          4|   32|        128|
    |C_buf_16_we0                             |    20|          4|    1|          4|
    |C_buf_17_address0                        |    26|          5|   12|         60|
    |C_buf_17_address1                        |    14|          3|   12|         36|
    |C_buf_17_ce0                             |    26|          5|    1|          5|
    |C_buf_17_ce1                             |    14|          3|    1|          3|
    |C_buf_17_d0                              |    20|          4|   32|        128|
    |C_buf_17_we0                             |    20|          4|    1|          4|
    |C_buf_18_address0                        |    26|          5|   12|         60|
    |C_buf_18_address1                        |    14|          3|   12|         36|
    |C_buf_18_ce0                             |    26|          5|    1|          5|
    |C_buf_18_ce1                             |    14|          3|    1|          3|
    |C_buf_18_d0                              |    20|          4|   32|        128|
    |C_buf_18_we0                             |    20|          4|    1|          4|
    |C_buf_19_address0                        |    26|          5|   12|         60|
    |C_buf_19_address1                        |    14|          3|   12|         36|
    |C_buf_19_ce0                             |    26|          5|    1|          5|
    |C_buf_19_ce1                             |    14|          3|    1|          3|
    |C_buf_19_d0                              |    20|          4|   32|        128|
    |C_buf_19_we0                             |    20|          4|    1|          4|
    |C_buf_20_address0                        |    26|          5|   12|         60|
    |C_buf_20_address1                        |    14|          3|   12|         36|
    |C_buf_20_ce0                             |    26|          5|    1|          5|
    |C_buf_20_ce1                             |    14|          3|    1|          3|
    |C_buf_20_d0                              |    20|          4|   32|        128|
    |C_buf_20_we0                             |    20|          4|    1|          4|
    |C_buf_21_address0                        |    26|          5|   12|         60|
    |C_buf_21_address1                        |    14|          3|   12|         36|
    |C_buf_21_ce0                             |    26|          5|    1|          5|
    |C_buf_21_ce1                             |    14|          3|    1|          3|
    |C_buf_21_d0                              |    20|          4|   32|        128|
    |C_buf_21_we0                             |    20|          4|    1|          4|
    |C_buf_22_address0                        |    26|          5|   12|         60|
    |C_buf_22_address1                        |    14|          3|   12|         36|
    |C_buf_22_ce0                             |    26|          5|    1|          5|
    |C_buf_22_ce1                             |    14|          3|    1|          3|
    |C_buf_22_d0                              |    20|          4|   32|        128|
    |C_buf_22_we0                             |    20|          4|    1|          4|
    |C_buf_23_address0                        |    26|          5|   12|         60|
    |C_buf_23_address1                        |    14|          3|   12|         36|
    |C_buf_23_ce0                             |    26|          5|    1|          5|
    |C_buf_23_ce1                             |    14|          3|    1|          3|
    |C_buf_23_d0                              |    20|          4|   32|        128|
    |C_buf_23_we0                             |    20|          4|    1|          4|
    |C_buf_24_address0                        |    26|          5|   12|         60|
    |C_buf_24_address1                        |    14|          3|   12|         36|
    |C_buf_24_ce0                             |    26|          5|    1|          5|
    |C_buf_24_ce1                             |    14|          3|    1|          3|
    |C_buf_24_d0                              |    20|          4|   32|        128|
    |C_buf_24_we0                             |    20|          4|    1|          4|
    |C_buf_25_address0                        |    26|          5|   12|         60|
    |C_buf_25_address1                        |    14|          3|   12|         36|
    |C_buf_25_ce0                             |    26|          5|    1|          5|
    |C_buf_25_ce1                             |    14|          3|    1|          3|
    |C_buf_25_d0                              |    20|          4|   32|        128|
    |C_buf_25_we0                             |    20|          4|    1|          4|
    |C_buf_26_address0                        |    26|          5|   12|         60|
    |C_buf_26_address1                        |    14|          3|   12|         36|
    |C_buf_26_ce0                             |    26|          5|    1|          5|
    |C_buf_26_ce1                             |    14|          3|    1|          3|
    |C_buf_26_d0                              |    20|          4|   32|        128|
    |C_buf_26_we0                             |    20|          4|    1|          4|
    |C_buf_27_address0                        |    26|          5|   12|         60|
    |C_buf_27_address1                        |    14|          3|   12|         36|
    |C_buf_27_ce0                             |    26|          5|    1|          5|
    |C_buf_27_ce1                             |    14|          3|    1|          3|
    |C_buf_27_d0                              |    20|          4|   32|        128|
    |C_buf_27_we0                             |    20|          4|    1|          4|
    |C_buf_28_address0                        |    26|          5|   12|         60|
    |C_buf_28_address1                        |    14|          3|   12|         36|
    |C_buf_28_ce0                             |    26|          5|    1|          5|
    |C_buf_28_ce1                             |    14|          3|    1|          3|
    |C_buf_28_d0                              |    20|          4|   32|        128|
    |C_buf_28_we0                             |    20|          4|    1|          4|
    |C_buf_29_address0                        |    26|          5|   12|         60|
    |C_buf_29_address1                        |    14|          3|   12|         36|
    |C_buf_29_ce0                             |    26|          5|    1|          5|
    |C_buf_29_ce1                             |    14|          3|    1|          3|
    |C_buf_29_d0                              |    20|          4|   32|        128|
    |C_buf_29_we0                             |    20|          4|    1|          4|
    |C_buf_30_address0                        |    26|          5|   12|         60|
    |C_buf_30_address1                        |    14|          3|   12|         36|
    |C_buf_30_ce0                             |    26|          5|    1|          5|
    |C_buf_30_ce1                             |    14|          3|    1|          3|
    |C_buf_30_d0                              |    20|          4|   32|        128|
    |C_buf_30_we0                             |    20|          4|    1|          4|
    |C_buf_address0                           |    26|          5|   12|         60|
    |C_buf_address1                           |    14|          3|   12|         36|
    |C_buf_ce0                                |    26|          5|    1|          5|
    |C_buf_ce1                                |    14|          3|    1|          3|
    |C_buf_d0                                 |    20|          4|   32|        128|
    |C_buf_we0                                |    20|          4|    1|          4|
    |ap_NS_fsm                                |  1189|        224|    1|        224|
    |ap_done                                  |     9|          2|    1|          2|
    |grp_fu_1440_ce                           |    14|          3|    1|          3|
    |grp_fu_1440_p0                           |    14|          3|   32|         96|
    |grp_fu_1440_p1                           |    14|          3|   32|         96|
    |grp_fu_1444_ce                           |    14|          3|    1|          3|
    |grp_fu_1444_p0                           |    14|          3|   32|         96|
    |grp_fu_1444_p1                           |    14|          3|   32|         96|
    |grp_fu_1448_ce                           |    14|          3|    1|          3|
    |grp_fu_1448_p0                           |    14|          3|   32|         96|
    |grp_fu_1448_p1                           |    14|          3|   32|         96|
    |grp_fu_1452_ce                           |    14|          3|    1|          3|
    |grp_fu_1452_p0                           |    14|          3|   32|         96|
    |grp_fu_1452_p1                           |    14|          3|   32|         96|
    |grp_fu_1456_ce                           |    14|          3|    1|          3|
    |grp_fu_1456_p0                           |    14|          3|   32|         96|
    |grp_fu_1456_p1                           |    14|          3|   32|         96|
    |grp_fu_1460_ce                           |    14|          3|    1|          3|
    |grp_fu_1460_p0                           |    14|          3|   32|         96|
    |grp_fu_1460_p1                           |    14|          3|   32|         96|
    |grp_fu_1464_ce                           |    14|          3|    1|          3|
    |grp_fu_1464_p0                           |    14|          3|   32|         96|
    |grp_fu_1464_p1                           |    14|          3|   32|         96|
    |grp_fu_1468_ce                           |    14|          3|    1|          3|
    |grp_fu_1468_p0                           |    14|          3|   32|         96|
    |grp_fu_1468_p1                           |    14|          3|   32|         96|
    |i_8_fu_132                               |     9|          2|    8|         16|
    |merlin_gmem_kernel_syr2k_256_0_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_0_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_256_1_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_1_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_1_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_1_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_B   |     9|          2|    1|          2|
    |phi_mul_fu_128                           |     9|          2|   13|         26|
    +-----------------------------------------+------+-----------+-----+-----------+
    |Total                                    |  9121|       1905| 3661|      12297|
    +-----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                               |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                         |  223|   0|  223|          0|
    |ap_done_reg                                                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                                      |    1|   0|    1|          0|
    |ap_rst_reg_1                                                      |    1|   0|    1|          0|
    |ap_rst_reg_2                                                      |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L21_fu_852_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L22_fu_938_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L23_fu_867_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L24_fu_1009_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L2_fu_829_ap_start_reg                  |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L3_fu_1215_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_1047_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL4_fu_1024_ap_start_reg           |    1|   0|    1|          0|
    |i_8_fu_132                                                        |    8|   0|    8|          0|
    |i_reg_1425                                                        |    8|   0|    8|          0|
    |merlin_gmem_kernel_syr2k_256_0_addr_reg_1400                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_256_1_addr_reg_1405                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_512_C_addr_reg_1395                      |   64|   0|   64|          0|
    |phi_mul_fu_128                                                    |   13|   0|   13|          0|
    |phi_mul_load_reg_1420                                             |   13|   0|   13|          0|
    |sub_ln156_reg_1434                                                |   12|   0|   12|          0|
    |trunc_ln1705_1_reg_1388                                           |   58|   0|   58|          0|
    |trunc_ln1_reg_1381                                                |   58|   0|   58|          0|
    |trunc_ln_reg_1374                                                 |   58|   0|   58|          0|
    +------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                             |  655|   0|  655|          0|
    +------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|    Protocol   |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|s_axi_control_AWVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_WVALID                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_WREADY                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_WDATA                            |   in|   32|          s_axi|                         control|        scalar|
|s_axi_control_WSTRB                            |   in|    4|          s_axi|                         control|        scalar|
|s_axi_control_ARVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_RVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_RREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_RDATA                            |  out|   32|          s_axi|                         control|        scalar|
|s_axi_control_RRESP                            |  out|    2|          s_axi|                         control|        scalar|
|s_axi_control_BVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_BREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_BRESP                            |  out|    2|          s_axi|                         control|        scalar|
|ap_clk                                         |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|ap_rst_n                                       |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|interrupt                                      |  out|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+

