 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: U-2022.12-SP6
Date   : Sun Jan 21 15:45:22 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: CI_reg[0] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Point_CNT_2_reg[4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  CI_reg[0]/CK (DFFHQX8)                   0.00       0.50 r
  CI_reg[0]/Q (DFFHQX8)                    0.30       0.80 r
  U1577/Y (CLKINVX1)                       0.16       0.96 f
  U1576/Y (NOR2X2)                         0.30       1.26 r
  U1785/Y (NAND2X2)                        0.16       1.43 f
  U2104/Y (NAND2X4)                        0.12       1.55 r
  U2021/Y (OAI21X1)                        0.15       1.70 f
  U2871/Y (NAND3X2)                        0.14       1.84 r
  U2872/Y (NAND2X2)                        0.12       1.96 f
  U2874/Y (NAND4X4)                        0.12       2.08 r
  U3290/Y (AND2X2)                         0.19       2.27 r
  intadd_1/U4/CO (ADDFX2)                  0.48       2.75 r
  U1846/S (ADDFX2)                         0.52       3.27 r
  U2123/Y (NAND2BX1)                       0.40       3.67 r
  U2124/Y (OR2X8)                          0.24       3.91 r
  U1519/Y (NOR2X1)                         0.11       4.02 f
  U2028/Y (CLKBUFX3)                       0.75       4.76 f
  U2583/Y (AOI2BB2X1)                      0.41       5.17 r
  U1610/Y (NAND4XL)                        0.31       5.48 f
  U2588/Y (NOR2X1)                         0.28       5.76 r
  U2596/Y (NAND4BX1)                       0.24       6.00 f
  U2632/Y (AOI2BB2X1)                      0.33       6.33 r
  U2706/Y (NAND3X1)                        0.21       6.54 f
  U1403/Y (NAND2X1)                        0.21       6.75 r
  U2707/Y (NOR2X1)                         0.17       6.92 f
  U2712/Y (NOR2X4)                         0.15       7.07 r
  U1380/Y (INVX3)                          0.14       7.21 f
  U2713/Y (NAND2X4)                        0.18       7.39 r
  U1362/Y (INVX2)                          0.17       7.56 f
  U2716/Y (NAND3X1)                        0.29       7.85 r
  U4082/Y (OAI21XL)                        0.24       8.09 f
  Point_CNT_2_reg[4]/D (DFFQX1)            0.00       8.09 f
  data arrival time                                   8.09

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  Point_CNT_2_reg[4]/CK (DFFQX1)           0.00       8.40 r
  library setup time                      -0.30       8.10
  data required time                                  8.10
  -----------------------------------------------------------
  data required time                                  8.10
  data arrival time                                  -8.09
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
