;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, PC_MUX_sel : UInt<2>, WEN_RegFile : UInt<1>}
    
    io is invalid
    io is invalid
    node _T_26 = bits(io.IR, 6, 6) @[Decorder.scala 20:25]
    node _T_28 = eq(_T_26, UInt<1>("h00")) @[Decorder.scala 20:19]
    node _T_29 = bits(io.IR, 5, 5) @[Decorder.scala 20:37]
    node _T_30 = and(_T_28, _T_29) @[Decorder.scala 20:29]
    node _T_31 = bits(io.IR, 4, 4) @[Decorder.scala 20:49]
    node rs2 = and(_T_30, _T_31) @[Decorder.scala 20:41]
    node _T_32 = bits(io.IR, 5, 5) @[Decorder.scala 21:20]
    node _T_34 = eq(_T_32, UInt<1>("h00")) @[Decorder.scala 21:14]
    node _T_35 = bits(io.IR, 2, 2) @[Decorder.scala 21:33]
    node _T_37 = eq(_T_35, UInt<1>("h00")) @[Decorder.scala 21:27]
    node _T_38 = and(_T_34, _T_37) @[Decorder.scala 21:24]
    node _T_39 = bits(io.IR, 4, 4) @[Decorder.scala 21:48]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[Decorder.scala 21:42]
    node _T_42 = bits(io.IR, 3, 3) @[Decorder.scala 21:61]
    node _T_44 = eq(_T_42, UInt<1>("h00")) @[Decorder.scala 21:55]
    node _T_45 = and(_T_41, _T_44) @[Decorder.scala 21:52]
    node _T_46 = bits(io.IR, 2, 2) @[Decorder.scala 21:73]
    node _T_47 = and(_T_45, _T_46) @[Decorder.scala 21:65]
    node i = or(_T_38, _T_47) @[Decorder.scala 21:38]
    node _T_48 = bits(io.IR, 6, 6) @[Decorder.scala 22:19]
    node _T_50 = eq(_T_48, UInt<1>("h00")) @[Decorder.scala 22:13]
    node _T_51 = bits(io.IR, 5, 5) @[Decorder.scala 22:31]
    node _T_52 = and(_T_50, _T_51) @[Decorder.scala 22:23]
    node _T_53 = bits(io.IR, 4, 4) @[Decorder.scala 22:43]
    node s = and(_T_52, _T_53) @[Decorder.scala 22:35]
    node _T_54 = bits(io.IR, 5, 5) @[Decorder.scala 23:21]
    node _T_56 = eq(_T_54, UInt<1>("h00")) @[Decorder.scala 23:15]
    node _T_57 = bits(io.IR, 3, 3) @[Decorder.scala 23:34]
    node _T_59 = eq(_T_57, UInt<1>("h00")) @[Decorder.scala 23:28]
    node _T_60 = and(_T_56, _T_59) @[Decorder.scala 23:25]
    node _T_61 = bits(io.IR, 2, 2) @[Decorder.scala 23:46]
    node pcb = and(_T_60, _T_61) @[Decorder.scala 23:38]
    node _T_62 = bits(io.IR, 6, 6) @[Decorder.scala 25:22]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[Decorder.scala 25:16]
    node _T_65 = bits(io.IR, 2, 2) @[Decorder.scala 25:35]
    node _T_67 = eq(_T_65, UInt<1>("h00")) @[Decorder.scala 25:29]
    node _T_68 = and(_T_64, _T_67) @[Decorder.scala 25:26]
    node _T_69 = bits(io.IR, 4, 4) @[Decorder.scala 25:50]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[Decorder.scala 25:44]
    node _T_72 = bits(io.IR, 3, 3) @[Decorder.scala 25:63]
    node _T_74 = eq(_T_72, UInt<1>("h00")) @[Decorder.scala 25:57]
    node _T_75 = and(_T_71, _T_74) @[Decorder.scala 25:54]
    node _T_76 = bits(io.IR, 2, 2) @[Decorder.scala 25:75]
    node _T_77 = and(_T_75, _T_76) @[Decorder.scala 25:67]
    node rs1 = or(_T_68, _T_77) @[Decorder.scala 25:40]
    node _T_78 = bits(io.IR, 4, 4) @[Decorder.scala 26:18]
    node _T_79 = bits(io.IR, 2, 2) @[Decorder.scala 26:30]
    node u = and(_T_78, _T_79) @[Decorder.scala 26:22]
    node _T_80 = bits(io.IR, 3, 3) @[Decorder.scala 28:22]
    node _T_82 = eq(_T_80, UInt<1>("h00")) @[Decorder.scala 28:16]
    node _T_83 = bits(io.IR, 2, 2) @[Decorder.scala 28:34]
    node _T_84 = and(_T_82, _T_83) @[Decorder.scala 28:26]
    node _T_85 = bits(io.IR, 6, 6) @[Decorder.scala 28:49]
    node _T_87 = eq(_T_85, UInt<1>("h00")) @[Decorder.scala 28:43]
    node _T_88 = bits(io.IR, 4, 4) @[Decorder.scala 28:61]
    node _T_89 = and(_T_87, _T_88) @[Decorder.scala 28:53]
    node alu = or(_T_84, _T_89) @[Decorder.scala 28:39]
    node _T_90 = bits(io.IR, 5, 5) @[Decorder.scala 29:21]
    node _T_92 = eq(_T_90, UInt<1>("h00")) @[Decorder.scala 29:15]
    node _T_93 = bits(io.IR, 4, 4) @[Decorder.scala 29:34]
    node _T_95 = eq(_T_93, UInt<1>("h00")) @[Decorder.scala 29:28]
    node _T_96 = and(_T_92, _T_95) @[Decorder.scala 29:25]
    node _T_97 = bits(io.IR, 3, 3) @[Decorder.scala 29:47]
    node _T_99 = eq(_T_97, UInt<1>("h00")) @[Decorder.scala 29:41]
    node mem = and(_T_96, _T_99) @[Decorder.scala 29:38]
    node _T_100 = bits(io.IR, 5, 5) @[Decorder.scala 30:21]
    node _T_101 = bits(io.IR, 3, 3) @[Decorder.scala 30:33]
    node pcwb = and(_T_100, _T_101) @[Decorder.scala 30:25]
    node _T_102 = bits(io.IR, 5, 5) @[Decorder.scala 31:24]
    node _T_103 = bits(io.IR, 3, 3) @[Decorder.scala 31:36]
    node _T_104 = and(_T_102, _T_103) @[Decorder.scala 31:28]
    node _T_105 = bits(io.IR, 6, 6) @[Decorder.scala 31:50]
    node _T_106 = bits(io.IR, 4, 4) @[Decorder.scala 31:63]
    node _T_108 = eq(_T_106, UInt<1>("h00")) @[Decorder.scala 31:57]
    node _T_109 = and(_T_105, _T_108) @[Decorder.scala 31:54]
    node _T_110 = bits(io.IR, 2, 2) @[Decorder.scala 31:76]
    node _T_112 = eq(_T_110, UInt<1>("h00")) @[Decorder.scala 31:70]
    node _T_113 = and(_T_109, _T_112) @[Decorder.scala 31:67]
    node br_jmp = or(_T_104, _T_113) @[Decorder.scala 31:41]
    node _T_114 = bits(io.IR, 4, 4) @[Decorder.scala 32:22]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[Decorder.scala 32:16]
    node _T_117 = bits(io.IR, 3, 3) @[Decorder.scala 32:35]
    node _T_119 = eq(_T_117, UInt<1>("h00")) @[Decorder.scala 32:29]
    node _T_120 = and(_T_116, _T_119) @[Decorder.scala 32:26]
    node _T_121 = bits(io.IR, 2, 2) @[Decorder.scala 32:47]
    node jalr = and(_T_120, _T_121) @[Decorder.scala 32:39]
    node _T_122 = bits(io.IR, 5, 5) @[Decorder.scala 33:21]
    node _T_123 = bits(io.IR, 3, 3) @[Decorder.scala 33:33]
    node jtyp = and(_T_122, _T_123) @[Decorder.scala 33:25]
    node _T_124 = bits(io.IR, 6, 6) @[Decorder.scala 34:21]
    node _T_125 = bits(io.IR, 4, 4) @[Decorder.scala 34:34]
    node _T_127 = eq(_T_125, UInt<1>("h00")) @[Decorder.scala 34:28]
    node _T_128 = and(_T_124, _T_127) @[Decorder.scala 34:25]
    node _T_129 = bits(io.IR, 2, 2) @[Decorder.scala 34:47]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[Decorder.scala 34:41]
    node btyp = and(_T_128, _T_131) @[Decorder.scala 34:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 36:22]
    when rs2 : @[Decorder.scala 45:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 46:22]
      skip @[Decorder.scala 45:16]
    when i : @[Decorder.scala 48:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 49:22]
      skip @[Decorder.scala 48:14]
    when s : @[Decorder.scala 51:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 52:22]
      skip @[Decorder.scala 51:14]
    when pcb : @[Decorder.scala 54:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 55:22]
      skip @[Decorder.scala 54:16]
    when rs1 : @[Decorder.scala 59:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 60:22]
      skip @[Decorder.scala 59:16]
    when u : @[Decorder.scala 62:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 63:22]
      skip @[Decorder.scala 62:14]
    when alu : @[Decorder.scala 66:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 67:19]
      skip @[Decorder.scala 66:16]
    when mem : @[Decorder.scala 69:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 70:19]
      skip @[Decorder.scala 69:16]
    when pcwb : @[Decorder.scala 72:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 73:19]
      skip @[Decorder.scala 72:17]
    when br_jmp : @[Decorder.scala 76:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 77:22]
      skip @[Decorder.scala 76:18]
    when jalr : @[Decorder.scala 79:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 80:22]
      skip @[Decorder.scala 79:16]
    when jtyp : @[Decorder.scala 83:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 84:23]
      skip @[Decorder.scala 83:16]
    when btyp : @[Decorder.scala 86:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 87:23]
      skip @[Decorder.scala 86:16]
    node _T_145 = eq(func3, UInt<3>("h00")) @[Decorder.scala 91:26]
    node _T_147 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 91:53]
    node _T_148 = and(_T_145, _T_147) @[Decorder.scala 91:40]
    node _T_149 = eq(func3, UInt<3>("h01")) @[Decorder.scala 91:78]
    node _T_151 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 91:105]
    node _T_152 = and(_T_149, _T_151) @[Decorder.scala 91:92]
    node _T_153 = or(_T_148, _T_152) @[Decorder.scala 91:68]
    node _T_154 = eq(func3, UInt<3>("h04")) @[Decorder.scala 91:130]
    node _T_156 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 91:157]
    node _T_157 = and(_T_154, _T_156) @[Decorder.scala 91:144]
    node _T_158 = or(_T_153, _T_157) @[Decorder.scala 91:120]
    node _T_159 = eq(func3, UInt<3>("h05")) @[Decorder.scala 91:182]
    node _T_161 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 91:209]
    node _T_162 = and(_T_159, _T_161) @[Decorder.scala 91:196]
    node _T_163 = or(_T_158, _T_162) @[Decorder.scala 91:172]
    node _T_164 = eq(func3, UInt<3>("h06")) @[Decorder.scala 91:234]
    node _T_166 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 91:263]
    node _T_167 = and(_T_164, _T_166) @[Decorder.scala 91:249]
    node _T_168 = or(_T_163, _T_167) @[Decorder.scala 91:224]
    node _T_169 = eq(func3, UInt<3>("h05")) @[Decorder.scala 91:288]
    node _T_171 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 91:316]
    node _T_172 = and(_T_169, _T_171) @[Decorder.scala 91:302]
    node branch = or(_T_168, _T_172) @[Decorder.scala 91:278]
    node _T_173 = bits(io.IR, 6, 6) @[Decorder.scala 93:25]
    node _T_174 = bits(io.IR, 2, 2) @[Decorder.scala 93:37]
    node jmp_jalr = and(_T_173, _T_174) @[Decorder.scala 93:29]
    node _T_175 = bits(io.IR, 6, 6) @[Decorder.scala 94:19]
    node _T_176 = bits(io.IR, 4, 4) @[Decorder.scala 94:32]
    node _T_178 = eq(_T_176, UInt<1>("h00")) @[Decorder.scala 94:26]
    node _T_179 = and(_T_175, _T_178) @[Decorder.scala 94:23]
    node _T_180 = bits(io.IR, 2, 2) @[Decorder.scala 94:45]
    node _T_182 = eq(_T_180, UInt<1>("h00")) @[Decorder.scala 94:39]
    node br = and(_T_179, _T_182) @[Decorder.scala 94:36]
    node _T_183 = bits(io.IR, 6, 6) @[Decorder.scala 95:21]
    node _T_185 = eq(_T_183, UInt<1>("h00")) @[Decorder.scala 95:15]
    node _T_186 = bits(io.IR, 4, 4) @[Decorder.scala 95:33]
    node pc4 = or(_T_185, _T_186) @[Decorder.scala 95:25]
    node _T_187 = or(jmp_jalr, br) @[Decorder.scala 96:20]
    node _T_189 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 96:46]
    node _T_190 = and(_T_187, _T_189) @[Decorder.scala 96:27]
    when _T_190 : @[Decorder.scala 96:62]
      io.PC_MUX_sel <= UInt<2>("h02") @[Decorder.scala 97:22]
      skip @[Decorder.scala 96:62]
    node _T_193 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 99:33]
    node _T_194 = and(pc4, _T_193) @[Decorder.scala 99:14]
    when _T_194 : @[Decorder.scala 99:49]
      io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 100:23]
      skip @[Decorder.scala 99:49]
    node _T_197 = eq(io.DataMem_rdy, UInt<1>("h01")) @[Decorder.scala 102:25]
    when _T_197 : @[Decorder.scala 102:40]
      io.PC_MUX_sel <= UInt<2>("h01") @[Decorder.scala 103:23]
      skip @[Decorder.scala 102:40]
    node _T_199 = bits(io.IR, 4, 4) @[Decorder.scala 107:28]
    node _T_200 = bits(io.IR, 5, 5) @[Decorder.scala 107:42]
    node _T_202 = eq(_T_200, UInt<1>("h00")) @[Decorder.scala 107:36]
    node _T_203 = bits(io.IR, 3, 3) @[Decorder.scala 107:55]
    node _T_205 = eq(_T_203, UInt<1>("h00")) @[Decorder.scala 107:49]
    node _T_206 = and(_T_202, _T_205) @[Decorder.scala 107:46]
    node _T_207 = or(_T_199, _T_206) @[Decorder.scala 107:32]
    node _T_208 = bits(io.IR, 5, 5) @[Decorder.scala 107:69]
    node _T_209 = bits(io.IR, 2, 2) @[Decorder.scala 107:81]
    node _T_210 = and(_T_208, _T_209) @[Decorder.scala 107:73]
    node _T_211 = or(_T_207, _T_210) @[Decorder.scala 107:60]
    io.WEN_RegFile <= _T_211 @[Decorder.scala 107:20]
    
