Revision: b584908abbb81908f2f59611500559c8b585c32d
Patch-set: 12
File: runtime/arch/arm64/quick_entrypoints_arm64.S

1799
Fri Aug 12 18:38:58 2016 +0000
Author: Igor Murashkin <1021471@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: dedd6d2d_979bdc71
Bytes: 409
Don't think we need LDXP here, it's too much synchronization (=slower). A regular LDR seems like it would suffice?

ARMv8 Translation Table System and Memory Model 3.2

"All reads generated by load instructions that load a single general purpose register, and that are aligned
to the size of the read in that instruction are single-copy atomic"

(this is also why you'd want a DCHECK_ALIGNED in your C++ code)

1806
Fri Aug 12 18:38:58 2016 +0000
Author: Igor Murashkin <1021471@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: dedd6d2d_1296fa3d
Bytes: 57
nit: align whitespace of comments in this file if you can

