// Seed: 3648506255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input tri id_9,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13
);
  tri1 id_15;
  wire id_16;
  assign (strong1, highz0) id_15 = id_8;
  module_0(
      id_16, id_16, id_16, id_16, id_16
  );
endmodule
