# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor {C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:44 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_pkg.sv 
# -- Compiling package q_8_7_pkg
# 
# Top level modules:
# 	--none--
# End time: 09:46:45 on Dec 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor {C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:45 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 09:46:45 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:46:58 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# 
# Top level modules:
# 	q_8_7_tb
# End time: 09:46:58 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_7_tb
# vsim work.q_8_7_tb 
# Start time: 09:47:04 on Dec 11,2019
# Loading sv_std.std
# Loading work.q_8_7_pkg
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
add wave -position insertpoint  \
sim:/q_8_7_tb/rst_b \
sim:/q_8_7_tb/clk \
sim:/q_8_7_tb/start \
sim:/q_8_7_tb/A \
sim:/q_8_7_tb/B \
sim:/q_8_7_tb/result \
sim:/q_8_7_tb/rdy \
sim:/q_8_7_tb/state \
sim:/q_8_7_tb/load_regs \
sim:/q_8_7_tb/sub_regs \
sim:/q_8_7_tb/borrow \
sim:/q_8_7_tb/comp \
sim:/q_8_7_tb/RA \
sim:/q_8_7_tb/RB \
sim:/q_8_7_tb/RC
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:51:02 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 09:51:03 on Dec 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:31 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 09:54:31 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:20 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 09:56:21 on Dec 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vsim work.q_8_7_tb
# End time: 09:58:33 on Dec 11,2019, Elapsed time: 0:11:29
# Errors: 0, Warnings: 0
# vsim work.q_8_7_tb 
# Start time: 09:58:34 on Dec 11,2019
# Loading sv_std.std
# Loading work.q_8_7_pkg
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
add wave -position insertpoint  \
sim:/q_8_7_tb/rst_b \
sim:/q_8_7_tb/clk \
sim:/q_8_7_tb/start \
sim:/q_8_7_tb/A \
sim:/q_8_7_tb/B \
sim:/q_8_7_tb/result \
sim:/q_8_7_tb/rdy \
sim:/q_8_7_tb/state \
sim:/q_8_7_tb/load_regs \
sim:/q_8_7_tb/sub_regs \
sim:/q_8_7_tb/borrow \
sim:/q_8_7_tb/comp \
sim:/q_8_7_tb/RA \
sim:/q_8_7_tb/RB \
sim:/q_8_7_tb/RC
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:21 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# 
# Top level modules:
# 	q_8_7_tb
# End time: 09:59:21 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(24)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 24
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:32 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 10:08:32 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:32 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# 
# Top level modules:
# 	q_8_7_tb
# End time: 10:08:32 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_7_tb
# End time: 10:08:37 on Dec 11,2019, Elapsed time: 0:10:03
# Errors: 0, Warnings: 0
# vsim work.q_8_7_tb 
# Start time: 10:08:37 on Dec 11,2019
# Loading sv_std.std
# Loading work.q_8_7_pkg
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
add wave -position insertpoint  \
sim:/q_8_7_tb/rst_b \
sim:/q_8_7_tb/clk \
sim:/q_8_7_tb/start \
sim:/q_8_7_tb/A \
sim:/q_8_7_tb/B \
sim:/q_8_7_tb/result \
sim:/q_8_7_tb/rdy \
sim:/q_8_7_tb/state \
sim:/q_8_7_tb/load_regs \
sim:/q_8_7_tb/sub_regs \
sim:/q_8_7_tb/pos \
sim:/q_8_7_tb/comp \
sim:/q_8_7_tb/borrow \
sim:/q_8_7_tb/RA \
sim:/q_8_7_tb/RB \
sim:/q_8_7_tb/RC
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(25)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 25
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:31 on Dec 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor" C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7.sv 
# -- Compiling package q_8_7_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7
# -- Compiling module controller
# -- Compiling module datapath
# 
# Top level modules:
# 	q_8_7
# End time: 10:11:31 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading work.q_8_7_sv_unit
# Loading work.q_8_7
# Loading work.controller
# Loading work.datapath
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(25)
#    Time: 150 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 25
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:00 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# 
# Top level modules:
# 	q_8_7_tb
# End time: 10:25:00 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(25)
#    Time: 500 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 25
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:01 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	q_8_7_tb
# End time: 10:29:01 on Dec 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
restart
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(25)
#    Time: 500 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 25
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:13 on Dec 11,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv 
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package q_8_7_tb_sv_unit
# -- Importing package q_8_7_pkg
# -- Compiling module q_8_7_tb
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	q_8_7_tb
# End time: 10:30:14 on Dec 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
restart
# Loading work.q_8_7_tb_sv_unit
# Loading work.q_8_7_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv(25)
#    Time: 600 ps  Iteration: 0  Instance: /q_8_7_tb
# 1
# Break in Module q_8_7_tb at C:/Users/czhe/Downloads/digital_design/q_8_7_subtractor/q_8_7_tb.sv line 25
# End time: 10:31:36 on Dec 11,2019, Elapsed time: 0:22:59
# Errors: 0, Warnings: 8
