<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Go <a href="mod2527.html#l15">back</a>
<pre class="code"><br clear=all>
37463                   always @(posedge core_clk or negedge core_reset_n) begin
37464      1/1              if (!core_reset_n) begin
37465      1/1                  csr_mmu_satp_we &lt;= 1'b0;
37466                       end
37467                       else begin
37468      1/1                  csr_mmu_satp_we &lt;= csr_satp_we;
37469                       end
37470                   end
37471                   
37472                   wire sel_rd_pfm_csr;
37473                   wire sel_prob_rd_pfm_csr;
37474                   wire [31:0] csr_pfm_rdata;
37475                   wire [31:0] csr_prob_pfm_rdata;
37476                   wire hpm_m_counter_ovf;
37477                   wire hpm_s_counter_ovf;
37478                   assign csr_misa[31:30] = 2'd1;
37479                   assign csr_misa[29:26] = {4{1'b0}};
37480                   assign csr_misa[25:24] = 2'd0;
37481                   assign csr_misa[23] = 1'b1;
37482                   assign csr_misa[22] = 1'd0;
37483                   assign csr_misa[21] = 1'b0;
37484                   assign csr_misa[20] = (NUM_PRIVILEGE_LEVELS &gt; 1);
37485                   assign csr_misa[19] = 1'd0;
37486                   assign csr_misa[18] = (NUM_PRIVILEGE_LEVELS &gt; 2);
37487                   assign csr_misa[17:14] = 4'b0;
37488                   assign csr_misa[13] = ((RVN_SUPPORT_INT == 1));
37489                   assign csr_misa[12] = 1'b1;
37490                   assign csr_misa[11:9] = 3'd0;
37491                   assign csr_misa[8] = 1'b1;
37492                   assign csr_misa[7:6] = 2'd0;
37493                   assign csr_misa[5] = (FLEN != 1);
37494                   assign csr_misa[4] = 1'b0;
37495                   assign csr_misa[3] = (FLEN &gt;= 64);
37496                   assign csr_misa[2] = 1'b1;
37497                   assign csr_misa[1] = 1'b0;
37498                   assign csr_misa[0] = (RVA_SUPPORT_INT == 1);
37499                   assign csr_mslideleg = {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_mslideleg_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_mslideleg_sbe,{LOCALINT_SBE{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_mslideleg_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_mslideleg_aceerr,{LOCALINT_ACEERR{1'b0}}};
37500                   assign csr_mip = {{20{1'b0}},csr_mip_meip,csr_mip_heip,csr_mip_seip,csr_mip_ueip,csr_mip_mtip,csr_mip_htip,csr_mip_stip,csr_mip_utip,csr_mip_msip,csr_mip_hsip,csr_mip_ssip,csr_mip_usip} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_mip_aceerr,{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_mip_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_mip_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_mip_sbe,{LOCALINT_SBE{1'b0}}};
37501                   assign csr_sip = {{20{1'b0}},1'b0,1'b0,(csr_mip_seip &amp; csr_mideleg[9]),(csr_mip_ueip &amp; csr_mideleg[8]),1'b0,1'b0,(csr_mip_stip &amp; csr_mideleg[5]),(csr_mip_utip &amp; csr_mideleg[4]),1'b0,1'b0,(csr_mip_ssip &amp; csr_mideleg[1]),(csr_mip_usip &amp; csr_mideleg[0])};
37502                   assign csr_uip = {{20{1'b0}},1'b0,1'b0,1'b0,(csr_mip_ueip &amp; csr_mideleg[8] &amp; csr_sideleg[8]),1'b0,1'b0,1'b0,(csr_mip_utip &amp; csr_mideleg[4] &amp; csr_sideleg[4]),1'b0,1'b0,1'b0,(csr_mip_usip &amp; csr_mideleg[0] &amp; csr_sideleg[0])};
37503                   assign csr_rmw_mip = {{20{1'b0}},csr_mip_meip,csr_mip_heip,csr_rmw_mip_seip,csr_rmw_mip_ueip,csr_mip_mtip,csr_mip_htip,csr_mip_stip,csr_mip_utip,csr_mip_msip,csr_mip_hsip,csr_mip_ssip,csr_mip_usip} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_mip_aceerr,{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_mip_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_mip_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_mip_sbe,{LOCALINT_SBE{1'b0}}};
37504                   assign csr_rmw_sip = {{20{1'b0}},1'b0,1'b0,(csr_rmw_mip_seip &amp; csr_mideleg[9]),(csr_rmw_mip_ueip &amp; csr_mideleg[8]),1'b0,1'b0,(csr_mip_stip &amp; csr_mideleg[5]),(csr_mip_utip &amp; csr_mideleg[4]),1'b0,1'b0,(csr_mip_ssip &amp; csr_mideleg[1]),(csr_mip_usip &amp; csr_mideleg[0])};
37505                   wire csr_slip_slpecc_read_en;
37506                   wire csr_slip_aceerr_read_en;
37507                   wire csr_slip_hpmint_read_en;
37508                   wire csr_slip_sbe_read_en;
37509                   wire csr_slie_slpecc_read_en;
37510                   wire csr_slie_aceerr_read_en;
37511                   wire csr_slie_hpmint_read_en;
37512                   wire csr_slie_sbe_read_en;
37513                   assign csr_slip_aceerr_read_en = (csr_mslideleg[LOCALINT_ACEERR] &amp; cur_privilege_s) | cur_privilege_m;
37514                   assign csr_slip_slpecc_read_en = (csr_mslideleg[LOCALINT_SLPECC] &amp; cur_privilege_s) | cur_privilege_m;
37515                   assign csr_slip_hpmint_read_en = (csr_mslideleg[LOCALINT_HPMINT] &amp; cur_privilege_s) | cur_privilege_m;
37516                   assign csr_slip_sbe_read_en = (csr_mslideleg[LOCALINT_SBE] &amp; cur_privilege_s) | cur_privilege_m;
37517                   assign csr_slie_aceerr_read_en = csr_slip_aceerr_read_en;
37518                   assign csr_slie_slpecc_read_en = csr_slip_slpecc_read_en;
37519                   assign csr_slie_hpmint_read_en = csr_slip_hpmint_read_en;
37520                   assign csr_slie_sbe_read_en = csr_slip_sbe_read_en;
37521                   assign csr_slip = {{(32 - LOCALINT_SLPECC - 1){1'b0}},(csr_slip_slpecc &amp; csr_slip_slpecc_read_en),{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},(csr_slip_aceerr &amp; csr_slip_aceerr_read_en),{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},(csr_slip_hpmint &amp; csr_slip_hpmint_read_en),{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},(csr_slip_sbe &amp; csr_slip_sbe_read_en),{LOCALINT_SBE{1'b0}}};
37522                   assign csr_ipipe_slip = {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_slip_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_slip_aceerr,{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_slip_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_slip_sbe,{LOCALINT_SBE{1'b0}}};
37523                   assign csr_mie = {{20{1'b0}},csr_mie_meie,csr_mie_heie,csr_mie_seie,csr_mie_ueie,csr_mie_mtie,csr_mie_htie,csr_mie_stie,csr_mie_utie,csr_mie_msie,csr_mie_hsie,csr_mie_ssie,csr_mie_usie} | {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_mie_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_mie_aceerr,{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_mie_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_mie_sbe,{LOCALINT_SBE{1'b0}}};
37524                   assign csr_sie = {{20{1'b0}},1'b0,1'b0,(csr_mie_seie &amp; csr_mideleg[9]),(csr_mie_ueie &amp; csr_mideleg[8]),1'b0,1'b0,(csr_mie_stie &amp; csr_mideleg[5]),(csr_mie_utie &amp; csr_mideleg[4]),1'b0,1'b0,(csr_mie_ssie &amp; csr_mideleg[1]),(csr_mie_usie &amp; csr_mideleg[0])};
37525                   assign csr_uie = {{20{1'b0}},1'b0,1'b0,1'b0,(csr_mie_ueie &amp; csr_mideleg[8] &amp; csr_sideleg[8]),1'b0,1'b0,1'b0,(csr_mie_utie &amp; csr_mideleg[4] &amp; csr_sideleg[4]),1'b0,1'b0,1'b0,(csr_mie_usie &amp; csr_mideleg[0] &amp; csr_sideleg[0])};
37526                   assign csr_slie = {{(32 - LOCALINT_SLPECC - 1){1'b0}},(csr_slie_slpecc &amp; csr_slie_slpecc_read_en),{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},(csr_slie_aceerr &amp; csr_slie_aceerr_read_en),{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},(csr_slie_hpmint &amp; csr_slie_hpmint_read_en),{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},(csr_slie_sbe &amp; csr_slie_sbe_read_en),{LOCALINT_SBE{1'b0}}};
37527                   assign csr_ipipe_slie = {{(32 - LOCALINT_SLPECC - 1){1'b0}},csr_slie_slpecc,{LOCALINT_SLPECC{1'b0}}} | {{(32 - LOCALINT_ACEERR - 1){1'b0}},csr_slie_aceerr,{LOCALINT_ACEERR{1'b0}}} | {{(32 - LOCALINT_HPMINT - 1){1'b0}},csr_slie_hpmint,{LOCALINT_HPMINT{1'b0}}} | {{(32 - LOCALINT_SBE - 1){1'b0}},csr_slie_sbe,{LOCALINT_SBE{1'b0}}};
37528                   assign csr_mstatus[0] = csr_mstatus_uie;
37529                   assign csr_mstatus[1] = csr_mstatus_sie;
37530                   assign csr_mstatus[2] = csr_mstatus_hie;
37531                   assign csr_mstatus[3] = csr_mstatus_mie;
37532                   assign csr_mstatus[4] = csr_mstatus_upie;
37533                   assign csr_mstatus[5] = csr_mstatus_spie;
37534                   assign csr_mstatus[6] = csr_mstatus_hpie;
37535                   assign csr_mstatus[7] = csr_mstatus_mpie;
37536                   assign csr_mstatus[8] = csr_mstatus_spp;
37537                   assign csr_mstatus[10:9] = csr_mstatus_hpp[1:0];
37538                   assign csr_mstatus[12:11] = csr_mstatus_mpp[1:0];
37539                   assign csr_mstatus[14:13] = csr_mstatus_fs[1:0];
37540                   assign csr_mstatus[16:15] = csr_mstatus_xs[1:0];
37541                   assign csr_mstatus[17] = csr_mstatus_mprv;
37542                   assign csr_mstatus[18] = csr_mstatus_sum;
37543                   assign csr_mstatus[19] = csr_mstatus_mxr;
37544                   assign csr_mstatus[20] = csr_mstatus_tvm;
37545                   assign csr_mstatus[21] = csr_mstatus_tw;
37546                   assign csr_mstatus[22] = csr_mstatus_tsr;
37547                   assign csr_mstatus[30:23] = 8'd0;
37548                   assign csr_mstatus[31] = csr_mstatus_sd;
37549                   assign csr_sstatus[0] = csr_mstatus_uie;
37550                   assign csr_sstatus[1] = csr_mstatus_sie;
37551                   assign csr_sstatus[2] = 1'b0;
37552                   assign csr_sstatus[3] = 1'b0;
37553                   assign csr_sstatus[4] = csr_mstatus_upie;
37554                   assign csr_sstatus[5] = csr_mstatus_spie;
37555                   assign csr_sstatus[6] = 1'b0;
37556                   assign csr_sstatus[7] = 1'b0;
37557                   assign csr_sstatus[8] = csr_mstatus_spp;
37558                   assign csr_sstatus[10:9] = 2'b0;
37559                   assign csr_sstatus[12:11] = 2'b0;
37560                   assign csr_sstatus[14:13] = csr_mstatus_fs[1:0];
37561                   assign csr_sstatus[16:15] = csr_mstatus_xs[1:0];
37562                   assign csr_sstatus[17] = 1'b0;
37563                   assign csr_sstatus[18] = csr_mstatus_sum;
37564                   assign csr_sstatus[19] = csr_mstatus_mxr;
37565                   assign csr_sstatus[20] = 1'b0;
37566                   assign csr_sstatus[21] = 1'b0;
37567                   assign csr_sstatus[22] = 1'b0;
37568                   assign csr_sstatus[30:23] = 8'd0;
37569                   assign csr_sstatus[31] = csr_mstatus_sd;
37570                   assign csr_ustatus[0] = csr_mstatus_uie;
37571                   assign csr_ustatus[3:1] = 3'b0;
37572                   assign csr_ustatus[4] = csr_mstatus_upie;
37573                   assign csr_ustatus[31:5] = {27{1'b0}};
37574                   assign reg_csr_mepc_addr_nx[EXTVALEN - 1:2] = (ipipe_csr_epc_we &amp; ~csr_trap_delegated) ? ipipe_csr_epc_wdata[EXTVALEN - 1:2] : csr_wdata[EXTVALEN - 1:2];
37575                   assign reg_csr_mepc_addr_nx[1] = (ipipe_csr_epc_we &amp; ~csr_trap_delegated) ? ipipe_csr_epc_wdata[1] : csr_wdata[1];
37576                   assign csr_mepc_addr_we = (ipipe_csr_epc_we &amp; ~csr_trap_delegated) | csr_mepc_we;
37577                   assign csr_mtvec[VALEN - 1:0] = {csr_mtvec_addr,2'd0};
37578                   assign csr_mnvec[VALEN - 1:0] = reset_vector[VALEN - 1:0];
37579                   generate
37580                       if (32 &gt; EXTVALEN) begin:gen_zero_extend_pacsr
37581                           assign csr_mtvec[31:VALEN] = {(32 - VALEN){1'b0}};
37582                           assign csr_milmb[31:VALEN] = {(32 - VALEN){1'b0}};
37583                           assign csr_mdlmb[31:VALEN] = {(32 - VALEN){1'b0}};
37584                           assign csr_mnvec[31:VALEN] = {(32 - VALEN){1'b0}};
37585                       end
37586                       if ((32 &gt; EXTVALEN) &amp;&amp; (VALEN == EXTVALEN)) begin:gen_zero_extend_vacsr
37587                           assign csr_stvec[31:VALEN] = {(32 - VALEN){1'b0}};
37588                           assign csr_utvec[31:VALEN] = {(32 - VALEN){1'b0}};
37589                           assign csr_mtval[31:VALEN] = {(32 - VALEN){1'b0}};
37590                           assign csr_stval[31:VALEN] = {(32 - VALEN){1'b0}};
37591                           assign csr_utval[31:VALEN] = {(32 - VALEN){1'b0}};
37592                           assign csr_mepc[31:VALEN] = {(32 - VALEN){1'b0}};
37593                           assign csr_sepc[31:VALEN] = {(32 - VALEN){1'b0}};
37594                           assign csr_uepc[31:VALEN] = {(32 - VALEN){1'b0}};
37595                           assign csr_dpc[31:VALEN] = {(32 - VALEN){1'b0}};
37596                           assign csr_uitb[31:VALEN] = {(32 - VALEN){1'b0}};
37597                       end
37598                       if ((32 &gt; EXTVALEN) &amp;&amp; (VALEN != EXTVALEN)) begin:gen_sign_extend_vacsr
37599                           assign csr_stvec[31:EXTVALEN] = {(32 - EXTVALEN){csr_stvec[EXTVALEN - 1]}};
37600                           assign csr_utvec[31:EXTVALEN] = {(32 - EXTVALEN){csr_utvec[EXTVALEN - 1]}};
37601                           assign csr_mtval[31:EXTVALEN] = {(32 - EXTVALEN){csr_mtval[EXTVALEN - 1]}};
37602                           assign csr_stval[31:EXTVALEN] = {(32 - EXTVALEN){csr_stval[EXTVALEN - 1]}};
37603                           assign csr_utval[31:EXTVALEN] = {(32 - EXTVALEN){csr_utval[EXTVALEN - 1]}};
37604                           assign csr_mepc[31:EXTVALEN] = {(32 - EXTVALEN){csr_mepc[EXTVALEN - 1]}};
37605                           assign csr_sepc[31:EXTVALEN] = {(32 - EXTVALEN){csr_sepc[EXTVALEN - 1]}};
37606                           assign csr_uepc[31:EXTVALEN] = {(32 - EXTVALEN){csr_uepc[EXTVALEN - 1]}};
37607                           assign csr_dpc[31:EXTVALEN] = {(32 - EXTVALEN){csr_dpc[EXTVALEN - 1]}};
37608                           assign csr_uitb[31:EXTVALEN] = {(32 - EXTVALEN){csr_uitb[EXTVALEN - 1]}};
37609                       end
37610                   endgenerate
37611                   assign csr_mcause = {csr_mcause_interrupt,{21{1'b0}},csr_mcause_code};
37612                   assign csr_micm_cfg[2:0] = (ICACHE_SIZE_KB == 0) ? 3'd0 : (ICACHE_TAG_RAM_AW == 12) ? 3'd6 : (ICACHE_TAG_RAM_AW == 11) ? 3'd5 : (ICACHE_TAG_RAM_AW == 10) ? 3'd4 : (ICACHE_TAG_RAM_AW == 9) ? 3'd3 : (ICACHE_TAG_RAM_AW == 8) ? 3'd2 : (ICACHE_TAG_RAM_AW == 7) ? 3'd1 : 3'd0;
37613                   assign csr_micm_cfg[5:3] = (ICACHE_SIZE_KB == 0) ? 3'd0 : (ICACHE_WAY == 4) ? 3'd3 : (ICACHE_WAY == 2) ? 3'd1 : 3'd0;
37614                   assign csr_micm_cfg[8:6] = (ICACHE_SIZE_KB == 0) ? 3'd0 : (CACHE_LINE_SIZE == 64) ? 3'd4 : (CACHE_LINE_SIZE == 32) ? 3'd3 : 3'd2;
37615                   assign csr_micm_cfg[9] = (ICACHE_SIZE_KB != 0);
37616                   assign csr_micm_cfg[11:10] = ((ICACHE_ECC_TYPE_INT == 0)) ? 2'd0 : ((ICACHE_ECC_TYPE_INT == 1)) ? 2'd1 : 2'd2;
37617                   assign csr_micm_cfg[14:12] = (ILM_SIZE_KB != 0) ? 3'd1 : 3'd0;
37618                   assign csr_micm_cfg[19:15] = (ILM_SIZE_KB == 0) ? 5'd0 : (ILM_SIZE_KB == 4) ? 5'd3 : (ILM_SIZE_KB == 8) ? 5'd4 : (ILM_SIZE_KB == 16) ? 5'd5 : (ILM_SIZE_KB == 32) ? 5'd6 : (ILM_SIZE_KB == 64) ? 5'd7 : (ILM_SIZE_KB == 128) ? 5'd8 : (ILM_SIZE_KB == 256) ? 5'd9 : (ILM_SIZE_KB == 512) ? 5'd10 : (ILM_SIZE_KB == 1024) ? 5'd11 : (ILM_SIZE_KB == 2048) ? 5'd12 : (ILM_SIZE_KB == 4096) ? 5'd13 : (ILM_SIZE_KB == 8192) ? 5'd14 : 5'd15;
37619                   assign csr_micm_cfg[20] = 1'b0;
37620                   assign csr_micm_cfg[22:21] = (ILM_ECC_TYPE_INT == 0) ? 2'd0 : (ILM_ECC_TYPE_INT == 1) ? 2'd1 : 2'd2;
37621                   assign csr_micm_cfg[23] = 1'b0;
37622                   assign csr_micm_cfg[24] = (ICACHE_TAG_RAM_AW == 5);
37623                   assign csr_micm_cfg[26:25] = (ICACHE_SIZE_KB == 0) ? 2'd0 : (ICACHE_LRU_INT == 0) ? 2'd1 : 2'd2;
37624                   assign csr_micm_cfg[31:27] = {5{1'b0}};
37625                   assign csr_mdcm_cfg[2:0] = (DCACHE_SIZE_KB == 0) ? 3'd0 : (DCACHE_TAG_AW == 12) ? 3'd6 : (DCACHE_TAG_AW == 11) ? 3'd5 : (DCACHE_TAG_AW == 10) ? 3'd4 : (DCACHE_TAG_AW == 9) ? 3'd3 : (DCACHE_TAG_AW == 8) ? 3'd2 : (DCACHE_TAG_AW == 7) ? 3'd1 : 3'd0;
37626                   assign csr_mdcm_cfg[5:3] = (DCACHE_SIZE_KB == 0) ? 3'd0 : (DCACHE_WAY == 4) ? 3'd3 : (DCACHE_WAY == 2) ? 3'd1 : 3'd0;
37627                   assign csr_mdcm_cfg[8:6] = (DCACHE_SIZE_KB == 0) ? 3'd0 : (CACHE_LINE_SIZE == 64) ? 3'd4 : (CACHE_LINE_SIZE == 32) ? 3'd3 : 3'd2;
37628                   assign csr_mdcm_cfg[9] = (DCACHE_SIZE_KB != 0);
37629                   assign csr_mdcm_cfg[11:10] = (DCACHE_ECC_TYPE_INT == 0) ? 2'd0 : (DCACHE_ECC_TYPE_INT == 1) ? 2'd1 : 2'd2;
37630                   assign csr_mdcm_cfg[14:12] = (DLM_SIZE_KB != 0) ? 3'd1 : 3'd0;
37631                   assign csr_mdcm_cfg[19:15] = (DLM_SIZE_KB == 0) ? 5'd0 : (DLM_SIZE_KB == 4) ? 5'd3 : (DLM_SIZE_KB == 8) ? 5'd4 : (DLM_SIZE_KB == 16) ? 5'd5 : (DLM_SIZE_KB == 32) ? 5'd6 : (DLM_SIZE_KB == 64) ? 5'd7 : (DLM_SIZE_KB == 128) ? 5'd8 : (DLM_SIZE_KB == 256) ? 5'd9 : (DLM_SIZE_KB == 512) ? 5'd10 : (DLM_SIZE_KB == 1024) ? 5'd11 : (DLM_SIZE_KB == 2048) ? 5'd12 : (DLM_SIZE_KB == 4096) ? 5'd13 : (DLM_SIZE_KB == 8192) ? 5'd14 : 5'd15;
37632                   assign csr_mdcm_cfg[20] = 1'b0;
37633                   assign csr_mdcm_cfg[22:21] = (DLM_ECC_TYPE_INT == 0) ? 2'd0 : (DLM_ECC_TYPE_INT == 1) ? 2'd1 : 2'd2;
37634                   assign csr_mdcm_cfg[23] = 1'b0;
37635                   assign csr_mdcm_cfg[24] = (DCACHE_TAG_AW == 5);
37636                   assign csr_mdcm_cfg[26:25] = (DCACHE_SIZE_KB == 0) ? 2'd0 : (DCACHE_LRU_INT == 0) ? 2'd1 : 2'd2;
37637                   assign csr_mdcm_cfg[31:27] = {5{1'b0}};
37638                   assign csr_mmsc_cfg[0] = (ECC_SUPPORT_INT == 1);
37639                   assign csr_mmsc_cfg[1] = 1'b0;
37640                   assign csr_mmsc_cfg[2] = (STLB_ECC_TYPE == 1);
37641                   assign csr_mmsc_cfg[3] = 1'b1;
37642                   assign csr_mmsc_cfg[4] = ((POWERBRAKE_SUPPORT_INT == 1));
37643                   assign csr_mmsc_cfg[5] = (STACKSAFE_SUPPORT_INT == 1);
37644                   assign csr_mmsc_cfg[6] = ((ACE_SUPPORT_INT == 1));
37645                   assign csr_mmsc_cfg[11:7] = 5'b0;
37646                   assign csr_mmsc_cfg[12] = ((VECTOR_PLIC_SUPPORT_INT == 1));
37647                   assign csr_mmsc_cfg[13] = 1'b1;
37648                   assign csr_mmsc_cfg[14] = ((SLAVE_PORT_SUPPORT_INT == 1));
37649                   assign csr_mmsc_cfg[15] = (PERFORMANCE_MONITOR_INT == 1);
37650                   assign csr_mmsc_cfg[16] = (CACHE_SUPPORT_INT == 1);
37651                   assign csr_mmsc_cfg[17] = (FLEN != 1) &amp; ((FP16_SUPPORT_INT == 0));
37652                   assign csr_mmsc_cfg[18] = (CACHE_SUPPORT_INT == 1);
37653                   assign csr_mmsc_cfg[19] = 1'b0;
37654                   assign csr_mmsc_cfg[21:20] = 2'b0;
37655                   assign csr_mmsc_cfg[22] = (PERFORMANCE_MONITOR_INT == 0);
37656                   assign csr_mmsc_cfg[28:23] = 6'b0;
37657                   assign csr_mmsc_cfg[29] = ((DSP_SUPPORT_INT == 1));
37658                   assign csr_mmsc_cfg[30] = (PMA_ENTRIES != 0);
37659                   assign csr_mmsc_cfg[31] = ((MMSC_CFG2_EXIST_INT == 1));
37660                   assign csr_mmsc_cfg2[0] = ((BFLOAT16_SUPPORT_INT == 1));
37661                   assign csr_mmsc_cfg2[1] = ((FP16_SUPPORT_INT == 1));
37662                   assign csr_mmsc_cfg2[2] = ((VINT4_SUPPORT_INT == 1));
37663                   assign csr_mmsc_cfg2[3] = 1'b0;
37664                   assign csr_mmsc_cfg2[4] = 1'b0;
37665                   assign csr_mmsc_cfg2[5] = (FLEN != 1);
37666                   assign csr_mmsc_cfg2[6] = 1'b0;
37667                   assign csr_mmsc_cfg2[12:7] = 6'd0;
37668                   assign csr_mmsc_cfg2[13] = (CLUSTER_SUPPORT_INT != 0);
37669                   assign csr_mmsc_cfg2[14] = (L2C_CACHE_SIZE_KB != 0);
37670                   assign csr_mmsc_cfg2[15] = (IOCP_NUM != 0);
37671                   assign csr_mmsc_cfg2[19:16] = (NCORE_CLUSTER == 4) ? 4'd3 : (NCORE_CLUSTER == 2) ? 4'd1 : (NCORE_CLUSTER == 8) ? 4'd7 : 4'd0;
37672                   assign csr_mmsc_cfg2[20] = 1'b0;
37673                   assign csr_mmsc_cfg2[21] = (STLB_ECC_TYPE == 1);
37674                   assign csr_mmsc_cfg2[31:22] = {10{1'b0}};
37675                   assign csr_ml2c_ctl_base[31:0] = L2C_REG_BASE[31:0];
37676                   assign csr_mmisc_ctl[0] = 1'b0;
37677                   assign csr_mmisc_ctl[1] = csr_mmisc_ctl_vec_plic;
37678                   assign csr_mmisc_ctl[2] = csr_mmisc_ctl_rvcompm;
37679                   assign csr_mmisc_ctl[3] = csr_mmisc_ctl_brpe;
37680                   assign csr_mmisc_ctl[5:4] = csr_mmisc_ctl_aces;
37681                   assign csr_mmisc_ctl[6] = csr_mmisc_ctl_una;
37682                   assign csr_mmisc_ctl[7] = 1'b0;
37683                   assign csr_mmisc_ctl[8] = csr_mmisc_ctl_nbcache_en;
37684                   assign csr_mmisc_ctl[31:9] = {23{1'b0}};
37685                   assign csr_milmb[0] = csr_milmb_ien;
37686                   assign csr_milmb[2:1] = csr_milmb_eccen;
37687                   assign csr_milmb[3] = csr_milmb_rwecc;
37688                   assign csr_milmb[11:4] = 8'd0;
37689                   assign csr_milmb[VALEN - 1:12] = ILM_BASE[VALEN - 1:12];
37690                   assign csr_mdlmb[0] = csr_mdlmb_den;
37691                   assign csr_mdlmb[2:1] = csr_mdlmb_eccen;
37692                   assign csr_mdlmb[3] = csr_mdlmb_rwecc;
37693                   assign csr_mdlmb[11:4] = 8'd0;
37694                   assign csr_mdlmb[VALEN - 1:12] = DLM_BASE[VALEN - 1:12];
37695                   assign csr_mecc_code[7:0] = csr_mecc_code_code;
37696                   assign csr_mecc_code[15:8] = 8'd0;
37697                   assign csr_mecc_code[16] = csr_mecc_code_c;
37698                   assign csr_mecc_code[17] = csr_mecc_code_p;
37699                   assign csr_mecc_code[21:18] = csr_mecc_code_ramid;
37700                   assign csr_mecc_code[22] = csr_mecc_code_fetch;
37701                   assign csr_mecc_code[31:23] = {9{1'b0}};
37702                   assign csr_dcsr[31:28] = csr_dcsr_xdebugver;
37703                   assign csr_dcsr[27:16] = 12'd0;
37704                   assign csr_dcsr[15] = csr_dcsr_ebreakm;
37705                   assign csr_dcsr[14] = csr_dcsr_ebreakh;
37706                   assign csr_dcsr[13] = csr_dcsr_ebreaks;
37707                   assign csr_dcsr[12] = csr_dcsr_ebreaku;
37708                   assign csr_dcsr[11] = csr_dcsr_stepie;
37709                   assign csr_dcsr[10] = csr_dcsr_stopcount;
37710                   assign csr_dcsr[9] = csr_dcsr_stoptime;
37711                   assign csr_dcsr[8:6] = csr_dcsr_cause;
37712                   assign csr_dcsr[5] = 1'b0;
37713                   assign csr_dcsr[4] = csr_dcsr_mprven;
37714                   assign csr_dcsr[3] = csr_dcsr_nmip;
37715                   assign csr_dcsr[2] = csr_dcsr_step;
37716                   assign csr_dcsr[1:0] = csr_dcsr_prv;
37717                   assign csr_dexc2dbg[0] = csr_dexc2dbg_iam;
37718                   assign csr_dexc2dbg[1] = csr_dexc2dbg_iaf;
37719                   assign csr_dexc2dbg[2] = csr_dexc2dbg_ii;
37720                   assign csr_dexc2dbg[3] = csr_dexc2dbg_nmi;
37721                   assign csr_dexc2dbg[4] = csr_dexc2dbg_lam;
37722                   assign csr_dexc2dbg[5] = csr_dexc2dbg_laf;
37723                   assign csr_dexc2dbg[6] = csr_dexc2dbg_sam;
37724                   assign csr_dexc2dbg[7] = csr_dexc2dbg_saf;
37725                   assign csr_dexc2dbg[8] = csr_dexc2dbg_uec;
37726                   assign csr_dexc2dbg[9] = csr_dexc2dbg_sec;
37727                   assign csr_dexc2dbg[10] = csr_dexc2dbg_hec;
37728                   assign csr_dexc2dbg[11] = csr_dexc2dbg_mec;
37729                   assign csr_dexc2dbg[12] = csr_dexc2dbg_hsp;
37730                   assign csr_dexc2dbg[13] = csr_dexc2dbg_ace;
37731                   assign csr_dexc2dbg[14] = csr_dexc2dbg_slpecc;
37732                   assign csr_dexc2dbg[15] = csr_dexc2dbg_sbe;
37733                   assign csr_dexc2dbg[16] = csr_dexc2dbg_ipf;
37734                   assign csr_dexc2dbg[17] = csr_dexc2dbg_lpf;
37735                   assign csr_dexc2dbg[18] = csr_dexc2dbg_spf;
37736                   assign csr_dexc2dbg[19] = csr_dexc2dbg_pmov;
37737                   assign csr_dexc2dbg[31:20] = {12{1'b0}};
37738                   assign csr_ddcause[7:0] = csr_ddcause_maintype;
37739                   assign csr_ddcause[15:8] = csr_ddcause_subtype;
37740                   assign csr_ddcause[31:16] = {16{1'b0}};
37741                   generate
37742                       if (((MMU_SCHEME_INT == 1)) &amp;&amp; (PALEN == 34)) begin:gen_csr_satp_sv32_pa34
37743                           assign csr_satp = {csr_satp_mode[0],csr_satp_asid,csr_satp_ppn};
37744                       end
37745                       else if (((MMU_SCHEME_INT == 1)) &amp;&amp; (PALEN != 34)) begin:gen_csr_satp_sv32_non_pa34
37746                           assign csr_satp = {csr_satp_mode[0],csr_satp_asid,{(34 - PALEN){1'b0}},csr_satp_ppn};
37747                       end
37748                       else if ((((MMU_SCHEME_INT == 2)) || ((MMU_SCHEME_INT == 3))) &amp;&amp; (PALEN == 56)) begin:gen_csr_satp_sv39_sv48_pa56
37749                           assign csr_satp = {csr_satp_mode,7'b0,csr_satp_asid,csr_satp_ppn};
37750                       end
37751                       else if ((((MMU_SCHEME_INT == 2)) || ((MMU_SCHEME_INT == 3))) &amp;&amp; (PALEN != 56)) begin:gen_csr_satp_sv39_sv48_non_pa56
37752                           assign csr_satp = {csr_satp_mode,7'b0,csr_satp_asid,{(56 - PALEN){1'b0}},csr_satp_ppn};
37753                       end
37754                       else begin:gen_csr_satp_bare
37755                           assign csr_satp = {32{1'b0}};
37756                       end
37757                   endgenerate
37758                   wire [43:0] hint_event;
37759                   assign hint_event[19] = dcu_event[0];
37760                   assign hint_event[22] = dcu_event[1];
37761                   assign hint_event[20] = dcu_event[2];
37762                   assign hint_event[21] = dcu_event[3];
37763                   assign hint_event[24] = dcu_event[4];
37764                   assign hint_event[25] = dcu_event[5];
37765                   assign hint_event[26] = dcu_event[6];
37766                   assign hint_event[0] = mshr_event[0];
37767                   assign hint_event[2] = mshr_event[1];
37768                   assign hint_event[4] = mshr_event[2];
37769                   assign hint_event[6] = mshr_event[3];
37770                   assign hint_event[8] = mshr_event[4];
37771                   assign hint_event[10] = mshr_event[5];
37772                   assign hint_event[12] = mshr_event[6];
37773                   assign hint_event[14] = mshr_event[7];
37774                   assign hint_event[1] = mshr_event[8];
37775                   assign hint_event[3] = mshr_event[9];
37776                   assign hint_event[5] = mshr_event[10];
37777                   assign hint_event[7] = mshr_event[11];
37778                   assign hint_event[9] = mshr_event[12];
37779                   assign hint_event[11] = mshr_event[13];
37780                   assign hint_event[13] = mshr_event[14];
37781                   assign hint_event[15] = mshr_event[15];
37782                   assign hint_event[32] = ifu_event[0];
37783                   assign hint_event[34] = ifu_event[1];
37784                   assign hint_event[33] = ifu_event[2];
37785                   assign hint_event[35] = ifu_event[4];
37786                   assign hint_event[36] = ifu_event[3];
37787                   assign hint_event[43] = ifu_event[5];
37788                   assign hint_event[17] = lsu_event[0];
37789                   assign hint_event[18] = lsu_event[1];
37790                   assign hint_event[40] = lsu_event[3];
37791                   assign hint_event[23] = lsu_event[2];
37792                   assign hint_event[31] = lsu_event[4];
37793                   assign hint_event[16] = ipipe_event[0];
37794                   assign hint_event[37] = ilm_csr_access;
37795                   assign hint_event[27] = dlm_csr_access0;
37796                   assign hint_event[28] = dlm_csr_access1;
37797                   assign hint_event[29] = dlm_csr_access2;
37798                   assign hint_event[30] = dlm_csr_access3;
37799                   assign hint_event[41] = mmu_csr_mitlb_access;
37800                   assign hint_event[42] = mmu_csr_mitlb_miss;
37801                   assign hint_event[38] = mmu_csr_mdtlb_access;
37802                   assign hint_event[39] = mmu_csr_mdtlb_miss;
37803                   kv_pfm_csr #(
37804                       .PERFORMANCE_MONITOR_INT(PERFORMANCE_MONITOR_INT),
37805                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS)
37806                   ) kv_pfm_csr (
37807                       .core_clk(core_clk),
37808                       .core_reset_n(core_reset_n),
37809                       .csr_we(csr_we),
37810                       .csr_waddr(ipipe_csr_req_waddr),
37811                       .csr_wdata(csr_wdata),
37812                       .csr_rd_hit0(sel_rd_pfm_csr),
37813                       .csr_rd_hit1(sel_prob_rd_pfm_csr),
37814                       .csr_raddr0(ipipe_csr_req_raddr),
37815                       .csr_rdata0(csr_pfm_rdata),
37816                       .csr_raddr1(csr_prob_raddr),
37817                       .csr_rdata1(csr_prob_pfm_rdata),
37818                       .ipipe_csr_pfm_inst_retire(ipipe_csr_pfm_inst_retire),
37819                       .wb_i0_instr_event(wb_i0_instr_event),
37820                       .wb_i1_instr_event(wb_i1_instr_event),
37821                       .hint_event(hint_event),
37822                       .csr_dcsr_stopcount(csr_dcsr_stopcount),
37823                       .csr_halt_mode(csr_halt_mode),
37824                       .cur_privilege_m(cur_privilege_m),
37825                       .cur_privilege_s(cur_privilege_s),
37826                       .cur_privilege_u(cur_privilege_u),
37827                       .csr_mcounteren(csr_mcounteren),
37828                       .csr_mcounterwen(csr_mcounterwen),
37829                       .csr_scounteren(csr_scounteren),
37830                       .hpm_m_counter_ovf(hpm_m_counter_ovf),
37831                       .hpm_s_counter_ovf(hpm_s_counter_ovf)
37832                   );
37833                   assign csr_resp_rdata = ({32{sel_rd_misa}} &amp; csr_misa) | ({32{sel_rd_mvendorid}} &amp; csr_mvendorid) | ({32{sel_rd_marchid}} &amp; csr_marchid) | ({32{sel_rd_mimpid}} &amp; csr_mimpid) | ({32{sel_rd_mhartid}} &amp; csr_mhartid) | ({32{sel_rd_mstatus}} &amp; csr_mstatus) | ({32{sel_rd_medeleg}} &amp; csr_medeleg) | ({32{sel_rd_mideleg}} &amp; csr_mideleg) | ({32{sel_rd_mslideleg}} &amp; csr_mslideleg) | ({32{sel_rd_mie}} &amp; csr_mie) | ({32{sel_rd_mtvec}} &amp; csr_mtvec) | ({32{sel_rd_pfm_csr}} &amp; csr_pfm_rdata) | ({32{sel_rd_mscratch}} &amp; csr_mscratch) | ({32{sel_rd_mepc}} &amp; csr_mepc) | ({32{sel_rd_mcause}} &amp; csr_mcause) | ({32{sel_rd_mtval}} &amp; csr_mtval) | ({32{sel_rd_tselect}} &amp; csr_tselect) | ({32{sel_rd_tdata1}} &amp; csr_tdata1) | ({32{sel_rd_tdata2}} &amp; csr_tdata2) | ({32{sel_rd_tdata3}} &amp; csr_tdata3) | ({32{sel_rd_tinfo}} &amp; csr_tinfo) | ({32{sel_rd_tcontrol}} &amp; csr_tcontrol) | ({32{sel_rd_mcontext}} &amp; csr_mcontext) | ({32{sel_rd_scontext}} &amp; csr_scontext) | ({32{sel_rd_dcsr}} &amp; csr_dcsr) | ({32{sel_rd_dpc}} &amp; csr_dpc) | ({32{sel_rd_dscratch0}} &amp; csr_dscratch0) | ({32{sel_rd_dscratch1}} &amp; csr_dscratch1) | ({32{sel_rd_micm_cfg}} &amp; csr_micm_cfg) | ({32{sel_rd_mdcm_cfg}} &amp; csr_mdcm_cfg) | ({32{sel_rd_mmsc_cfg}} &amp; csr_mmsc_cfg) | ({32{sel_rd_mmsc_cfg2}} &amp; csr_mmsc_cfg2) | ({32{sel_rd_ml2c_ctl_base}} &amp; csr_ml2c_ctl_base) | ({32{sel_rd_mmisc_ctl}} &amp; csr_mmisc_ctl) | ({32{sel_rd_milmb}} &amp; csr_milmb) | ({32{sel_rd_mdlmb}} &amp; csr_mdlmb) | ({32{sel_rd_mecc_code}} &amp; csr_mecc_code) | ({32{sel_rd_mnvec}} &amp; csr_mnvec) | ({32{sel_rd_mxstatus}} &amp; csr_mxstatus) | ({32{sel_rd_mpft_ctl}} &amp; csr_mpft_ctl) | ({32{sel_rd_mdcause}} &amp; csr_mdcause) | ({32{sel_rd_mcache_ctl}} &amp; csr_mcache_ctl) | ({32{sel_rd_mcctlbeginaddr}} &amp; csr_mcctlbeginaddr) | ({32{sel_rd_mcctlcommand}} &amp; csr_mcctlcommand) | ({32{sel_rd_mcctldata}} &amp; csr_mcctldata) | ({32{sel_rd_scctldata}} &amp; csr_mcctldata) | ({32{sel_rd_ucctlbeginaddr}} &amp; csr_mcctlbeginaddr) | ({32{sel_rd_ucctlcommand}} &amp; csr_mcctlcommand) | ({32{sel_rd_mhsp_ctl}} &amp; csr_mhsp_ctl) | ({32{sel_rd_mhsp_bound}} &amp; csr_mhsp_bound) | ({32{sel_rd_mhsp_base}} &amp; csr_mhsp_base) | ({32{sel_rd_uitb}} &amp; csr_uitb) | ({32{sel_rd_ucode}} &amp; csr_ucode) | ({32{sel_rd_udcause}} &amp; csr_udcause) | ({32{sel_rd_dexc2dbg}} &amp; csr_dexc2dbg) | ({32{sel_rd_ddcause}} &amp; csr_ddcause) | ({32{sel_rd_mrandseq}} &amp; csr_mrandseq) | ({32{sel_rd_mrandseqh}} &amp; csr_mrandseqh) | ({32{sel_rd_mrandstate}} &amp; csr_mrandstate) | ({32{sel_rd_mrandstateh}} &amp; csr_mrandstateh) | ({32{sel_rd_sstatus}} &amp; csr_sstatus) | ({32{sel_rd_sie}} &amp; csr_sie) | ({32{sel_rd_slie}} &amp; csr_slie) | ({32{sel_rd_slip}} &amp; csr_slip) | ({32{sel_rd_sideleg}} &amp; csr_sideleg) | ({32{sel_rd_sedeleg}} &amp; csr_sedeleg) | ({32{sel_rd_stvec}} &amp; csr_stvec) | ({32{sel_rd_sepc}} &amp; csr_sepc) | ({32{sel_rd_scause}} &amp; csr_scause) | ({32{sel_rd_sdcause}} &amp; csr_sdcause) | ({32{sel_rd_stval}} &amp; csr_stval) | ({32{sel_rd_sscratch}} &amp; csr_sscratch) | ({32{sel_rd_satp}} &amp; csr_satp) | ({32{sel_rd_smisc_ctl}} &amp; csr_smisc_ctl) | ({32{sel_rd_ustatus}} &amp; csr_ustatus) | ({32{sel_rd_uie}} &amp; csr_uie) | ({32{sel_rd_utvec}} &amp; csr_utvec) | ({32{sel_rd_uscratch}} &amp; csr_uscratch) | ({32{sel_rd_uepc}} &amp; csr_uepc) | ({32{sel_rd_ucause}} &amp; csr_ucause) | ({32{sel_rd_utval}} &amp; csr_utval) | ({32{sel_rd_uip}} &amp; csr_uip) | ({32{sel_rd_fflags}} &amp; csr_fflags) | ({32{sel_rd_frm}} &amp; csr_frm) | ({32{sel_rd_fcsr}} &amp; csr_fcsr) | ({32{sel_rd_vstart}} &amp; csr_vstart) | ({32{sel_rd_vxsat}} &amp; csr_vxsat) | ({32{sel_rd_vxrm}} &amp; csr_vxrm) | ({32{sel_rd_vcsr}} &amp; csr_vcsr) | ({32{sel_rd_vl}} &amp; csr_vl) | ({32{sel_rd_vtype}} &amp; csr_vtype) | ({32{sel_rd_vlenb}} &amp; csr_vlenb[31:0]) | ({32{pmp_csr_hit0}} &amp; pmp_csr_rdata0) | ({32{pma_csr_hit0}} &amp; pma_csr_rdata0);
37834                   assign csr_ipipe_resp_rdata = csr_resp_rdata | ({32{sel_rd_mip}} &amp; csr_mip) | ({32{sel_rd_sip}} &amp; csr_sip);
37835                   assign csr_ipipe_rmw_rdata = csr_resp_rdata | ({32{sel_rd_mip}} &amp; csr_rmw_mip) | ({32{sel_rd_sip}} &amp; csr_rmw_sip);
37836                   assign csr_prob_rdata = ({32{sel_prob_rd_misa}} &amp; csr_misa) | ({32{sel_prob_rd_mvendorid}} &amp; csr_mvendorid) | ({32{sel_prob_rd_marchid}} &amp; csr_marchid) | ({32{sel_prob_rd_mimpid}} &amp; csr_mimpid) | ({32{sel_prob_rd_mhartid}} &amp; csr_mhartid) | ({32{sel_prob_rd_mstatus}} &amp; csr_mstatus) | ({32{sel_prob_rd_medeleg}} &amp; csr_medeleg) | ({32{sel_prob_rd_mideleg}} &amp; csr_mideleg) | ({32{sel_prob_rd_mslideleg}} &amp; csr_mslideleg) | ({32{sel_prob_rd_mie}} &amp; csr_mie) | ({32{sel_prob_rd_mtvec}} &amp; csr_mtvec) | ({32{sel_prob_rd_pfm_csr}} &amp; csr_prob_pfm_rdata) | ({32{sel_prob_rd_mscratch}} &amp; csr_mscratch) | ({32{sel_prob_rd_mepc}} &amp; csr_mepc) | ({32{sel_prob_rd_mcause}} &amp; csr_mcause) | ({32{sel_prob_rd_mtval}} &amp; csr_mtval) | ({32{sel_prob_rd_mip}} &amp; csr_mip) | ({32{sel_prob_rd_tselect}} &amp; csr_tselect) | ({32{sel_prob_rd_tdata1}} &amp; csr_tdata1) | ({32{sel_prob_rd_tdata2}} &amp; csr_tdata2) | ({32{sel_prob_rd_tdata3}} &amp; csr_tdata3) | ({32{sel_prob_rd_tinfo}} &amp; csr_tinfo) | ({32{sel_prob_rd_tcontrol}} &amp; csr_tcontrol) | ({32{sel_prob_rd_mcontext}} &amp; csr_mcontext) | ({32{sel_prob_rd_scontext}} &amp; csr_scontext) | ({32{sel_prob_rd_dcsr}} &amp; csr_dcsr) | ({32{sel_prob_rd_dpc}} &amp; csr_dpc) | ({32{sel_prob_rd_dscratch0}} &amp; csr_dscratch0) | ({32{sel_prob_rd_dscratch1}} &amp; csr_dscratch1) | ({32{sel_prob_rd_micm_cfg}} &amp; csr_micm_cfg) | ({32{sel_prob_rd_mdcm_cfg}} &amp; csr_mdcm_cfg) | ({32{sel_prob_rd_mmsc_cfg}} &amp; csr_mmsc_cfg) | ({32{sel_prob_rd_mmsc_cfg2}} &amp; csr_mmsc_cfg2) | ({32{sel_prob_rd_mmisc_ctl}} &amp; csr_mmisc_ctl) | ({32{sel_prob_rd_milmb}} &amp; csr_milmb) | ({32{sel_prob_rd_mdlmb}} &amp; csr_mdlmb) | ({32{sel_prob_rd_mecc_code}} &amp; csr_mecc_code) | ({32{sel_prob_rd_mnvec}} &amp; csr_mnvec) | ({32{sel_prob_rd_mxstatus}} &amp; csr_mxstatus) | ({32{sel_prob_rd_mpft_ctl}} &amp; csr_mpft_ctl) | ({32{sel_prob_rd_mdcause}} &amp; csr_mdcause) | ({32{sel_prob_rd_mcache_ctl}} &amp; csr_mcache_ctl) | ({32{sel_prob_rd_mcctlbeginaddr}} &amp; csr_mcctlbeginaddr) | ({32{sel_prob_rd_mcctlcommand}} &amp; csr_mcctlcommand) | ({32{sel_prob_rd_mcctldata}} &amp; csr_mcctldata) | ({32{sel_prob_rd_scctldata}} &amp; csr_mcctldata) | ({32{sel_prob_rd_ucctlbeginaddr}} &amp; csr_mcctlbeginaddr) | ({32{sel_prob_rd_ucctlcommand}} &amp; csr_mcctlcommand) | ({32{sel_prob_rd_mhsp_ctl}} &amp; csr_mhsp_ctl) | ({32{sel_prob_rd_mhsp_bound}} &amp; csr_mhsp_bound) | ({32{sel_prob_rd_mhsp_base}} &amp; csr_mhsp_base) | ({32{sel_prob_rd_uitb}} &amp; csr_uitb) | ({32{sel_prob_rd_ucode}} &amp; csr_ucode) | ({32{sel_prob_rd_udcause}} &amp; csr_udcause) | ({32{sel_prob_rd_dexc2dbg}} &amp; csr_dexc2dbg) | ({32{sel_prob_rd_ddcause}} &amp; csr_ddcause) | ({32{sel_prob_rd_mrandseq}} &amp; csr_mrandseq) | ({32{sel_prob_rd_mrandseqh}} &amp; csr_mrandseqh) | ({32{sel_prob_rd_mrandstate}} &amp; csr_mrandstate) | ({32{sel_prob_rd_mrandstateh}} &amp; csr_mrandstateh) | ({32{sel_prob_rd_sstatus}} &amp; csr_sstatus) | ({32{sel_prob_rd_sie}} &amp; csr_sie) | ({32{sel_prob_rd_slie}} &amp; csr_slie) | ({32{sel_prob_rd_sip}} &amp; csr_sip) | ({32{sel_prob_rd_slip}} &amp; csr_slip) | ({32{sel_prob_rd_sideleg}} &amp; csr_sideleg) | ({32{sel_prob_rd_sedeleg}} &amp; csr_sedeleg) | ({32{sel_prob_rd_stvec}} &amp; csr_stvec) | ({32{sel_prob_rd_sepc}} &amp; csr_sepc) | ({32{sel_prob_rd_scause}} &amp; csr_scause) | ({32{sel_prob_rd_sdcause}} &amp; csr_sdcause) | ({32{sel_prob_rd_stval}} &amp; csr_stval) | ({32{sel_prob_rd_sscratch}} &amp; csr_sscratch) | ({32{sel_prob_rd_satp}} &amp; csr_satp) | ({32{sel_prob_rd_smisc_ctl}} &amp; csr_smisc_ctl) | ({32{sel_prob_rd_ustatus}} &amp; csr_ustatus) | ({32{sel_prob_rd_uie}} &amp; csr_uie) | ({32{sel_prob_rd_utvec}} &amp; csr_utvec) | ({32{sel_prob_rd_uscratch}} &amp; csr_uscratch) | ({32{sel_prob_rd_uepc}} &amp; csr_uepc) | ({32{sel_prob_rd_ucause}} &amp; csr_ucause) | ({32{sel_prob_rd_utval}} &amp; csr_utval) | ({32{sel_prob_rd_uip}} &amp; csr_uip) | ({32{sel_prob_rd_fflags}} &amp; csr_fflags) | ({32{sel_prob_rd_frm}} &amp; csr_frm) | ({32{sel_prob_rd_fcsr}} &amp; csr_fcsr) | ({32{pmp_csr_hit1}} &amp; pmp_csr_rdata1) | ({32{pma_csr_hit1}} &amp; pma_csr_rdata1);
37837                   generate
37838                       if (NUM_PRIVILEGE_LEVELS == 1) begin:gen_cur_privilege_m
37839                           assign csr_cur_privilege = PRIVILEGE_MACHINE;
37840                           assign cur_privilege_m = (csr_cur_privilege == PRIVILEGE_MACHINE);
37841                           assign cur_privilege_s = 1'b0;
37842                           assign cur_privilege_u = 1'b0;
37843                           assign ls_privilege_m = 1'b1;
37844                           assign ls_privilege_s = 1'b0;
37845                           assign ls_privilege_u = 1'b0;
37846                       end
37847                       else begin:gen_cur_privilege_msu_mu
37848                           wire [1:0] csr_cur_privilege_nx;
37849                           reg [1:0] reg_cur_privilege;
37850                           wire reg_cur_privilege_en;
37851                           wire return_from_s_mode;
37852                           wire return_from_u_mode;
37853                           wire mpp_privilege_m;
37854                           wire mpp_privilege_s;
37855                           wire mpp_privilege_u;
37856                           always @(posedge core_clk or negedge core_reset_n) begin
37857      1/1                      if (!core_reset_n) begin
37858      1/1                          reg_cur_privilege &lt;= PRIVILEGE_MACHINE;
37859                               end
37860      1/1                      else if (reg_cur_privilege_en) begin
37861      1/1                          reg_cur_privilege &lt;= csr_cur_privilege_nx;
37862                               end
                        MISSING_ELSE
37863                           end
37864                   
37865                           assign return_from_s_mode = s_trap_return &amp; (NUM_PRIVILEGE_LEVELS &gt; 2);
37866                           assign return_from_u_mode = u_trap_return &amp; (NUM_PRIVILEGE_LEVELS &gt; 1);
37867                           assign reg_cur_privilege_en = nmi_taken | trap_taken | u_trap_return | s_trap_return | m_trap_return | halt_taken | halt_return;
37868                           assign csr_cur_privilege_nx = halt_taken ? PRIVILEGE_MACHINE : halt_return ? csr_dcsr_prv : (trap_taken &amp; trap_handled_by_s_mode) ? PRIVILEGE_SUPERVISOR : ((trap_taken &amp; trap_handled_by_u_mode) | return_from_u_mode) ? PRIVILEGE_USER : return_from_s_mode ? {1'b0,csr_mstatus_spp} : m_trap_return ? csr_mstatus_mpp : PRIVILEGE_MACHINE;
37869                           assign csr_cur_privilege = reg_cur_privilege;
37870                           assign cur_privilege_m = (csr_cur_privilege == PRIVILEGE_MACHINE);
37871                           assign cur_privilege_s = (csr_cur_privilege == PRIVILEGE_SUPERVISOR);
37872                           assign cur_privilege_u = (csr_cur_privilege == PRIVILEGE_USER);
37873                           assign mpp_privilege_m = (csr_mstatus_mpp == PRIVILEGE_MACHINE);
37874                           assign mpp_privilege_s = (csr_mstatus_mpp == PRIVILEGE_SUPERVISOR);
37875                           assign mpp_privilege_u = (csr_mstatus_mpp == PRIVILEGE_USER);
37876                           assign ls_privilege_m = (csr_mstatus_mprv &amp; (~csr_halt_mode | csr_dcsr_mprven)) ? mpp_privilege_m : cur_privilege_m;
37877                           assign ls_privilege_s = (csr_mstatus_mprv &amp; (~csr_halt_mode | csr_dcsr_mprven)) ? mpp_privilege_s : cur_privilege_s;
37878                           assign ls_privilege_u = (csr_mstatus_mprv &amp; (~csr_halt_mode | csr_dcsr_mprven)) ? mpp_privilege_u : cur_privilege_u;
37879                       end
37880                   endgenerate
37881                   always @(posedge core_clk or negedge core_reset_n) begin
37882      1/1              if (!core_reset_n) begin
37883      1/1                  csr_mscratch &lt;= {32{1'b0}};
37884                       end
37885      1/1              else if (csr_mscratch_we) begin
37886      <font color = "red">0/1     ==>          csr_mscratch &lt;= csr_wdata;</font>
37887                       end
                        MISSING_ELSE
37888                   end
37889                   
37890                   generate
37891                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_sscratch_yes
37892                           reg [31:0] reg_csr_sscratch;
37893                           always @(posedge core_clk or negedge core_reset_n) begin
37894      1/1                      if (!core_reset_n) begin
37895      1/1                          reg_csr_sscratch &lt;= {32{1'b0}};
37896                               end
37897      1/1                      else if (csr_sscratch_we) begin
37898      <font color = "red">0/1     ==>                  reg_csr_sscratch &lt;= csr_wdata;</font>
37899                               end
                        MISSING_ELSE
37900                           end
37901                   
37902                           assign csr_sscratch = reg_csr_sscratch;
37903                       end
37904                       else begin:gen_csr_sscratch_no
37905                           assign csr_sscratch = {32{1'b0}};
37906                       end
37907                   endgenerate
37908                   generate
37909                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_uscratch_yes
37910                           reg [31:0] reg_csr_uscratch;
37911                           always @(posedge core_clk or negedge core_reset_n) begin
37912      1/1                      if (!core_reset_n) begin
37913      1/1                          reg_csr_uscratch &lt;= {32{1'b0}};
37914                               end
37915      1/1                      else if (csr_uscratch_we) begin
37916      <font color = "red">0/1     ==>                  reg_csr_uscratch &lt;= csr_wdata;</font>
37917                               end
                        MISSING_ELSE
37918                           end
37919                   
37920                           assign csr_uscratch = reg_csr_uscratch;
37921                       end
37922                       else begin:gen_csr_uscratch_no
37923                           assign csr_uscratch = {32{1'b0}};
37924                       end
37925                   endgenerate
37926                   generate
37927                       if ((MMU_SCHEME_INT == 1)) begin:gen_csr_satp_sv32
37928                           reg [PALEN - 1:12] reg_csr_satp_ppn_sv32;
37929                           reg reg_csr_satp_mode_sv32;
37930                           reg [8:0] reg_csr_satp_asid_sv32;
37931                           always @(posedge core_clk or negedge core_reset_n) begin
37932      1/1                      if (!core_reset_n) begin
37933      1/1                          reg_csr_satp_ppn_sv32 &lt;= {(PALEN - 12){1'b0}};
37934      1/1                          reg_csr_satp_asid_sv32 &lt;= 9'b0;
37935      1/1                          reg_csr_satp_mode_sv32 &lt;= 1'b0;
37936                               end
37937      1/1                      else if (csr_satp_we) begin
37938      <font color = "red">0/1     ==>                  reg_csr_satp_ppn_sv32 &lt;= csr_wdata[PALEN - 13:0];</font>
37939      <font color = "red">0/1     ==>                  reg_csr_satp_asid_sv32 &lt;= csr_wdata[30:22];</font>
37940      <font color = "red">0/1     ==>                  reg_csr_satp_mode_sv32 &lt;= csr_wdata[31];</font>
37941                               end
                        MISSING_ELSE
37942                           end
37943                   
37944                           assign csr_satp_ppn = reg_csr_satp_ppn_sv32;
37945                           assign csr_satp_asid = reg_csr_satp_asid_sv32;
37946                           assign csr_satp_mode = {3'b0,reg_csr_satp_mode_sv32};
37947                           assign valid_satp_mode = 1'b1;
37948                       end
37949                       else if ((MMU_SCHEME_INT == 2)) begin:gen_csr_satp_sv39
37950                           reg [PALEN - 1:12] reg_csr_satp_ppn_sv39;
37951                           reg reg_csr_satp_mode_sv39;
37952                           reg [8:0] reg_csr_satp_asid_sv39;
37953                           always @(posedge core_clk or negedge core_reset_n) begin
37954                               if (!core_reset_n) begin
37955                                   reg_csr_satp_ppn_sv39 &lt;= {(PALEN - 12){1'b0}};
37956                                   reg_csr_satp_asid_sv39 &lt;= 9'b0;
37957                                   reg_csr_satp_mode_sv39 &lt;= 1'b0;
37958                               end
37959                               else if (csr_satp_we) begin
37960                                   reg_csr_satp_ppn_sv39 &lt;= csr_wdata[PALEN - 13:0];
37961                                   reg_csr_satp_asid_sv39 &lt;= csr_wdata[52:44];
37962                                   reg_csr_satp_mode_sv39 &lt;= (csr_wdata[63:60] == 4'h8) ? csr_wdata[63] : 1'b0;
37963                               end
37964                           end
37965                   
37966                           assign csr_satp_ppn = reg_csr_satp_ppn_sv39;
37967                           assign csr_satp_asid = reg_csr_satp_asid_sv39;
37968                           assign csr_satp_mode = {reg_csr_satp_mode_sv39,3'b0};
37969                           assign valid_satp_mode = (csr_wdata[63:60] == SATP_MODE_BARE) | (csr_wdata[63:60] == SATP_MODE_SV39);
37970                       end
37971                       else if ((MMU_SCHEME_INT == 3)) begin:gen_csr_satp_sv48
37972                           reg [PALEN - 1:12] reg_csr_satp_ppn_sv48;
37973                           reg reg_csr_satp_mode_b0_sv48;
37974                           reg reg_csr_satp_mode_b3_sv48;
37975                           reg [8:0] reg_csr_satp_asid_sv48;
37976                           always @(posedge core_clk or negedge core_reset_n) begin
37977                               if (!core_reset_n) begin
37978                                   reg_csr_satp_ppn_sv48 &lt;= {(PALEN - 12){1'b0}};
37979                                   reg_csr_satp_asid_sv48 &lt;= 9'b0;
37980                                   reg_csr_satp_mode_b0_sv48 &lt;= 1'b0;
37981                                   reg_csr_satp_mode_b3_sv48 &lt;= 1'b0;
37982                               end
37983                               else if (csr_satp_we) begin
37984                                   reg_csr_satp_ppn_sv48 &lt;= csr_wdata[PALEN - 13:0];
37985                                   reg_csr_satp_asid_sv48 &lt;= csr_wdata[52:44];
37986                                   reg_csr_satp_mode_b0_sv48 &lt;= (csr_wdata[63:60] == 4'h8) | (csr_wdata[63:60] == 4'h9) ? csr_wdata[60] : 1'b0;
37987                                   reg_csr_satp_mode_b3_sv48 &lt;= (csr_wdata[63:60] == 4'h8) | (csr_wdata[63:60] == 4'h9) ? csr_wdata[63] : 1'b0;
37988                               end
37989                           end
37990                   
37991                           assign csr_satp_ppn = reg_csr_satp_ppn_sv48;
37992                           assign csr_satp_asid = reg_csr_satp_asid_sv48;
37993                           assign csr_satp_mode = {reg_csr_satp_mode_b3_sv48,2'b0,reg_csr_satp_mode_b0_sv48};
37994                           assign valid_satp_mode = (csr_wdata[63:60] == SATP_MODE_BARE) | (csr_wdata[63:60] == SATP_MODE_SV39) | (csr_wdata[63:60] == SATP_MODE_SV48);
37995                       end
37996                       else begin:gen_csr_satp_no
37997                           assign csr_satp_ppn = {(PALEN - 12){1'b0}};
37998                           assign csr_satp_asid = 9'b0;
37999                           assign csr_satp_mode = 4'b0;
38000                           assign valid_satp_mode = 1'b0;
38001                       end
38002                   endgenerate
38003                   always @(posedge core_clk or negedge core_reset_n) begin
38004      1/1              if (!core_reset_n) begin
38005      1/1                  csr_mip_meip &lt;= 1'b0;
38006      1/1                  csr_mip_mtip &lt;= 1'b0;
38007      1/1                  csr_mip_msip &lt;= 1'b0;
38008                       end
38009                       else begin
38010      1/1                  csr_mip_meip &lt;= meip;
38011      1/1                  csr_mip_mtip &lt;= mtip;
38012      1/1                  csr_mip_msip &lt;= msip;
38013                       end
38014                   end
38015                   
38016                   generate
38017                       if ((ACE_SUPPORT_INT == 1)) begin:gen_csr_mip_mie_aceerr_yes
38018                           reg reg_csr_mip_aceerr;
38019                           reg reg_csr_mie_aceerr;
38020                           always @(posedge core_clk or negedge core_reset_n) begin
38021      1/1                      if (!core_reset_n) begin
38022      1/1                          reg_csr_mip_aceerr &lt;= 1'b0;
38023                               end
38024                               else begin
38025      1/1                          reg_csr_mip_aceerr &lt;= ace_error;
38026                               end
38027                           end
38028                   
38029                           assign csr_mip_aceerr = reg_csr_mip_aceerr;
38030                           always @(posedge core_clk or negedge core_reset_n) begin
38031      1/1                      if (!core_reset_n) begin
38032      1/1                          reg_csr_mie_aceerr &lt;= 1'b0;
38033                               end
38034      1/1                      else if (csr_mie_we) begin
38035      1/1                          reg_csr_mie_aceerr &lt;= csr_wdata[LOCALINT_ACEERR];
38036                               end
                        MISSING_ELSE
38037                           end
38038                   
38039                           assign csr_mie_aceerr = reg_csr_mie_aceerr;
38040                       end
38041                       else begin:gen_csr_mip_mie_aceerr_no
38042                           assign csr_mip_aceerr = 1'b0;
38043                           assign csr_mie_aceerr = 1'b0;
38044                           wire nds_unused_ace_error = ace_error;
38045                       end
38046                   endgenerate
38047                   generate
38048                       if (ECC_SUPPORT_INT == 1) begin:gen_async_ecc_error
38049                           wire async_ecc_error;
38050                           reg reg_int_ecc_corr;
38051                           wire reg_int_ecc_corr_nx;
38052                           reg [3:0] reg_int_ecc_ramid;
38053                           wire [3:0] reg_int_ecc_ramid_nx;
38054                           reg reg_int_ecc_insn;
38055                           wire reg_int_ecc_insn_nx;
38056                           reg [2:0] reg_int_ecc_cause_detail;
38057                           wire [2:0] reg_int_ecc_cause_detail_nx;
38058                           assign async_ecc_error = slvp_ipipe_local_int | dcu_async_ecc_error | (csr_mip_we &amp; csr_wdata[LOCALINT_SLPECC]) | (csr_slip_we &amp; (csr_mslideleg[LOCALINT_SLPECC] | cur_privilege_m) &amp; csr_wdata[LOCALINT_SLPECC]);
38059                           always @(posedge core_clk) begin
38060                               if (async_ecc_error) begin
38061                                   reg_int_ecc_corr &lt;= reg_int_ecc_corr_nx;
38062                                   reg_int_ecc_ramid &lt;= reg_int_ecc_ramid_nx;
38063                                   reg_int_ecc_insn &lt;= reg_int_ecc_insn_nx;
38064                                   reg_int_ecc_cause_detail &lt;= reg_int_ecc_cause_detail_nx;
38065                               end
38066                           end
38067                   
38068                           assign reg_int_ecc_corr_nx = slvp_ipipe_local_int ? slvp_ipipe_ecc_corr : dcu_async_ecc_error ? dcu_async_ecc_corr : 1'd0;
38069                           assign reg_int_ecc_ramid_nx = slvp_ipipe_local_int ? slvp_ipipe_ecc_ramid : dcu_async_ecc_error ? dcu_async_ecc_ramid : 4'd0;
38070                           assign reg_int_ecc_insn_nx = 1'b0;
38071                           assign reg_int_ecc_cause_detail_nx = slvp_ipipe_local_int ? INT_ECC_DCAUSE_SLVP : 3'd0;
38072                           assign ipipe_csr_m_slpecc_set = async_ecc_error &amp; (cur_privilege_m | ~three_level_mode);
38073                           assign ipipe_csr_s_slpecc_set = async_ecc_error &amp; ~cur_privilege_m &amp; three_level_mode;
38074                           assign int_ecc_corr = reg_int_ecc_corr;
38075                           assign int_ecc_ramid = reg_int_ecc_ramid;
38076                           assign int_ecc_insn = reg_int_ecc_insn;
38077                           assign int_ecc_cause_detail = reg_int_ecc_cause_detail;
38078                       end
38079                       else begin:gen_async_ecc_error_stub
38080                           assign ipipe_csr_m_slpecc_set = 1'b0;
38081                           assign ipipe_csr_s_slpecc_set = 1'b0;
38082                           assign int_ecc_corr = 1'b0;
38083                           assign int_ecc_ramid = 4'd0;
38084                           assign int_ecc_insn = 1'b0;
38085                           assign int_ecc_cause_detail = 3'd0;
38086                           wire nds_unused_dcu_async_ecc_error = dcu_async_ecc_error;
38087                           wire nds_unused_dcu_async_ecc_corr = dcu_async_ecc_corr;
38088                           wire [3:0] nds_unused_dcu_async_ecc_ramid = dcu_async_ecc_ramid;
38089                           wire nds_unused_slvp_ipipe_local_int = slvp_ipipe_local_int;
38090                           wire nds_unused_slvp_ipipe_ecc_corr = slvp_ipipe_ecc_corr;
38091                           wire [3:0] nds_unused_slvp_ipipe_ecc_ramid = slvp_ipipe_ecc_ramid;
38092                       end
38093                   endgenerate
38094                   generate
38095                       if ((SLPECC_SUPPORT_INT == 1)) begin:gen_csr_mip_mie_slpecc_yes
38096                           reg reg_csr_mip_slpecc;
38097                           wire csr_mip_slpecc_we;
38098                           wire csr_mip_slpecc_nx;
38099                           reg reg_csr_mie_slpecc;
38100                           assign csr_mip_slpecc_we = csr_mip_we | ipipe_csr_m_slpecc_set | ipipe_csr_m_slpecc_clr;
38101                           assign csr_mip_slpecc_nx = ipipe_csr_m_slpecc_set ? 1'b1 : ipipe_csr_m_slpecc_clr ? 1'b0 : csr_wdata[LOCALINT_SLPECC];
38102                           always @(posedge core_clk or negedge core_reset_n) begin
38103                               if (!core_reset_n) begin
38104                                   reg_csr_mip_slpecc &lt;= 1'b0;
38105                               end
38106                               else if (csr_mip_slpecc_we) begin
38107                                   reg_csr_mip_slpecc &lt;= csr_mip_slpecc_nx;
38108                               end
38109                           end
38110                   
38111                           assign csr_mip_slpecc = reg_csr_mip_slpecc;
38112                           always @(posedge core_clk or negedge core_reset_n) begin
38113                               if (!core_reset_n) begin
38114                                   reg_csr_mie_slpecc &lt;= 1'b0;
38115                               end
38116                               else if (csr_mie_we) begin
38117                                   reg_csr_mie_slpecc &lt;= csr_wdata[LOCALINT_SLPECC];
38118                               end
38119                           end
38120                   
38121                           assign csr_mie_slpecc = reg_csr_mie_slpecc;
38122                       end
38123                       else begin:gen_csr_mip_mie_slpecc_no
38124                           assign csr_mip_slpecc = 1'b0;
38125                           assign csr_mie_slpecc = 1'b0;
38126                           wire nds_unused_ipipe_csr_m_slpecc_set = ipipe_csr_m_slpecc_set;
38127                           wire nds_unused_ipipe_csr_m_slpecc_clr = ipipe_csr_m_slpecc_clr;
38128                       end
38129                   endgenerate
38130                   generate
38131                       if (PERFORMANCE_MONITOR_INT == 1) begin:gen_csr_mip_mie_hpmint_yes
38132                           reg reg_csr_mip_hpmint;
38133                           wire csr_mip_hpmint_we;
38134                           wire csr_mip_hpmint_nx;
38135                           assign csr_mip_hpmint_we = csr_mip_we | hpm_m_counter_ovf | ipipe_csr_m_hpmint_clr;
38136                           assign csr_mip_hpmint_nx = hpm_m_counter_ovf ? 1'b1 : ipipe_csr_m_hpmint_clr ? 1'b0 : csr_wdata[LOCALINT_HPMINT];
38137                           always @(posedge core_clk or negedge core_reset_n) begin
38138      1/1                      if (!core_reset_n) begin
38139      1/1                          reg_csr_mip_hpmint &lt;= 1'b0;
38140                               end
38141      1/1                      else if (csr_mip_hpmint_we) begin
38142      <font color = "red">0/1     ==>                  reg_csr_mip_hpmint &lt;= csr_mip_hpmint_nx;</font>
38143                               end
                        MISSING_ELSE
38144                           end
38145                   
38146                           assign csr_mip_hpmint = reg_csr_mip_hpmint;
38147                           reg reg_csr_mie_hpmint;
38148                           always @(posedge core_clk or negedge core_reset_n) begin
38149      1/1                      if (!core_reset_n) begin
38150      1/1                          reg_csr_mie_hpmint &lt;= 1'b0;
38151                               end
38152      1/1                      else if (csr_mie_we) begin
38153      1/1                          reg_csr_mie_hpmint &lt;= csr_wdata[LOCALINT_HPMINT];
38154                               end
                        MISSING_ELSE
38155                           end
38156                   
38157                           assign csr_mie_hpmint = reg_csr_mie_hpmint;
38158                       end
38159                       else begin:gen_csr_mip_mie_hpmint_no
38160                           assign csr_mip_hpmint = 1'b0;
38161                           assign csr_mie_hpmint = 1'b0;
38162                           wire nds_unused_ipipe_csr_m_hpmint_clr = ipipe_csr_m_hpmint_clr;
38163                           wire nds_unused_hpm_m_counter_ovf = hpm_m_counter_ovf;
38164                       end
38165                   endgenerate
38166                   assign csr_mip_sbe_we = csr_mip_we | ipipe_csr_m_sbe_set | ipipe_csr_m_sbe_clr;
38167                   assign csr_mip_sbe_nx = ipipe_csr_m_sbe_set ? 1'b1 : ipipe_csr_m_sbe_clr ? 1'b0 : csr_wdata[LOCALINT_SBE];
38168                   always @(posedge core_clk or negedge core_reset_n) begin
38169      1/1              if (!core_reset_n) begin
38170      1/1                  csr_mip_sbe &lt;= 1'b0;
38171                       end
38172      1/1              else if (csr_mip_sbe_we) begin
38173      <font color = "red">0/1     ==>          csr_mip_sbe &lt;= csr_mip_sbe_nx;</font>
38174                       end
                        MISSING_ELSE
38175                   end
38176                   
38177                   generate
38178                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mip_seip_yes
38179                           reg reg_csr_mip_seip;
38180                           reg seip_from_io;
38181                           wire reg_csr_mip_seip_nx;
38182                           wire reg_csr_mip_seip_set;
38183                           wire reg_csr_mip_seip_clr;
38184                           wire mip_seip_wdata;
38185                           always @(posedge core_clk or negedge core_reset_n) begin
38186      1/1                      if (!core_reset_n) begin
38187      1/1                          reg_csr_mip_seip &lt;= 1'b0;
38188      1/1                          seip_from_io &lt;= 1'b0;
38189                               end
38190                               else begin
38191      1/1                          reg_csr_mip_seip &lt;= reg_csr_mip_seip_nx;
38192      1/1                          seip_from_io &lt;= seip;
38193                               end
38194                           end
38195                   
38196                           assign reg_csr_mip_seip_set = csr_mip_we &amp; mip_seip_wdata;
38197                           assign reg_csr_mip_seip_clr = csr_mip_we &amp; ~mip_seip_wdata;
38198                           assign reg_csr_mip_seip_nx = reg_csr_mip_seip_set | reg_csr_mip_seip &amp; ~reg_csr_mip_seip_clr;
38199                           assign csr_mip_seip = reg_csr_mip_seip | seip_from_io;
38200                           assign csr_rmw_mip_seip = reg_csr_mip_seip;
38201                           assign mip_seip_wdata = ipipe_csr_req_wdata[9];
38202                       end
38203                       else begin:gen_csr_mip_seip_no
38204                           assign csr_mip_seip = 1'b0;
38205                           assign csr_rmw_mip_seip = 1'b0;
38206                           wire nds_unused_seip = seip;
38207                       end
38208                   endgenerate
38209                   generate
38210                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; (VECTOR_PLIC_SUPPORT_INT == 1)) begin:gen_csr_seiid
38211                           reg [9:0] reg_seiid;
38212                           wire reg_seiid_en;
38213                           always @(posedge core_clk) begin
38214      1/1                      if (reg_seiid_en) begin
38215      <font color = "red">0/1     ==>                  reg_seiid &lt;= seiid;</font>
38216                               end
                        MISSING_ELSE
38217                           end
38218                   
38219                           assign reg_seiid_en = csr_mmisc_ctl_vec_plic &amp; seip;
38220                           assign csr_seiid = reg_seiid;
38221                       end
38222                       else begin:gen_csr_seiid_stub
38223                           assign csr_seiid = 10'd0;
38224                       end
38225                   endgenerate
38226                   generate
38227                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mip_ueip_yes
38228                           reg reg_csr_mip_ueip;
38229                           reg ueip_from_io;
38230                           wire reg_csr_mip_ueip_nx;
38231                           wire reg_csr_mip_ueip_en;
38232                           assign reg_csr_mip_ueip_en = csr_mip_we | (csr_sip_we &amp; csr_mideleg_uei);
38233                           always @(posedge core_clk or negedge core_reset_n) begin
38234      1/1                      if (!core_reset_n) begin
38235      1/1                          reg_csr_mip_ueip &lt;= 1'b0;
38236                               end
38237      1/1                      else if (reg_csr_mip_ueip_en) begin
38238      <font color = "red">0/1     ==>                  reg_csr_mip_ueip &lt;= reg_csr_mip_ueip_nx;</font>
38239                               end
                        MISSING_ELSE
38240                           end
38241                   
38242                           always @(posedge core_clk or negedge core_reset_n) begin
38243      1/1                      if (!core_reset_n) begin
38244      1/1                          ueip_from_io &lt;= 1'b0;
38245                               end
38246                               else begin
38247      1/1                          ueip_from_io &lt;= ueip;
38248                               end
38249                           end
38250                   
38251                           assign csr_mip_ueip = reg_csr_mip_ueip | ueip_from_io;
38252                           assign csr_rmw_mip_ueip = reg_csr_mip_ueip;
38253                           assign reg_csr_mip_ueip_nx = ipipe_csr_req_wdata[8];
38254                       end
38255                       else begin:gen_csr_mip_ueip_no
38256                           assign csr_mip_ueip = 1'b0;
38257                           assign csr_rmw_mip_ueip = 1'b0;
38258                           wire nds_unused_ueip = ueip;
38259                       end
38260                   endgenerate
38261                   generate
38262                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1)) &amp;&amp; (VECTOR_PLIC_SUPPORT_INT == 1)) begin:gen_csr_ueiid
38263                           reg [9:0] reg_ueiid;
38264                           wire reg_ueiid_en;
38265                           always @(posedge core_clk) begin
38266      1/1                      if (reg_ueiid_en) begin
38267      <font color = "red">0/1     ==>                  reg_ueiid &lt;= ueiid;</font>
38268                               end
                        MISSING_ELSE
38269                           end
38270                   
38271                           assign reg_ueiid_en = csr_mmisc_ctl_vec_plic &amp; ueip;
38272                           assign csr_ueiid = reg_ueiid;
38273                       end
38274                       else begin:gen_csr_ueiid_stub
38275                           assign csr_ueiid = 10'd0;
38276                       end
38277                   endgenerate
38278                   generate
38279                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mip_stip_yes
38280                           reg reg_csr_mip_stip;
38281                           wire csr_mip_stip_set;
38282                           wire csr_mip_stip_clr;
38283                           wire csr_mip_stip_nx;
38284                           always @(posedge core_clk or negedge core_reset_n) begin
38285      1/1                      if (!core_reset_n) begin
38286      1/1                          reg_csr_mip_stip &lt;= 1'b0;
38287                               end
38288                               else begin
38289      1/1                          reg_csr_mip_stip &lt;= csr_mip_stip_nx;
38290                               end
38291                           end
38292                   
38293                           assign csr_mip_stip_set = csr_mip_we &amp; csr_wdata[5];
38294                           assign csr_mip_stip_clr = csr_mip_we &amp; ~csr_wdata[5];
38295                           assign csr_mip_stip_nx = csr_mip_stip_set | csr_mip_stip &amp; ~csr_mip_stip_clr;
38296                           assign csr_mip_stip = reg_csr_mip_stip;
38297                       end
38298                       else begin:gen_csr_mip_stip_no
38299                           assign csr_mip_stip = 1'b0;
38300                       end
38301                   endgenerate
38302                   generate
38303                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mip_utip_yes
38304                           reg reg_csr_mip_utip;
38305                           always @(posedge core_clk or negedge core_reset_n) begin
38306      1/1                      if (!core_reset_n) begin
38307      1/1                          reg_csr_mip_utip &lt;= 1'b0;
38308                               end
38309      1/1                      else if (csr_mip_we) begin
38310      <font color = "red">0/1     ==>                  reg_csr_mip_utip &lt;= csr_wdata[4];</font>
38311                               end
                        MISSING_ELSE
38312                           end
38313                   
38314                           assign csr_mip_utip = reg_csr_mip_utip;
38315                       end
38316                       else begin:gen_csr_mip_utip_no
38317                           assign csr_mip_utip = 1'b0;
38318                       end
38319                   endgenerate
38320                   generate
38321                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mip_ssip_yes
38322                           reg reg_csr_mip_ssip;
38323                           wire csr_mip_ssip_set;
38324                           wire csr_mip_ssip_clr;
38325                           wire csr_mip_ssip_nx;
38326                           always @(posedge core_clk or negedge core_reset_n) begin
38327      1/1                      if (!core_reset_n) begin
38328      1/1                          reg_csr_mip_ssip &lt;= 1'b0;
38329                               end
38330                               else begin
38331      1/1                          reg_csr_mip_ssip &lt;= csr_mip_ssip_nx;
38332                               end
38333                           end
38334                   
38335                           assign csr_mip_ssip_set = (csr_mip_we | csr_sip_we &amp; csr_mideleg_ssi) &amp; csr_wdata[1];
38336                           assign csr_mip_ssip_clr = (csr_mip_we | csr_sip_we &amp; csr_mideleg_ssi) &amp; ~csr_wdata[1];
38337                           assign csr_mip_ssip_nx = csr_mip_ssip_set | csr_mip_ssip &amp; ~csr_mip_ssip_clr;
38338                           assign csr_mip_ssip = reg_csr_mip_ssip;
38339                       end
38340                       else begin:gen_csr_mip_ssip_no
38341                           assign csr_mip_ssip = 1'b0;
38342                       end
38343                   endgenerate
38344                   generate
38345                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mip_usip_yes
38346                           reg reg_csr_mip_usip;
38347                           wire reg_csr_mip_usip_en;
38348                           wire ssi_user_mode_delegate = csr_mideleg_usi &amp; ((NUM_PRIVILEGE_LEVELS &lt; 3) | csr_sideleg[0]);
38349                           wire ssi_supervisor_mode_delegate = csr_mideleg_usi &amp; (NUM_PRIVILEGE_LEVELS &gt; 2) &amp; ~csr_sideleg[0];
38350                           assign reg_csr_mip_usip_en = (csr_mip_we | (csr_sip_we &amp; ssi_supervisor_mode_delegate) | (csr_uip_we &amp; ssi_user_mode_delegate));
38351                           always @(posedge core_clk or negedge core_reset_n) begin
38352      1/1                      if (!core_reset_n) begin
38353      1/1                          reg_csr_mip_usip &lt;= 1'b0;
38354                               end
38355      1/1                      else if (reg_csr_mip_usip_en) begin
38356      <font color = "red">0/1     ==>                  reg_csr_mip_usip &lt;= csr_wdata[0];</font>
38357                               end
                        MISSING_ELSE
38358                           end
38359                   
38360                           assign csr_mip_usip = reg_csr_mip_usip;
38361                       end
38362                       else begin:gen_csr_mip_usip_no
38363                           assign csr_mip_usip = 1'b0;
38364                       end
38365                   endgenerate
38366                   generate
38367                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; (PERFORMANCE_MONITOR_INT == 1)) begin:gen_csr_slip_slie_hpmint_yes
38368                           wire csr_slip_hpmint_we;
38369                           wire csr_slip_hpmint_nx;
38370                           reg reg_csr_slip_hpmint;
38371                           reg reg_csr_slie_hpmint;
38372                           wire csr_slie_hpmint_nx;
38373                           assign csr_slip_hpmint_we = csr_slip_we &amp; (csr_mslideleg[LOCALINT_HPMINT] | cur_privilege_m) | hpm_s_counter_ovf | ipipe_csr_s_hpmint_clr;
38374                           assign csr_slip_hpmint_nx = hpm_s_counter_ovf ? 1'b1 : ipipe_csr_s_hpmint_clr ? 1'b0 : csr_wdata[LOCALINT_HPMINT];
38375                           always @(posedge core_clk or negedge core_reset_n) begin
38376      1/1                      if (!core_reset_n) begin
38377      1/1                          reg_csr_slip_hpmint &lt;= 1'b0;
38378                               end
38379      1/1                      else if (csr_slip_hpmint_we) begin
38380      <font color = "red">0/1     ==>                  reg_csr_slip_hpmint &lt;= csr_slip_hpmint_nx;</font>
38381                               end
                        MISSING_ELSE
38382                           end
38383                   
38384                           assign csr_slip_hpmint = reg_csr_slip_hpmint;
38385                           assign csr_slie_hpmint_nx = csr_wdata[LOCALINT_HPMINT] &amp; (csr_mslideleg[LOCALINT_HPMINT] | cur_privilege_m);
38386                           always @(posedge core_clk or negedge core_reset_n) begin
38387      1/1                      if (!core_reset_n) begin
38388      1/1                          reg_csr_slie_hpmint &lt;= 1'b0;
38389                               end
38390      1/1                      else if (csr_slie_we) begin
38391      1/1                          reg_csr_slie_hpmint &lt;= csr_slie_hpmint_nx;
38392                               end
                        MISSING_ELSE
38393                           end
38394                   
38395                           assign csr_slie_hpmint = reg_csr_slie_hpmint;
38396                       end
38397                       else begin:gen_csr_slip_slie_hpmint_no
38398                           assign csr_slip_hpmint = 1'b0;
38399                           assign csr_slie_hpmint = 1'b0;
38400                           wire nds_unused_ipipe_csr_s_hpmint_clr = ipipe_csr_s_hpmint_clr;
38401                           wire nds_unused_hpm_s_counter_ovf = hpm_s_counter_ovf;
38402                       end
38403                   endgenerate
38404                   generate
38405                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((ACE_SUPPORT_INT == 1))) begin:gen_csr_slip_slie_aceerr_yes
38406                           reg reg_csr_slip_aceerr;
38407                           wire csr_slip_aceerr_nx;
38408                           reg reg_csr_slie_aceerr;
38409                           wire csr_slie_aceerr_nx;
38410                           assign csr_slip_aceerr_nx = ~cur_privilege_m &amp; ace_error;
38411                           always @(posedge core_clk or negedge core_reset_n) begin
38412      1/1                      if (!core_reset_n) begin
38413      1/1                          reg_csr_slip_aceerr &lt;= 1'b0;
38414                               end
38415                               else begin
38416      1/1                          reg_csr_slip_aceerr &lt;= csr_slip_aceerr_nx;
38417                               end
38418                           end
38419                   
38420                           assign csr_slip_aceerr = reg_csr_slip_aceerr;
38421                           assign csr_slie_aceerr_nx = csr_wdata[LOCALINT_ACEERR] &amp; (csr_mslideleg[LOCALINT_ACEERR] | cur_privilege_m);
38422                           always @(posedge core_clk or negedge core_reset_n) begin
38423      1/1                      if (!core_reset_n) begin
38424      1/1                          reg_csr_slie_aceerr &lt;= 1'b0;
38425                               end
38426      1/1                      else if (csr_slie_we) begin
38427      1/1                          reg_csr_slie_aceerr &lt;= csr_slie_aceerr_nx;
38428                               end
                        MISSING_ELSE
38429                           end
38430                   
38431                           assign csr_slie_aceerr = reg_csr_slie_aceerr;
38432                       end
38433                       else begin:gen_csr_slip_slie_aceerr_no
38434                           assign csr_slip_aceerr = 1'b0;
38435                           assign csr_slie_aceerr = 1'b0;
38436                       end
38437                   endgenerate
38438                   generate
38439                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((SLPECC_SUPPORT_INT == 1))) begin:gen_csr_slip_slie_slpecc_yes
38440                           reg reg_csr_slip_slpecc;
38441                           wire csr_slip_slpecc_we;
38442                           wire csr_slip_slpecc_nx;
38443                           reg reg_csr_slie_slpecc;
38444                           wire csr_slie_slpecc_nx;
38445                           assign csr_slip_slpecc_we = csr_slip_we &amp; (csr_mslideleg[LOCALINT_SLPECC] | cur_privilege_m) | ipipe_csr_s_slpecc_set | ipipe_csr_s_slpecc_clr;
38446                           assign csr_slip_slpecc_nx = ipipe_csr_s_slpecc_set ? 1'b1 : ipipe_csr_s_slpecc_clr ? 1'b0 : csr_wdata[LOCALINT_SLPECC];
38447                           always @(posedge core_clk or negedge core_reset_n) begin
38448                               if (!core_reset_n) begin
38449                                   reg_csr_slip_slpecc &lt;= 1'b0;
38450                               end
38451                               else if (csr_slip_slpecc_we) begin
38452                                   reg_csr_slip_slpecc &lt;= csr_slip_slpecc_nx;
38453                               end
38454                           end
38455                   
38456                           assign csr_slip_slpecc = reg_csr_slip_slpecc;
38457                           assign csr_slie_slpecc_nx = csr_wdata[LOCALINT_SLPECC] &amp; (csr_mslideleg[LOCALINT_SLPECC] | cur_privilege_m);
38458                           always @(posedge core_clk or negedge core_reset_n) begin
38459                               if (!core_reset_n) begin
38460                                   reg_csr_slie_slpecc &lt;= 1'b0;
38461                               end
38462                               else if (csr_slie_we) begin
38463                                   reg_csr_slie_slpecc &lt;= csr_slie_slpecc_nx;
38464                               end
38465                           end
38466                   
38467                           assign csr_slie_slpecc = reg_csr_slie_slpecc;
38468                       end
38469                       else begin:gen_csr_slip_slie_slpecc_no
38470                           assign csr_slip_slpecc = 1'b0;
38471                           assign csr_slie_slpecc = 1'b0;
38472                           wire nds_unused_ipipe_csr_s_slpecc_set = ipipe_csr_s_slpecc_set;
38473                           wire nds_unused_ipipe_csr_s_slpecc_clr = ipipe_csr_s_slpecc_clr;
38474                       end
38475                   endgenerate
38476                   generate
38477                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_slip_sbe_yes
38478                           reg reg_csr_slip_sbe;
38479                           wire csr_slip_sbe_we;
38480                           wire csr_slip_sbe_nx;
38481                           assign csr_slip_sbe_we = csr_slip_we &amp; (csr_mslideleg[LOCALINT_SBE] | cur_privilege_m) | ipipe_csr_s_sbe_set | ipipe_csr_s_sbe_clr;
38482                           assign csr_slip_sbe_nx = ipipe_csr_s_sbe_set ? 1'b1 : ipipe_csr_s_sbe_clr ? 1'b0 : csr_wdata[LOCALINT_SBE];
38483                           always @(posedge core_clk or negedge core_reset_n) begin
38484      1/1                      if (!core_reset_n) begin
38485      1/1                          reg_csr_slip_sbe &lt;= 1'b0;
38486                               end
38487      1/1                      else if (csr_slip_sbe_we) begin
38488      <font color = "red">0/1     ==>                  reg_csr_slip_sbe &lt;= csr_slip_sbe_nx;</font>
38489                               end
                        MISSING_ELSE
38490                           end
38491                   
38492                           assign csr_slip_sbe = reg_csr_slip_sbe;
38493                       end
38494                       else begin:gen_csr_slip_sbe_no
38495                           assign csr_slip_sbe = 1'b0;
38496                           wire nds_unused_ipipe_csr_s_sbe_clr = ipipe_csr_s_sbe_clr;
38497                           wire nds_unused_ipipe_csr_s_sbe_set = ipipe_csr_s_sbe_set;
38498                       end
38499                   endgenerate
38500                   always @(posedge core_clk or negedge core_reset_n) begin
38501      1/1              if (!core_reset_n) begin
38502      1/1                  csr_mie_meie &lt;= 1'b0;
38503      1/1                  csr_mie_mtie &lt;= 1'b0;
38504      1/1                  csr_mie_msie &lt;= 1'b0;
38505      1/1                  csr_mie_sbe &lt;= 1'b0;
38506                       end
38507      1/1              else if (csr_mie_we) begin
38508      1/1                  csr_mie_meie &lt;= csr_wdata[11];
38509      1/1                  csr_mie_mtie &lt;= csr_wdata[7];
38510      1/1                  csr_mie_msie &lt;= csr_wdata[3];
38511      1/1                  csr_mie_sbe &lt;= csr_wdata[LOCALINT_SBE];
38512                       end
                        MISSING_ELSE
38513                   end
38514                   
38515                   generate
38516                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_slie_sbe_yes
38517                           reg reg_csr_slie_sbe;
38518                           wire csr_slie_sbe_nx;
38519                           assign csr_slie_sbe_nx = csr_wdata[LOCALINT_SBE] &amp; (csr_mslideleg[LOCALINT_SBE] | cur_privilege_m);
38520                           always @(posedge core_clk or negedge core_reset_n) begin
38521      1/1                      if (!core_reset_n) begin
38522      1/1                          reg_csr_slie_sbe &lt;= 1'b0;
38523                               end
38524      1/1                      else if (csr_slie_we) begin
38525      1/1                          reg_csr_slie_sbe &lt;= csr_slie_sbe_nx;
38526                               end
                        MISSING_ELSE
38527                           end
38528                   
38529                           assign csr_slie_sbe = reg_csr_slie_sbe;
38530                       end
38531                       else begin:gen_csr_slie_sbe_no
38532                           assign csr_slie_sbe = 1'b0;
38533                       end
38534                   endgenerate
38535                   generate
38536                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mie_sxie_yes
38537                           reg reg_csr_mie_seie;
38538                           reg reg_csr_mie_stie;
38539                           reg reg_csr_mie_ssie;
38540                           always @(posedge core_clk or negedge core_reset_n) begin
38541      1/1                      if (!core_reset_n) begin
38542      1/1                          reg_csr_mie_seie &lt;= 1'b0;
38543      1/1                          reg_csr_mie_stie &lt;= 1'b0;
38544      1/1                          reg_csr_mie_ssie &lt;= 1'b0;
38545                               end
38546      1/1                      else if (csr_mie_we | csr_sie_we) begin
38547      1/1                          reg_csr_mie_seie &lt;= csr_wdata[9];
38548      1/1                          reg_csr_mie_stie &lt;= csr_wdata[5];
38549      1/1                          reg_csr_mie_ssie &lt;= csr_wdata[1];
38550                               end
                        MISSING_ELSE
38551                           end
38552                   
38553                           assign csr_mie_seie = reg_csr_mie_seie;
38554                           assign csr_mie_stie = reg_csr_mie_stie;
38555                           assign csr_mie_ssie = reg_csr_mie_ssie;
38556                       end
38557                       else begin:gen_csr_mie_sxie_no
38558                           assign csr_mie_seie = 1'b0;
38559                           assign csr_mie_stie = 1'b0;
38560                           assign csr_mie_ssie = 1'b0;
38561                       end
38562                   endgenerate
38563                   generate
38564                       if (((RVN_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_csr_mie_uxie_yes
38565                           reg reg_csr_mie_ueie;
38566                           reg reg_csr_mie_utie;
38567                           reg reg_csr_mie_usie;
38568                           always @(posedge core_clk or negedge core_reset_n) begin
38569      1/1                      if (!core_reset_n) begin
38570      1/1                          reg_csr_mie_ueie &lt;= 1'b0;
38571      1/1                          reg_csr_mie_utie &lt;= 1'b0;
38572      1/1                          reg_csr_mie_usie &lt;= 1'b0;
38573                               end
38574      1/1                      else if (csr_mie_we | csr_sie_we | csr_uie_we) begin
38575      1/1                          reg_csr_mie_ueie &lt;= csr_wdata[8];
38576      1/1                          reg_csr_mie_utie &lt;= csr_wdata[4];
38577      1/1                          reg_csr_mie_usie &lt;= csr_wdata[0];
38578                               end
                        MISSING_ELSE
38579                           end
38580                   
38581                           assign csr_mie_ueie = reg_csr_mie_ueie;
38582                           assign csr_mie_utie = reg_csr_mie_utie;
38583                           assign csr_mie_usie = reg_csr_mie_usie;
38584                       end
38585                       else begin:gen_csr_mie_uxie_no
38586                           assign csr_mie_ueie = 1'b0;
38587                           assign csr_mie_utie = 1'b0;
38588                           assign csr_mie_usie = 1'b0;
38589                       end
38590                   endgenerate
38591                   always @(posedge core_clk or negedge core_reset_n) begin
38592      1/1              if (!core_reset_n) begin
38593      1/1                  csr_mstatus_mie &lt;= 1'b0;
38594                       end
38595      1/1              else if (csr_mstatus_mie_en) begin
38596      1/1                  csr_mstatus_mie &lt;= csr_mstatus_mie_nx;
38597                       end
                        MISSING_ELSE
38598                   end
38599                   
38600                   assign csr_mstatus_mie_en = nmi_taken | (trap_taken &amp; ~csr_trap_delegated) | m_trap_return | csr_mstatus_we;
38601                   assign csr_mstatus_mie_nx = nmi_taken ? 1'b0 : trap_taken ? 1'b0 : m_trap_return ? csr_mstatus_mpie : csr_wdata[3];
38602                   generate
38603                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mstatus_sie_yes
38604                           reg reg_csr_mstatus_sie;
38605                           wire csr_mstatus_sie_nx;
38606                           wire csr_mstatus_sie_en;
38607                           always @(posedge core_clk or negedge core_reset_n) begin
38608      1/1                      if (!core_reset_n) begin
38609      1/1                          reg_csr_mstatus_sie &lt;= 1'b0;
38610                               end
38611      1/1                      else if (csr_mstatus_sie_en) begin
38612      1/1                          reg_csr_mstatus_sie &lt;= csr_mstatus_sie_nx;
38613                               end
                        MISSING_ELSE
38614                           end
38615                   
38616                           assign csr_mstatus_sie_en = (trap_taken &amp; trap_handled_by_s_mode) | s_trap_return | csr_mstatus_we | csr_sstatus_we;
38617                           assign csr_mstatus_sie_nx = trap_taken ? 1'b0 : s_trap_return ? csr_mstatus_spie : csr_wdata[1];
38618                           assign csr_mstatus_sie = reg_csr_mstatus_sie;
38619                       end
38620                       else begin:gen_csr_mstatus_sie_no
38621                           assign csr_mstatus_sie = 1'b0;
38622                       end
38623                   endgenerate
38624                   generate
38625                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mstatus_uie_yes
38626                           reg reg_csr_mstatus_uie;
38627                           wire csr_mstatus_uie_nx;
38628                           wire csr_mstatus_uie_en;
38629                           always @(posedge core_clk or negedge core_reset_n) begin
38630      1/1                      if (!core_reset_n) begin
38631      1/1                          reg_csr_mstatus_uie &lt;= 1'b0;
38632                               end
38633      1/1                      else if (csr_mstatus_uie_en) begin
38634      1/1                          reg_csr_mstatus_uie &lt;= csr_mstatus_uie_nx;
38635                               end
                        MISSING_ELSE
38636                           end
38637                   
38638                           assign csr_mstatus_uie_en = (trap_taken &amp; trap_handled_by_u_mode) | u_trap_return | csr_mstatus_we | csr_sstatus_we | csr_ustatus_we;
38639                           assign csr_mstatus_uie_nx = trap_taken ? 1'b0 : u_trap_return ? csr_mstatus_upie : csr_wdata[0];
38640                           assign csr_mstatus_uie = reg_csr_mstatus_uie;
38641                       end
38642                       else begin:gen_csr_mstatus_uie_no
38643                           assign csr_mstatus_uie = 1'b0;
38644                       end
38645                   endgenerate
38646                   always @(posedge core_clk or negedge core_reset_n) begin
38647      1/1              if (!core_reset_n) begin
38648      1/1                  csr_mstatus_mpie &lt;= 1'b0;
38649                       end
38650      1/1              else if (csr_mstatus_mpie_en) begin
38651      1/1                  csr_mstatus_mpie &lt;= csr_mstatus_mpie_nx;
38652                       end
                        MISSING_ELSE
38653                   end
38654                   
38655                   assign csr_mstatus_mpie_en = nmi_taken | (trap_taken &amp; ~csr_trap_delegated) | m_trap_return | csr_mstatus_we;
38656                   assign csr_mstatus_mpie_nx = nmi_taken ? csr_mstatus_mie : trap_taken ? csr_mstatus_mie : m_trap_return ? 1'b1 : csr_wdata[7];
38657                   generate
38658                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mstatus_spie_yes
38659                           reg reg_csr_mstatus_spie;
38660                           wire csr_mstatus_spie_nx;
38661                           wire csr_mstatus_spie_en;
38662                           always @(posedge core_clk or negedge core_reset_n) begin
38663      1/1                      if (!core_reset_n) begin
38664      1/1                          reg_csr_mstatus_spie &lt;= 1'b0;
38665                               end
38666      1/1                      else if (csr_mstatus_spie_en) begin
38667      1/1                          reg_csr_mstatus_spie &lt;= csr_mstatus_spie_nx;
38668                               end
                        MISSING_ELSE
38669                           end
38670                   
38671                           assign csr_mstatus_spie_en = (trap_taken &amp; trap_handled_by_s_mode) | s_trap_return | csr_mstatus_we | csr_sstatus_we;
38672                           assign csr_mstatus_spie_nx = trap_taken ? csr_mstatus_sie : s_trap_return ? 1'b1 : csr_wdata[5];
38673                           assign csr_mstatus_spie = reg_csr_mstatus_spie;
38674                       end
38675                       else begin:gen_csr_mstatus_spie_no
38676                           assign csr_mstatus_spie = 1'b0;
38677                       end
38678                   endgenerate
38679                   generate
38680                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mstatus_upie_yes
38681                           reg reg_csr_mstatus_upie;
38682                           wire csr_mstatus_upie_nx;
38683                           wire csr_mstatus_upie_en;
38684                           always @(posedge core_clk or negedge core_reset_n) begin
38685      1/1                      if (!core_reset_n) begin
38686      1/1                          reg_csr_mstatus_upie &lt;= 1'b0;
38687                               end
38688      1/1                      else if (csr_mstatus_upie_en) begin
38689      1/1                          reg_csr_mstatus_upie &lt;= csr_mstatus_upie_nx;
38690                               end
                        MISSING_ELSE
38691                           end
38692                   
38693                           assign csr_mstatus_upie_en = (trap_taken &amp; trap_handled_by_u_mode) | u_trap_return | csr_mstatus_we | csr_sstatus_we | csr_ustatus_we;
38694                           assign csr_mstatus_upie_nx = trap_taken ? csr_mstatus_uie : u_trap_return ? 1'b1 : csr_wdata[4];
38695                           assign csr_mstatus_upie = reg_csr_mstatus_upie;
38696                       end
38697                       else begin:gen_csr_mstatus_upie_no
38698                           assign csr_mstatus_upie = 1'b0;
38699                       end
38700                   endgenerate
38701                   generate
38702                       if (NUM_PRIVILEGE_LEVELS &gt; 1) begin:gen_csr_mstatus_mpp_yes
38703                           reg [1:0] reg_csr_mstatus_mpp;
38704                           wire [1:0] reg_csr_mstatus_mpp_nx;
38705                           wire reg_csr_mstatus_mpp_en;
38706                           always @(posedge core_clk or negedge core_reset_n) begin
38707      1/1                      if (!core_reset_n) begin
38708      1/1                          reg_csr_mstatus_mpp &lt;= PRIVILEGE_MACHINE;
38709                               end
38710      1/1                      else if (reg_csr_mstatus_mpp_en) begin
38711      1/1                          reg_csr_mstatus_mpp &lt;= reg_csr_mstatus_mpp_nx;
38712                               end
                        MISSING_ELSE
38713                           end
38714                   
38715                           assign reg_csr_mstatus_mpp_en = nmi_taken | (trap_taken &amp; ~csr_trap_delegated) | m_trap_return | csr_mstatus_we;
38716                           assign reg_csr_mstatus_mpp_nx = nmi_taken ? csr_cur_privilege : trap_taken ? csr_cur_privilege : m_trap_return ? PRIVILEGE_USER : ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp; (csr_wdata[12:11] == PRIVILEGE_HYPERVISOR)) ? PRIVILEGE_SUPERVISOR : (NUM_PRIVILEGE_LEVELS &gt; 2) ? csr_wdata[12:11] : {2{csr_wdata[11]}};
38717                           assign csr_mstatus_mpp = reg_csr_mstatus_mpp;
38718                       end
38719                       else begin:gen_csr_mstatus_mpp_no
38720                           assign csr_mstatus_mpp = PRIVILEGE_MACHINE;
38721                       end
38722                   endgenerate
38723                   generate
38724                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mstatus_spp_yes
38725                           reg reg_csr_mstatus_spp;
38726                           wire reg_csr_mstatus_spp_nx;
38727                           wire reg_csr_mstatus_spp_en;
38728                           always @(posedge core_clk or negedge core_reset_n) begin
38729      1/1                      if (!core_reset_n) begin
38730      1/1                          reg_csr_mstatus_spp &lt;= PRIVILEGE_USER[0];
38731                               end
38732      1/1                      else if (reg_csr_mstatus_spp_en) begin
38733      1/1                          reg_csr_mstatus_spp &lt;= reg_csr_mstatus_spp_nx;
38734                               end
                        MISSING_ELSE
38735                           end
38736                   
38737                           assign reg_csr_mstatus_spp_en = (trap_taken &amp; trap_handled_by_s_mode) | s_trap_return | csr_mstatus_we | csr_sstatus_we;
38738                           assign reg_csr_mstatus_spp_nx = trap_taken ? csr_cur_privilege[0] : s_trap_return ? PRIVILEGE_USER[0] : csr_wdata[8];
38739                           assign csr_mstatus_spp = reg_csr_mstatus_spp;
38740                       end
38741                       else begin:gen_csr_mstatus_spp_no
38742                           assign csr_mstatus_spp = PRIVILEGE_USER[0];
38743                       end
38744                   endgenerate
38745                   generate
38746                       if (NUM_PRIVILEGE_LEVELS &gt; 1) begin:gen_csr_mstatus_mprv_yes
38747                           reg reg_csr_mstatus_mprv;
38748                           wire reg_csr_mstatus_mprv_nx;
38749                           wire reg_csr_mstatus_mprv_en;
38750                           always @(posedge core_clk or negedge core_reset_n) begin
38751      1/1                      if (!core_reset_n) begin
38752      1/1                          reg_csr_mstatus_mprv &lt;= 1'b0;
38753                               end
38754      1/1                      else if (reg_csr_mstatus_mprv_en) begin
38755      1/1                          reg_csr_mstatus_mprv &lt;= reg_csr_mstatus_mprv_nx;
38756                               end
                        MISSING_ELSE
38757                           end
38758                   
38759                           assign reg_csr_mstatus_mprv_en = csr_mstatus_we | (halt_return &amp; (csr_dcsr_prv != PRIVILEGE_MACHINE));
38760                           assign reg_csr_mstatus_mprv_nx = halt_return ? 1'b0 : csr_wdata[17];
38761                           assign csr_mstatus_mprv = reg_csr_mstatus_mprv;
38762                       end
38763                       else begin:gen_csr_mstatus_mprv_no
38764                           assign csr_mstatus_mprv = 1'b0;
38765                       end
38766                   endgenerate
38767                   generate
38768                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mstatus_sum_mxr_yes
38769                           reg reg_csr_mstatus_sum;
38770                           reg reg_csr_mstatus_mxr;
38771                           wire csr_mstatus_sum_nx;
38772                           wire csr_mstatus_mxr_nx;
38773                           always @(posedge core_clk or negedge core_reset_n) begin
38774      1/1                      if (!core_reset_n) begin
38775      1/1                          reg_csr_mstatus_sum &lt;= 1'b0;
38776      1/1                          reg_csr_mstatus_mxr &lt;= 1'b0;
38777                               end
38778      1/1                      else if (csr_mstatus_we | csr_sstatus_we) begin
38779      1/1                          reg_csr_mstatus_sum &lt;= csr_mstatus_sum_nx;
38780      1/1                          reg_csr_mstatus_mxr &lt;= csr_mstatus_mxr_nx;
38781                               end
                        MISSING_ELSE
38782                           end
38783                   
38784                           assign csr_mstatus_sum_nx = csr_wdata[18];
38785                           assign csr_mstatus_mxr_nx = csr_wdata[19];
38786                           assign csr_mstatus_sum = reg_csr_mstatus_sum;
38787                           assign csr_mstatus_mxr = reg_csr_mstatus_mxr;
38788                       end
38789                       else begin:gen_csr_mstatus_sum_mxr_no
38790                           assign csr_mstatus_sum = 1'b0;
38791                           assign csr_mstatus_mxr = 1'b0;
38792                       end
38793                   endgenerate
38794                   generate
38795                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mstatus_tvm_tw_tsr_yes
38796                           reg reg_csr_mstatus_tvm;
38797                           reg reg_csr_mstatus_tw;
38798                           reg reg_csr_mstatus_tsr;
38799                           wire csr_mstatus_tvm_nx;
38800                           wire csr_mstatus_tw_nx;
38801                           wire csr_mstatus_tsr_nx;
38802                           always @(posedge core_clk or negedge core_reset_n) begin
38803      1/1                      if (!core_reset_n) begin
38804      1/1                          reg_csr_mstatus_tvm &lt;= 1'b0;
38805      1/1                          reg_csr_mstatus_tw &lt;= 1'b0;
38806      1/1                          reg_csr_mstatus_tsr &lt;= 1'b0;
38807                               end
38808      1/1                      else if (csr_mstatus_we) begin
38809      1/1                          reg_csr_mstatus_tvm &lt;= csr_mstatus_tvm_nx;
38810      1/1                          reg_csr_mstatus_tw &lt;= csr_mstatus_tw_nx;
38811      1/1                          reg_csr_mstatus_tsr &lt;= csr_mstatus_tsr_nx;
38812                               end
                        MISSING_ELSE
38813                           end
38814                   
38815                           assign csr_mstatus_tvm_nx = csr_wdata[20];
38816                           assign csr_mstatus_tw_nx = csr_wdata[21];
38817                           assign csr_mstatus_tsr_nx = csr_wdata[22];
38818                           assign csr_mstatus_tvm = reg_csr_mstatus_tvm;
38819                           assign csr_mstatus_tw = reg_csr_mstatus_tw;
38820                           assign csr_mstatus_tsr = reg_csr_mstatus_tsr;
38821                       end
38822                       else begin:gen_csr_mstatus_tvm_tw_tsr_no
38823                           assign csr_mstatus_tvm = 1'b0;
38824                           assign csr_mstatus_tw = 1'b0;
38825                           assign csr_mstatus_tsr = 1'b0;
38826                       end
38827                   endgenerate
38828                   generate
38829                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) || ((NUM_PRIVILEGE_LEVELS == 2) &amp;&amp; ((RVN_SUPPORT_INT == 1)))) begin:gen_csr_mstatus_medeleg_yes
38830                           reg reg_csr_medeleg_iam;
38831                           reg reg_csr_medeleg_iaf;
38832                           reg reg_csr_medeleg_ii;
38833                           reg reg_csr_medeleg_b;
38834                           reg reg_csr_medeleg_lam;
38835                           reg reg_csr_medeleg_laf;
38836                           reg reg_csr_medeleg_sam;
38837                           reg reg_csr_medeleg_saf;
38838                           reg reg_csr_medeleg_uec;
38839                           reg reg_csr_medeleg_ipf;
38840                           reg reg_csr_medeleg_lpf;
38841                           reg reg_csr_medeleg_spf;
38842                           always @(posedge core_clk or negedge core_reset_n) begin
38843      1/1                      if (!core_reset_n) begin
38844      1/1                          reg_csr_medeleg_iam &lt;= 1'b0;
38845      1/1                          reg_csr_medeleg_iaf &lt;= 1'b0;
38846      1/1                          reg_csr_medeleg_ii &lt;= 1'b0;
38847      1/1                          reg_csr_medeleg_b &lt;= 1'b0;
38848      1/1                          reg_csr_medeleg_lam &lt;= 1'b0;
38849      1/1                          reg_csr_medeleg_laf &lt;= 1'b0;
38850      1/1                          reg_csr_medeleg_sam &lt;= 1'b0;
38851      1/1                          reg_csr_medeleg_saf &lt;= 1'b0;
38852      1/1                          reg_csr_medeleg_uec &lt;= 1'b0;
38853      1/1                          reg_csr_medeleg_ipf &lt;= 1'b0;
38854      1/1                          reg_csr_medeleg_lpf &lt;= 1'b0;
38855      1/1                          reg_csr_medeleg_spf &lt;= 1'b0;
38856                               end
38857      1/1                      else if (csr_medeleg_we) begin
38858      <font color = "red">0/1     ==>                  reg_csr_medeleg_iam &lt;= csr_wdata[0];</font>
38859      <font color = "red">0/1     ==>                  reg_csr_medeleg_iaf &lt;= csr_wdata[1];</font>
38860      <font color = "red">0/1     ==>                  reg_csr_medeleg_ii &lt;= csr_wdata[2];</font>
38861      <font color = "red">0/1     ==>                  reg_csr_medeleg_b &lt;= csr_wdata[3];</font>
38862      <font color = "red">0/1     ==>                  reg_csr_medeleg_lam &lt;= csr_wdata[4];</font>
38863      <font color = "red">0/1     ==>                  reg_csr_medeleg_laf &lt;= csr_wdata[5];</font>
38864      <font color = "red">0/1     ==>                  reg_csr_medeleg_sam &lt;= csr_wdata[6];</font>
38865      <font color = "red">0/1     ==>                  reg_csr_medeleg_saf &lt;= csr_wdata[7];</font>
38866      <font color = "red">0/1     ==>                  reg_csr_medeleg_uec &lt;= csr_wdata[8];</font>
38867      <font color = "red">0/1     ==>                  reg_csr_medeleg_ipf &lt;= csr_wdata[12];</font>
38868      <font color = "red">0/1     ==>                  reg_csr_medeleg_lpf &lt;= csr_wdata[13];</font>
38869      <font color = "red">0/1     ==>                  reg_csr_medeleg_spf &lt;= csr_wdata[15];</font>
38870                               end
                        MISSING_ELSE
38871                           end
38872                   
38873                           assign csr_medeleg_iam = reg_csr_medeleg_iam;
38874                           assign csr_medeleg_iaf = reg_csr_medeleg_iaf;
38875                           assign csr_medeleg_ii = reg_csr_medeleg_ii;
38876                           assign csr_medeleg_b = reg_csr_medeleg_b;
38877                           assign csr_medeleg_lam = reg_csr_medeleg_lam;
38878                           assign csr_medeleg_laf = reg_csr_medeleg_laf;
38879                           assign csr_medeleg_sam = reg_csr_medeleg_sam;
38880                           assign csr_medeleg_saf = reg_csr_medeleg_saf;
38881                           assign csr_medeleg_uec = reg_csr_medeleg_uec;
38882                           assign csr_medeleg_ipf = reg_csr_medeleg_ipf;
38883                           assign csr_medeleg_lpf = reg_csr_medeleg_lpf;
38884                           assign csr_medeleg_spf = reg_csr_medeleg_spf;
38885                       end
38886                       else begin:gen_csr_mstatus_medeleg_no
38887                           assign csr_medeleg_iam = 1'b0;
38888                           assign csr_medeleg_iaf = 1'b0;
38889                           assign csr_medeleg_ii = 1'b0;
38890                           assign csr_medeleg_b = 1'b0;
38891                           assign csr_medeleg_lam = 1'b0;
38892                           assign csr_medeleg_laf = 1'b0;
38893                           assign csr_medeleg_sam = 1'b0;
38894                           assign csr_medeleg_saf = 1'b0;
38895                           assign csr_medeleg_uec = 1'b0;
38896                           assign csr_medeleg_ipf = 1'b0;
38897                           assign csr_medeleg_lpf = 1'b0;
38898                           assign csr_medeleg_spf = 1'b0;
38899                       end
38900                   endgenerate
38901                   generate
38902                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_medeleg_sec_yes
38903                           reg reg_csr_medeleg_sec;
38904                           always @(posedge core_clk or negedge core_reset_n) begin
38905      1/1                      if (!core_reset_n) begin
38906      1/1                          reg_csr_medeleg_sec &lt;= 1'b0;
38907                               end
38908      1/1                      else if (csr_medeleg_we) begin
38909      <font color = "red">0/1     ==>                  reg_csr_medeleg_sec &lt;= csr_wdata[9];</font>
38910                               end
                        MISSING_ELSE
38911                           end
38912                   
38913                           assign csr_medeleg_sec = reg_csr_medeleg_sec;
38914                       end
38915                       else begin:gen_csr_medeleg_sec_no
38916                           assign csr_medeleg_sec = 1'b0;
38917                       end
38918                   endgenerate
38919                   generate
38920                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mideleg_s_mode_yes
38921                           reg reg_csr_mideleg_ssi;
38922                           reg reg_csr_mideleg_sti;
38923                           reg reg_csr_mideleg_sei;
38924                           always @(posedge core_clk or negedge core_reset_n) begin
38925      1/1                      if (!core_reset_n) begin
38926      1/1                          reg_csr_mideleg_ssi &lt;= 1'b0;
38927      1/1                          reg_csr_mideleg_sti &lt;= 1'b0;
38928      1/1                          reg_csr_mideleg_sei &lt;= 1'b0;
38929                               end
38930      1/1                      else if (csr_mideleg_we) begin
38931      1/1                          reg_csr_mideleg_ssi &lt;= csr_wdata[1];
38932      1/1                          reg_csr_mideleg_sti &lt;= csr_wdata[5];
38933      1/1                          reg_csr_mideleg_sei &lt;= csr_wdata[9];
38934                               end
                        MISSING_ELSE
38935                           end
38936                   
38937                           assign csr_mideleg_ssi = reg_csr_mideleg_ssi;
38938                           assign csr_mideleg_sti = reg_csr_mideleg_sti;
38939                           assign csr_mideleg_sei = reg_csr_mideleg_sei;
38940                       end
38941                       else begin:gen_csr_mideleg_s_mode_no
38942                           assign csr_mideleg_ssi = 1'b0;
38943                           assign csr_mideleg_sti = 1'b0;
38944                           assign csr_mideleg_sei = 1'b0;
38945                       end
38946                   endgenerate
38947                   generate
38948                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_mideleg_u_mode_yes
38949                           reg reg_csr_mideleg_usi;
38950                           reg reg_csr_mideleg_uti;
38951                           reg reg_csr_mideleg_uei;
38952                           always @(posedge core_clk or negedge core_reset_n) begin
38953      1/1                      if (!core_reset_n) begin
38954      1/1                          reg_csr_mideleg_usi &lt;= 1'b0;
38955      1/1                          reg_csr_mideleg_uti &lt;= 1'b0;
38956      1/1                          reg_csr_mideleg_uei &lt;= 1'b0;
38957                               end
38958      1/1                      else if (csr_mideleg_we) begin
38959      1/1                          reg_csr_mideleg_usi &lt;= csr_wdata[0];
38960      1/1                          reg_csr_mideleg_uti &lt;= csr_wdata[4];
38961      1/1                          reg_csr_mideleg_uei &lt;= csr_wdata[8];
38962                               end
                        MISSING_ELSE
38963                           end
38964                   
38965                           assign csr_mideleg_usi = reg_csr_mideleg_usi;
38966                           assign csr_mideleg_uti = reg_csr_mideleg_uti;
38967                           assign csr_mideleg_uei = reg_csr_mideleg_uei;
38968                       end
38969                       else begin:gen_csr_mideleg_u_mode_no
38970                           assign csr_mideleg_usi = 1'b0;
38971                           assign csr_mideleg_uti = 1'b0;
38972                           assign csr_mideleg_uei = 1'b0;
38973                       end
38974                   endgenerate
38975                   generate
38976                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; (PERFORMANCE_MONITOR_INT == 1)) begin:gen_csr_mslideleg_hpmint_yes
38977                           reg reg_csr_mslideleg_hpmint;
38978                           always @(posedge core_clk or negedge core_reset_n) begin
38979      1/1                      if (!core_reset_n) begin
38980      1/1                          reg_csr_mslideleg_hpmint &lt;= 1'b0;
38981                               end
38982      1/1                      else if (csr_mslideleg_we) begin
38983      <font color = "red">0/1     ==>                  reg_csr_mslideleg_hpmint &lt;= csr_wdata[LOCALINT_HPMINT];</font>
38984                               end
                        MISSING_ELSE
38985                           end
38986                   
38987                           assign csr_mslideleg_hpmint = reg_csr_mslideleg_hpmint;
38988                       end
38989                       else begin:gen_csr_mslideleg_hpmint_no
38990                           assign csr_mslideleg_hpmint = 1'b0;
38991                       end
38992                   endgenerate
38993                   generate
38994                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((ACE_SUPPORT_INT == 1))) begin:gen_csr_mslideleg_aceerr_yes
38995                           reg reg_csr_mslideleg_aceerr;
38996                           always @(posedge core_clk or negedge core_reset_n) begin
38997      1/1                      if (!core_reset_n) begin
38998      1/1                          reg_csr_mslideleg_aceerr &lt;= 1'b0;
38999                               end
39000      1/1                      else if (csr_mslideleg_we) begin
39001      <font color = "red">0/1     ==>                  reg_csr_mslideleg_aceerr &lt;= csr_wdata[LOCALINT_ACEERR];</font>
39002                               end
                        MISSING_ELSE
39003                           end
39004                   
39005                           assign csr_mslideleg_aceerr = reg_csr_mslideleg_aceerr;
39006                       end
39007                       else begin:gen_csr_mslideleg_aceerr_no
39008                           assign csr_mslideleg_aceerr = 1'b0;
39009                       end
39010                   endgenerate
39011                   generate
39012                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((SLPECC_SUPPORT_INT == 1))) begin:gen_csr_mslideleg_slpecc_yes
39013                           reg reg_csr_mslideleg_slpecc;
39014                           always @(posedge core_clk or negedge core_reset_n) begin
39015                               if (!core_reset_n) begin
39016                                   reg_csr_mslideleg_slpecc &lt;= 1'b0;
39017                               end
39018                               else if (csr_mslideleg_we) begin
39019                                   reg_csr_mslideleg_slpecc &lt;= csr_wdata[LOCALINT_SLPECC];
39020                               end
39021                           end
39022                   
39023                           assign csr_mslideleg_slpecc = reg_csr_mslideleg_slpecc;
39024                       end
39025                       else begin:gen_csr_mslideleg_slpecc_no
39026                           assign csr_mslideleg_slpecc = 1'b0;
39027                       end
39028                   endgenerate
39029                   generate
39030                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_mslideleg_sbe_yes
39031                           reg reg_csr_mslideleg_sbe;
39032                           always @(posedge core_clk or negedge core_reset_n) begin
39033      1/1                      if (!core_reset_n) begin
39034      1/1                          reg_csr_mslideleg_sbe &lt;= 1'b0;
39035                               end
39036      1/1                      else if (csr_mslideleg_we) begin
39037      <font color = "red">0/1     ==>                  reg_csr_mslideleg_sbe &lt;= csr_wdata[LOCALINT_SBE];</font>
39038                               end
                        MISSING_ELSE
39039                           end
39040                   
39041                           assign csr_mslideleg_sbe = reg_csr_mslideleg_sbe;
39042                       end
39043                       else begin:gen_csr_mslideleg_sbe_no
39044                           assign csr_mslideleg_sbe = 1'b0;
39045                       end
39046                   endgenerate
39047                   always @(posedge core_clk or negedge core_reset_n) begin
39048      1/1              if (!core_reset_n) begin
39049      1/1                  csr_mtvec_addr &lt;= {(VALEN - 2){1'b0}};
39050                       end
39051      1/1              else if (csr_mtvec_we) begin
39052      1/1                  csr_mtvec_addr &lt;= csr_wdata[VALEN - 1:2];
39053                       end
                        MISSING_ELSE
39054                   end
39055                   
39056                   generate
39057                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_sedeleg_yes
39058                           reg reg_csr_sedeleg_iam;
39059                           reg reg_csr_sedeleg_iaf;
39060                           reg reg_csr_sedeleg_ii;
39061                           reg reg_csr_sedeleg_b;
39062                           reg reg_csr_sedeleg_lam;
39063                           reg reg_csr_sedeleg_laf;
39064                           reg reg_csr_sedeleg_sam;
39065                           reg reg_csr_sedeleg_saf;
39066                           reg reg_csr_sedeleg_uec;
39067                           reg reg_csr_sedeleg_ipf;
39068                           reg reg_csr_sedeleg_lpf;
39069                           reg reg_csr_sedeleg_spf;
39070                           always @(posedge core_clk or negedge core_reset_n) begin
39071      1/1                      if (!core_reset_n) begin
39072      1/1                          reg_csr_sedeleg_iam &lt;= 1'b0;
39073      1/1                          reg_csr_sedeleg_iaf &lt;= 1'b0;
39074      1/1                          reg_csr_sedeleg_ii &lt;= 1'b0;
39075      1/1                          reg_csr_sedeleg_b &lt;= 1'b0;
39076      1/1                          reg_csr_sedeleg_lam &lt;= 1'b0;
39077      1/1                          reg_csr_sedeleg_laf &lt;= 1'b0;
39078      1/1                          reg_csr_sedeleg_sam &lt;= 1'b0;
39079      1/1                          reg_csr_sedeleg_saf &lt;= 1'b0;
39080      1/1                          reg_csr_sedeleg_uec &lt;= 1'b0;
39081      1/1                          reg_csr_sedeleg_ipf &lt;= 1'b0;
39082      1/1                          reg_csr_sedeleg_lpf &lt;= 1'b0;
39083      1/1                          reg_csr_sedeleg_spf &lt;= 1'b0;
39084                               end
39085      1/1                      else if (csr_sedeleg_we) begin
39086      <font color = "red">0/1     ==>                  reg_csr_sedeleg_iam &lt;= csr_wdata[0];</font>
39087      <font color = "red">0/1     ==>                  reg_csr_sedeleg_iaf &lt;= csr_wdata[1];</font>
39088      <font color = "red">0/1     ==>                  reg_csr_sedeleg_ii &lt;= csr_wdata[2];</font>
39089      <font color = "red">0/1     ==>                  reg_csr_sedeleg_b &lt;= csr_wdata[3];</font>
39090      <font color = "red">0/1     ==>                  reg_csr_sedeleg_lam &lt;= csr_wdata[4];</font>
39091      <font color = "red">0/1     ==>                  reg_csr_sedeleg_laf &lt;= csr_wdata[5];</font>
39092      <font color = "red">0/1     ==>                  reg_csr_sedeleg_sam &lt;= csr_wdata[6];</font>
39093      <font color = "red">0/1     ==>                  reg_csr_sedeleg_saf &lt;= csr_wdata[7];</font>
39094      <font color = "red">0/1     ==>                  reg_csr_sedeleg_uec &lt;= csr_wdata[8];</font>
39095      <font color = "red">0/1     ==>                  reg_csr_sedeleg_ipf &lt;= csr_wdata[12];</font>
39096      <font color = "red">0/1     ==>                  reg_csr_sedeleg_lpf &lt;= csr_wdata[13];</font>
39097      <font color = "red">0/1     ==>                  reg_csr_sedeleg_spf &lt;= csr_wdata[15];</font>
39098                               end
                        MISSING_ELSE
39099                           end
39100                   
39101                           assign csr_sedeleg_iam = reg_csr_sedeleg_iam;
39102                           assign csr_sedeleg_iaf = reg_csr_sedeleg_iaf;
39103                           assign csr_sedeleg_ii = reg_csr_sedeleg_ii;
39104                           assign csr_sedeleg_b = reg_csr_sedeleg_b;
39105                           assign csr_sedeleg_lam = reg_csr_sedeleg_lam;
39106                           assign csr_sedeleg_laf = reg_csr_sedeleg_laf;
39107                           assign csr_sedeleg_sam = reg_csr_sedeleg_sam;
39108                           assign csr_sedeleg_saf = reg_csr_sedeleg_saf;
39109                           assign csr_sedeleg_uec = reg_csr_sedeleg_uec;
39110                           assign csr_sedeleg_ipf = reg_csr_sedeleg_ipf;
39111                           assign csr_sedeleg_lpf = reg_csr_sedeleg_lpf;
39112                           assign csr_sedeleg_spf = reg_csr_sedeleg_spf;
39113                           assign csr_sedeleg = {{16{1'b0}},csr_sedeleg_spf,1'b0,csr_sedeleg_lpf,csr_sedeleg_ipf,2'b0,1'b0,csr_sedeleg_uec,csr_sedeleg_saf,csr_sedeleg_sam,csr_sedeleg_laf,csr_sedeleg_lam,csr_sedeleg_b,csr_sedeleg_ii,csr_sedeleg_iaf,csr_sedeleg_iam};
39114                       end
39115                       else if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((RVN_SUPPORT_INT == 0))) begin:gen_csr_sedeleg_0
39116                           assign csr_sedeleg_iam = 1'b0;
39117                           assign csr_sedeleg_iaf = 1'b0;
39118                           assign csr_sedeleg_ii = 1'b0;
39119                           assign csr_sedeleg_b = 1'b0;
39120                           assign csr_sedeleg_lam = 1'b0;
39121                           assign csr_sedeleg_laf = 1'b0;
39122                           assign csr_sedeleg_sam = 1'b0;
39123                           assign csr_sedeleg_saf = 1'b0;
39124                           assign csr_sedeleg_uec = 1'b0;
39125                           assign csr_sedeleg_ipf = 1'b0;
39126                           assign csr_sedeleg_lpf = 1'b0;
39127                           assign csr_sedeleg_spf = 1'b0;
39128                           assign csr_sedeleg = {32{1'b0}};
39129                           wire nds_unused_sedeleg_signals = |{csr_sedeleg_iam,csr_sedeleg_iaf,csr_sedeleg_ii,csr_sedeleg_b,csr_sedeleg_lam,csr_sedeleg_laf,csr_sedeleg_sam,csr_sedeleg_saf,csr_sedeleg_uec,csr_sedeleg_ipf,csr_sedeleg_lpf,csr_sedeleg_spf};
39130                       end
39131                       else begin:gen_csr_sedeleg_imply_1
39132                           assign csr_sedeleg_iam = 1'b1;
39133                           assign csr_sedeleg_iaf = 1'b1;
39134                           assign csr_sedeleg_ii = 1'b1;
39135                           assign csr_sedeleg_b = 1'b1;
39136                           assign csr_sedeleg_lam = 1'b1;
39137                           assign csr_sedeleg_laf = 1'b1;
39138                           assign csr_sedeleg_sam = 1'b1;
39139                           assign csr_sedeleg_saf = 1'b1;
39140                           assign csr_sedeleg_uec = 1'b1;
39141                           assign csr_sedeleg_ipf = 1'b1;
39142                           assign csr_sedeleg_lpf = 1'b1;
39143                           assign csr_sedeleg_spf = 1'b1;
39144                           assign csr_sedeleg = {32{1'b1}};
39145                           wire nds_unused_sedeleg_signals = |{csr_sedeleg_iam,csr_sedeleg_iaf,csr_sedeleg_ii,csr_sedeleg_b,csr_sedeleg_lam,csr_sedeleg_laf,csr_sedeleg_sam,csr_sedeleg_saf,csr_sedeleg_uec,csr_sedeleg_ipf,csr_sedeleg_lpf,csr_sedeleg_spf};
39146                       end
39147                   endgenerate
39148                   generate
39149                       if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_sideleg_yes
39150                           reg reg_csr_sideleg_usi;
39151                           reg reg_csr_sideleg_uti;
39152                           reg reg_csr_sideleg_uei;
39153                           always @(posedge core_clk or negedge core_reset_n) begin
39154      1/1                      if (!core_reset_n) begin
39155      1/1                          reg_csr_sideleg_usi &lt;= 1'b0;
39156      1/1                          reg_csr_sideleg_uti &lt;= 1'b0;
39157      1/1                          reg_csr_sideleg_uei &lt;= 1'b0;
39158                               end
39159      1/1                      else if (csr_sideleg_we) begin
39160      <font color = "red">0/1     ==>                  reg_csr_sideleg_usi &lt;= csr_wdata[0];</font>
39161      <font color = "red">0/1     ==>                  reg_csr_sideleg_uti &lt;= csr_wdata[4];</font>
39162      <font color = "red">0/1     ==>                  reg_csr_sideleg_uei &lt;= csr_wdata[8];</font>
39163                               end
                        MISSING_ELSE
39164                           end
39165                   
39166                           assign csr_sideleg = {{23{1'b0}},reg_csr_sideleg_uei,3'b0,reg_csr_sideleg_uti,3'b0,reg_csr_sideleg_usi};
39167                       end
39168                       else if ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp;&amp; ((RVN_SUPPORT_INT == 0))) begin:gen_csr_sideleg_0
39169                           assign csr_sideleg = {32{1'b0}};
39170                       end
39171                       else begin:gen_csr_sideleg_imply_1
39172                           assign csr_sideleg = {32{1'b1}};
39173                       end
39174                   endgenerate
39175                   generate
39176                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_stvec_addr_yes
39177                           reg [EXTVALEN - 1:2] reg_csr_stvec_addr;
39178                           always @(posedge core_clk or negedge core_reset_n) begin
39179      1/1                      if (!core_reset_n) begin
39180      1/1                          reg_csr_stvec_addr &lt;= {(EXTVALEN - 2){1'b0}};
39181                               end
39182      1/1                      else if (csr_stvec_we) begin
39183      1/1                          reg_csr_stvec_addr &lt;= csr_wdata[EXTVALEN - 1:2];
39184                               end
                        MISSING_ELSE
39185                           end
39186                   
39187                           assign csr_stvec[EXTVALEN - 1:0] = {reg_csr_stvec_addr,2'b0};
39188                       end
39189                       else begin:gen_csr_stvec_addr_no
39190                           assign csr_stvec[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39191                       end
39192                   endgenerate
39193                   generate
39194                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_utvec_addr_yes
39195                           reg [EXTVALEN - 1:2] reg_csr_utvec_addr;
39196                           always @(posedge core_clk or negedge core_reset_n) begin
39197      1/1                      if (!core_reset_n) begin
39198      1/1                          reg_csr_utvec_addr &lt;= {(EXTVALEN - 2){1'b0}};
39199                               end
39200      1/1                      else if (csr_utvec_we) begin
39201      <font color = "red">0/1     ==>                  reg_csr_utvec_addr &lt;= csr_wdata[EXTVALEN - 1:2];</font>
39202                               end
                        MISSING_ELSE
39203                           end
39204                   
39205                           assign csr_utvec[EXTVALEN - 1:0] = {reg_csr_utvec_addr,2'b0};
39206                       end
39207                       else begin:gen_csr_utvec_addr_no
39208                           assign csr_utvec[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39209                       end
39210                   endgenerate
39211                   always @(posedge core_clk or negedge core_reset_n) begin
39212      1/1              if (!core_reset_n) begin
39213      1/1                  reg_csr_mepc_addr &lt;= {(EXTVALEN - 1){1'b0}};
39214                       end
39215      1/1              else if (csr_mepc_addr_we) begin
39216      1/1                  reg_csr_mepc_addr &lt;= reg_csr_mepc_addr_nx;
39217                       end
                        MISSING_ELSE
39218                   end
39219                   
39220                   assign csr_mepc[EXTVALEN - 1:0] = {reg_csr_mepc_addr,1'b0};
39221                   generate
39222                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_sepc_addr_yes
39223                           wire [EXTVALEN - 1:1] csr_sepc_addr_nx;
39224                           wire csr_sepc_addr_we;
39225                           reg [EXTVALEN - 1:1] reg_csr_sepc;
39226                           always @(posedge core_clk or negedge core_reset_n) begin
39227      1/1                      if (!core_reset_n) begin
39228      1/1                          reg_csr_sepc &lt;= {(EXTVALEN - 1){1'b0}};
39229                               end
39230      1/1                      else if (csr_sepc_addr_we) begin
39231      1/1                          reg_csr_sepc &lt;= csr_sepc_addr_nx;
39232                               end
                        MISSING_ELSE
39233                           end
39234                   
39235                           assign csr_sepc_addr_nx[EXTVALEN - 1:2] = (ipipe_csr_epc_we &amp; trap_handled_by_s_mode) ? ipipe_csr_epc_wdata[EXTVALEN - 1:2] : csr_wdata[EXTVALEN - 1:2];
39236                           assign csr_sepc_addr_nx[1] = (ipipe_csr_epc_we &amp; trap_handled_by_s_mode) ? ipipe_csr_epc_wdata[1] : csr_wdata[1];
39237                           assign csr_sepc_addr_we = (ipipe_csr_epc_we &amp; trap_handled_by_s_mode) | csr_sepc_we;
39238                           assign csr_sepc[EXTVALEN - 1:0] = {reg_csr_sepc,1'b0};
39239                       end
39240                       else begin:gen_csr_sepc_addr_no
39241                           assign csr_sepc[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39242                       end
39243                   endgenerate
39244                   generate
39245                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_uepc_addr_yes
39246                           wire [EXTVALEN - 1:1] csr_uepc_addr_nx;
39247                           wire csr_uepc_addr_we;
39248                           reg [EXTVALEN - 1:1] reg_csr_uepc;
39249                           always @(posedge core_clk or negedge core_reset_n) begin
39250      1/1                      if (!core_reset_n) begin
39251      1/1                          reg_csr_uepc &lt;= {(EXTVALEN - 1){1'b0}};
39252                               end
39253      1/1                      else if (csr_uepc_addr_we) begin
39254      <font color = "red">0/1     ==>                  reg_csr_uepc &lt;= csr_uepc_addr_nx;</font>
39255                               end
                        MISSING_ELSE
39256                           end
39257                   
39258                           assign csr_uepc_addr_nx[EXTVALEN - 1:2] = (ipipe_csr_epc_we &amp; trap_handled_by_u_mode) ? ipipe_csr_epc_wdata[EXTVALEN - 1:2] : csr_wdata[EXTVALEN - 1:2];
39259                           assign csr_uepc_addr_nx[1] = (ipipe_csr_epc_we &amp; trap_handled_by_u_mode) ? ipipe_csr_epc_wdata[1] : csr_wdata[1];
39260                           assign csr_uepc_addr_we = (ipipe_csr_epc_we &amp; trap_handled_by_u_mode) | csr_uepc_we;
39261                           assign csr_uepc[EXTVALEN - 1:0] = {reg_csr_uepc,1'b0};
39262                       end
39263                       else begin:gen_csr_uepc_addr_no
39264                           assign csr_uepc[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39265                       end
39266                   endgenerate
39267                   always @(posedge core_clk or negedge core_reset_n) begin
39268      1/1              if (!core_reset_n) begin
39269      1/1                  reg_mtval_addr &lt;= {EXTVALEN{1'b0}};
39270                       end
39271      1/1              else if (csr_mtval_en) begin
39272      1/1                  reg_mtval_addr &lt;= reg_mtval_addr_nx;
39273                       end
                        MISSING_ELSE
39274                   end
39275                   
39276                   wire [EXTVALEN - 1:0] ipipe_csr_tval_satp_wdata;
39277                   generate
39278                       if (EXTVALEN &gt; 39) begin:gen_extvalen_gt39
39279                           wire bad_va = ipipe_csr_tval_wdata[38] ? (&amp;ipipe_csr_tval_wdata[EXTVALEN - 1:39]) : (|ipipe_csr_tval_wdata[EXTVALEN - 1:39]);
39280                           assign ipipe_csr_tval_satp_wdata[EXTVALEN - 1:39] = (csr_satp_mode == SATP_MODE_SV39) ? {(EXTVALEN - 39){bad_va}} : ipipe_csr_tval_wdata[EXTVALEN - 1:39];
39281                           assign ipipe_csr_tval_satp_wdata[38:0] = ipipe_csr_tval_wdata[38:0];
39282                       end
39283                       else begin:gen_extvalen_le39
39284                           assign ipipe_csr_tval_satp_wdata = ipipe_csr_tval_wdata[EXTVALEN - 1:0];
39285                       end
39286                   endgenerate
39287                   assign reg_mtval_addr_nx = ipipe_csr_tval_we ? ipipe_csr_tval_satp_wdata[EXTVALEN - 1:0] : csr_wdata[EXTVALEN - 1:0];
39288                   assign csr_mtval_en = csr_mtval_we | (ipipe_csr_tval_we &amp; ~csr_trap_delegated);
39289                   assign csr_mtval[EXTVALEN - 1:0] = reg_mtval_addr;
39290                   generate
39291                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_stval_yes
39292                           wire csr_stval_en;
39293                           wire [EXTVALEN - 1:0] reg_stval_addr_nx;
39294                           reg [EXTVALEN - 1:0] reg_stval_addr;
39295                           always @(posedge core_clk or negedge core_reset_n) begin
39296      1/1                      if (!core_reset_n) begin
39297      1/1                          reg_stval_addr &lt;= {EXTVALEN{1'b0}};
39298                               end
39299      1/1                      else if (csr_stval_en) begin
39300      1/1                          reg_stval_addr &lt;= reg_stval_addr_nx;
39301                               end
                        MISSING_ELSE
39302                           end
39303                   
39304                           assign reg_stval_addr_nx = ipipe_csr_tval_we ? ipipe_csr_tval_satp_wdata[EXTVALEN - 1:0] : csr_wdata[EXTVALEN - 1:0];
39305                           assign csr_stval_en = csr_stval_we | (ipipe_csr_tval_we &amp; trap_handled_by_s_mode);
39306                           assign csr_stval[EXTVALEN - 1:0] = reg_stval_addr;
39307                       end
39308                       else begin:gen_csr_stval_no
39309                           assign csr_stval[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39310                       end
39311                   endgenerate
39312                   generate
39313                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_utval_yes
39314                           wire csr_utval_en;
39315                           wire [EXTVALEN - 1:0] reg_utval_addr_nx;
39316                           reg [EXTVALEN - 1:0] reg_utval_addr;
39317                           always @(posedge core_clk or negedge core_reset_n) begin
39318      1/1                      if (!core_reset_n) begin
39319      1/1                          reg_utval_addr &lt;= {EXTVALEN{1'b0}};
39320                               end
39321      1/1                      else if (csr_utval_en) begin
39322      <font color = "red">0/1     ==>                  reg_utval_addr &lt;= reg_utval_addr_nx;</font>
39323                               end
                        MISSING_ELSE
39324                           end
39325                   
39326                           assign reg_utval_addr_nx = ipipe_csr_tval_we ? ipipe_csr_tval_satp_wdata[EXTVALEN - 1:0] : csr_wdata[EXTVALEN - 1:0];
39327                           assign csr_utval_en = csr_utval_we | (ipipe_csr_tval_we &amp; trap_handled_by_u_mode);
39328                           assign csr_utval[EXTVALEN - 1:0] = reg_utval_addr;
39329                       end
39330                       else begin:gen_csr_utval_no
39331                           assign csr_utval[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39332                       end
39333                   endgenerate
39334                   always @(posedge core_clk or negedge core_reset_n) begin
39335      1/1              if (!core_reset_n) begin
39336      1/1                  csr_mcause_interrupt &lt;= 1'b0;
39337      1/1                  csr_mcause_code &lt;= 10'b0;
39338                       end
39339      1/1              else if (csr_mcause_en) begin
39340      1/1                  csr_mcause_interrupt &lt;= csr_mcause_interrupt_nx;
39341      1/1                  csr_mcause_code &lt;= csr_mcause_code_nx;
39342                       end
                        MISSING_ELSE
39343                   end
39344                   
39345                   assign csr_mcause_en = (ipipe_csr_cause_we &amp; ~csr_trap_delegated) | csr_mcause_we;
39346                   assign csr_mcause_interrupt_nx = ipipe_csr_cause_we ? ipipe_csr_cause_interrupt : csr_wdata[31];
39347                   assign csr_mcause_code_nx = ipipe_csr_cause_we ? ipipe_csr_cause_code : csr_wdata[9:0];
39348                   generate
39349                       if (NUM_PRIVILEGE_LEVELS &gt; 2) begin:gen_csr_scause_yes
39350                           wire csr_scause_en;
39351                           wire csr_scause_interrupt_nx;
39352                           reg csr_scause_interrupt;
39353                           reg [9:0] csr_scause_code;
39354                           wire [9:0] csr_scause_code_nx;
39355                           reg [2:0] reg_sdcause;
39356                           reg [1:0] reg_sdcause_pm;
39357                           wire csr_sdcause_en;
39358                           wire [2:0] csr_sdcause_nx;
39359                           wire [1:0] csr_sdcause_pm_nx;
39360                           always @(posedge core_clk or negedge core_reset_n) begin
39361      1/1                      if (!core_reset_n) begin
39362      1/1                          csr_scause_interrupt &lt;= 1'b0;
39363      1/1                          csr_scause_code &lt;= 10'b0;
39364                               end
39365      1/1                      else if (csr_scause_en) begin
39366      1/1                          csr_scause_interrupt &lt;= csr_scause_interrupt_nx;
39367      1/1                          csr_scause_code &lt;= csr_scause_code_nx;
39368                               end
                        MISSING_ELSE
39369                           end
39370                   
39371                           assign csr_scause_en = (ipipe_csr_cause_we &amp; trap_handled_by_s_mode) | csr_scause_we;
39372                           assign csr_scause_interrupt_nx = ipipe_csr_cause_we ? ipipe_csr_cause_interrupt : csr_wdata[31];
39373                           assign csr_scause_code_nx = ipipe_csr_cause_we ? ipipe_csr_cause_code : csr_wdata[9:0];
39374                           assign csr_scause = {csr_scause_interrupt,{21{1'b0}},csr_scause_code};
39375                           always @(posedge core_clk or negedge core_reset_n) begin
39376      1/1                      if (!core_reset_n) begin
39377      1/1                          reg_sdcause &lt;= 3'b0;
39378      1/1                          reg_sdcause_pm &lt;= 2'b0;
39379                               end
39380      1/1                      else if (csr_sdcause_en) begin
39381      <font color = "red">0/1     ==>                  reg_sdcause &lt;= csr_sdcause_nx;</font>
39382      <font color = "red">0/1     ==>                  reg_sdcause_pm &lt;= csr_sdcause_pm_nx;</font>
39383                               end
                        MISSING_ELSE
39384                           end
39385                   
39386                           assign csr_sdcause_en = (ipipe_csr_cause_detail_we &amp; trap_handled_by_s_mode) | csr_sdcause_we;
39387                           assign {csr_sdcause_pm_nx,csr_sdcause_nx} = ipipe_csr_cause_detail_we ? {ipipe_csr_cause_detail_pm[1:0],ipipe_csr_cause_detail[2:0]} : {csr_wdata[6:5],csr_wdata[2:0]};
39388                           assign csr_sdcause = {{25{1'b0}},reg_sdcause_pm,2'b00,reg_sdcause};
39389                       end
39390                       else begin:gen_csr_scause_no
39391                           assign csr_scause = {32{1'b0}};
39392                           assign csr_sdcause = {32{1'b0}};
39393                       end
39394                   endgenerate
39395                   generate
39396                       if ((NUM_PRIVILEGE_LEVELS &gt; 1) &amp;&amp; ((RVN_SUPPORT_INT == 1))) begin:gen_csr_ucause_udcause_yes
39397                           wire csr_ucause_en;
39398                           wire csr_ucause_interrupt_nx;
39399                           reg csr_ucause_interrupt;
39400                           reg [9:0] csr_ucause_code;
39401                           wire [9:0] csr_ucause_code_nx;
39402                           reg [2:0] reg_udcause;
39403                           wire csr_udcause_en;
39404                           wire [2:0] csr_udcause_nx;
39405                           always @(posedge core_clk or negedge core_reset_n) begin
39406      1/1                      if (!core_reset_n) begin
39407      1/1                          csr_ucause_interrupt &lt;= 1'b0;
39408      1/1                          csr_ucause_code &lt;= 10'b0;
39409                               end
39410      1/1                      else if (csr_ucause_en) begin
39411      <font color = "red">0/1     ==>                  csr_ucause_interrupt &lt;= csr_ucause_interrupt_nx;</font>
39412      <font color = "red">0/1     ==>                  csr_ucause_code &lt;= csr_ucause_code_nx;</font>
39413                               end
                        MISSING_ELSE
39414                           end
39415                   
39416                           always @(posedge core_clk or negedge core_reset_n) begin
39417      1/1                      if (!core_reset_n) begin
39418      1/1                          reg_udcause &lt;= 3'b0;
39419                               end
39420      1/1                      else if (csr_udcause_en) begin
39421      <font color = "red">0/1     ==>                  reg_udcause &lt;= csr_udcause_nx;</font>
39422                               end
                        MISSING_ELSE
39423                           end
39424                   
39425                           assign csr_ucause_en = (ipipe_csr_cause_we &amp; trap_handled_by_u_mode) | csr_ucause_we;
39426                           assign csr_ucause_interrupt_nx = ipipe_csr_cause_we ? ipipe_csr_cause_interrupt : csr_wdata[31];
39427                           assign csr_ucause_code_nx = ipipe_csr_cause_we ? ipipe_csr_cause_code : csr_wdata[9:0];
39428                           assign csr_ucause = {csr_ucause_interrupt,{21{1'b0}},csr_ucause_code};
39429                           assign csr_udcause_en = (ipipe_csr_cause_detail_we &amp; trap_handled_by_u_mode) | csr_udcause_we;
39430                           assign csr_udcause_nx = ipipe_csr_cause_detail_we ? ipipe_csr_cause_detail[2:0] : csr_wdata[2:0];
39431                           assign csr_udcause = {{29{1'b0}},reg_udcause};
39432                       end
39433                       else begin:gen_csr_ucause_no
39434                           assign csr_ucause = {32{1'b0}};
39435                           assign csr_udcause = {32{1'b0}};
39436                       end
39437                   endgenerate
39438                   generate
39439                       if ((VECTOR_PLIC_SUPPORT_INT == 1)) begin:gen_vec_plic_support
39440                           reg reg_mmisc_ctl_vec_plic;
39441                           reg [9:0] reg_meiid;
39442                           wire reg_meiid_en;
39443                           always @(posedge core_clk or negedge core_reset_n) begin
39444      1/1                      if (!core_reset_n) begin
39445      1/1                          reg_mmisc_ctl_vec_plic &lt;= 1'b0;
39446                               end
39447      1/1                      else if (csr_mmisc_ctl_we) begin
39448      1/1                          reg_mmisc_ctl_vec_plic &lt;= csr_wdata[1];
39449                               end
                        MISSING_ELSE
39450                           end
39451                   
39452                           always @(posedge core_clk) begin
39453      1/1                      if (reg_meiid_en) begin
39454      <font color = "red">0/1     ==>                  reg_meiid &lt;= meiid;</font>
39455                               end
                        MISSING_ELSE
39456                           end
39457                   
39458                           assign reg_meiid_en = csr_mmisc_ctl_vec_plic &amp; meip;
39459                           assign csr_meiid = reg_meiid;
39460                           assign csr_mmisc_ctl_vec_plic = reg_mmisc_ctl_vec_plic;
39461                       end
39462                       else begin:gen_vec_plic_no_support
39463                           assign csr_mmisc_ctl_vec_plic = 1'b0;
39464                           assign csr_meiid = 10'd0;
39465                       end
39466                   endgenerate
39467                   generate
39468                       if ((ISA_ANDES_INT == 1)) begin:gen_csr_mmisc_ctl_rvcompm_reg
39469                           reg reg_mmisc_ctl_rvcompm;
39470                           always @(posedge core_clk or negedge core_reset_n) begin
39471      1/1                      if (!core_reset_n) begin
39472      1/1                          reg_mmisc_ctl_rvcompm &lt;= 1'b0;
39473                               end
39474      1/1                      else if (csr_mmisc_ctl_we) begin
39475      1/1                          reg_mmisc_ctl_rvcompm &lt;= csr_wdata[2];
39476                               end
                        MISSING_ELSE
39477                           end
39478                   
39479                           assign csr_mmisc_ctl_rvcompm = reg_mmisc_ctl_rvcompm;
39480                       end
39481                       else begin:gen_csr_mmisc_ctl_rvcompm
39482                           assign csr_mmisc_ctl_rvcompm = 1'b0;
39483                       end
39484                   endgenerate
39485                   generate
39486                       if ((BRANCH_PREDICTION_INT != 0)) begin:gen_reg_mmisc_ctl_brpe
39487                           reg reg_mmisc_ctl_brpe;
39488                           always @(posedge core_clk or negedge core_reset_n) begin
39489      1/1                      if (!core_reset_n) begin
39490      1/1                          reg_mmisc_ctl_brpe &lt;= 1'b1;
39491                               end
39492      1/1                      else if (csr_mmisc_ctl_we) begin
39493      1/1                          reg_mmisc_ctl_brpe &lt;= csr_wdata[3];
39494                               end
                        MISSING_ELSE
39495                           end
39496                   
39497                           assign csr_mmisc_ctl_brpe = reg_mmisc_ctl_brpe;
39498                       end
39499                       else begin:gen_csr_mmisc_ctl_brpe
39500                           assign csr_mmisc_ctl_brpe = 1'b0;
39501                       end
39502                   endgenerate
39503                   generate
39504                       if ((UNALIGNED_ACCESS_INT == 1)) begin:gen_reg_mmisc_ctl_una
39505                           reg reg_mmisc_ctl_una;
39506                           always @(posedge core_clk or negedge core_reset_n) begin
39507                               if (!core_reset_n) begin
39508                                   reg_mmisc_ctl_una &lt;= 1'b1;
39509                               end
39510                               else if (csr_mmisc_ctl_we) begin
39511                                   reg_mmisc_ctl_una &lt;= csr_wdata[6];
39512                               end
39513                           end
39514                   
39515                           assign csr_mmisc_ctl_una = reg_mmisc_ctl_una;
39516                       end
39517                       else begin:gen_csr_mmisc_ctl_una
39518                           assign csr_mmisc_ctl_una = 1'b0;
39519                       end
39520                   endgenerate
39521                   reg reg_mmisc_ctl_nbcache_en;
39522                   always @(posedge core_clk or negedge core_reset_n) begin
39523      1/1              if (!core_reset_n) begin
39524      1/1                  reg_mmisc_ctl_nbcache_en &lt;= 1'b0;
39525                       end
39526      1/1              else if (csr_mmisc_ctl_we) begin
39527      1/1                  reg_mmisc_ctl_nbcache_en &lt;= csr_wdata[8];
39528                       end
                        MISSING_ELSE
39529                   end
39530                   
39531                   assign csr_mmisc_ctl_nbcache_en = reg_mmisc_ctl_nbcache_en;
39532                   generate
39533                       if ((ACE_SUPPORT_INT == 1)) begin:gen_aces_reg
39534                           reg [1:0] reg_mmisc_ctl_aces;
39535                           wire mmisc_ctl_aces_we = csr_mmisc_ctl_we | csr_smisc_ctl_we | ace_acr_dirty_set;
39536                           wire [1:0] mmisc_ctl_aces_nx;
39537                           assign mmisc_ctl_aces_nx = ace_acr_dirty_set ? 2'd3 : csr_wdata[5:4];
39538                           always @(posedge core_clk or negedge core_reset_n) begin
39539      1/1                      if (!core_reset_n) begin
39540      1/1                          reg_mmisc_ctl_aces &lt;= 2'b0;
39541                               end
39542      1/1                      else if (mmisc_ctl_aces_we) begin
39543      1/1                          reg_mmisc_ctl_aces &lt;= mmisc_ctl_aces_nx;
39544                               end
                        MISSING_ELSE
39545                           end
39546                   
39547                           assign csr_mmisc_ctl_aces = reg_mmisc_ctl_aces;
39548                       end
39549                       else begin:gen_no_aces_reg
39550                           assign csr_mmisc_ctl_aces = 2'b0;
39551                           wire nds_unused_ace_acr_dirty_set = ace_acr_dirty_set;
39552                       end
39553                   endgenerate
39554                   generate
39555                       if (FLEN != 1) begin:gen_fpu_status_reg
39556                           reg [1:0] reg_fpu_status;
39557                           wire [1:0] reg_fpu_status_nx;
39558                           wire reg_fpu_status_we;
39559                           wire csr_mstatus_update_en = csr_mstatus_we | csr_sstatus_we;
39560                           wire csr_fcsr_update_en = csr_fcsr_we | csr_fflags_we | csr_frm_we;
39561                           assign reg_fpu_status_we = csr_mstatus_update_en | csr_fcsr_update_en | ipipe_csr_fs_wen;
39562                           assign reg_fpu_status_nx = csr_mstatus_update_en ? csr_wdata[14:13] : csr_fcsr_update_en ? STATE_DIRTY : STATE_DIRTY;
39563                           always @(posedge core_clk or negedge core_reset_n) begin
39564      1/1                      if (!core_reset_n) begin
39565      1/1                          reg_fpu_status &lt;= STATE_OFF;
39566                               end
39567      1/1                      else if (reg_fpu_status_we) begin
39568      1/1                          reg_fpu_status &lt;= reg_fpu_status_nx;
39569                               end
                        MISSING_ELSE
39570                           end
39571                   
39572                           assign fpu_status = reg_fpu_status;
39573                       end
39574                       else begin:gen_no_fpu_status_reg
39575                           assign fpu_status = 2'b0;
39576                       end
39577                   endgenerate
39578                   generate
39579                       if ((ILM_SIZE_KB != 0) &amp;&amp; ((LM_ENABLE_CTRL_INT == 1))) begin:gen_ilm_ctrl_enable
39580                           reg reg_milmb_ien;
39581                           always @(posedge core_clk or negedge core_reset_n) begin
39582                               if (!core_reset_n) begin
39583                                   reg_milmb_ien &lt;= 1'b0;
39584                               end
39585                               else if (csr_milmb_we) begin
39586                                   reg_milmb_ien &lt;= csr_wdata[0];
39587                               end
39588                           end
39589                   
39590                           assign csr_milmb_ien = reg_milmb_ien;
39591                       end
39592                       else begin:gen_ilm_ctrl_disable
39593                           assign csr_milmb_ien = (ILM_SIZE_KB != 0);
39594                       end
39595                   endgenerate
39596                   generate
39597                       if (ILM_ECC_TYPE_INT != 0) begin:gen_ilm_ecc_regs
39598                           reg [1:0] reg_milmb_eccen;
39599                           reg reg_milmb_rwecc;
39600                           always @(posedge core_clk or negedge core_reset_n) begin
39601                               if (!core_reset_n) begin
39602                                   reg_milmb_eccen &lt;= 2'd0;
39603                                   reg_milmb_rwecc &lt;= 1'b0;
39604                               end
39605                               else if (csr_milmb_we) begin
39606                                   reg_milmb_eccen &lt;= csr_wdata[2:1];
39607                                   reg_milmb_rwecc &lt;= csr_wdata[3];
39608                               end
39609                           end
39610                   
39611                           assign csr_milmb_eccen = reg_milmb_eccen;
39612                           assign csr_milmb_rwecc = reg_milmb_rwecc;
39613                       end
39614                       else begin:gen_no_ilm_ecc_regs
39615                           assign csr_milmb_eccen = 2'd0;
39616                           assign csr_milmb_rwecc = 1'b0;
39617                       end
39618                   endgenerate
39619                   generate
39620                       if ((DLM_SIZE_KB != 0) &amp;&amp; ((LM_ENABLE_CTRL_INT == 1))) begin:gen_dlm_ctrl_enable
39621                           reg reg_mdlmb_den;
39622                           always @(posedge core_clk or negedge core_reset_n) begin
39623                               if (!core_reset_n) begin
39624                                   reg_mdlmb_den &lt;= 1'b0;
39625                               end
39626                               else if (csr_mdlmb_we) begin
39627                                   reg_mdlmb_den &lt;= csr_wdata[0];
39628                               end
39629                           end
39630                   
39631                           assign csr_mdlmb_den = reg_mdlmb_den;
39632                       end
39633                       else begin:gen_dlm_ctrl_disable
39634                           assign csr_mdlmb_den = (DLM_SIZE_KB != 0);
39635                       end
39636                   endgenerate
39637                   generate
39638                       if (DLM_ECC_TYPE_INT != 0) begin:gen_dlm_ecc_regs
39639                           reg [1:0] reg_mdlmb_eccen;
39640                           reg reg_mdlmb_rwecc;
39641                           always @(posedge core_clk or negedge core_reset_n) begin
39642                               if (!core_reset_n) begin
39643                                   reg_mdlmb_eccen &lt;= 2'd0;
39644                                   reg_mdlmb_rwecc &lt;= 1'b0;
39645                               end
39646                               else if (csr_mdlmb_we) begin
39647                                   reg_mdlmb_eccen &lt;= csr_wdata[2:1];
39648                                   reg_mdlmb_rwecc &lt;= csr_wdata[3];
39649                               end
39650                           end
39651                   
39652                           assign csr_mdlmb_eccen = reg_mdlmb_eccen;
39653                           assign csr_mdlmb_rwecc = reg_mdlmb_rwecc;
39654                       end
39655                       else begin:gen_no_dlm_ecc_regs
39656                           assign csr_mdlmb_eccen = 2'd0;
39657                           assign csr_mdlmb_rwecc = 1'b0;
39658                       end
39659                   endgenerate
39660                   generate
39661                       if (ECC_SUPPORT_INT == 1) begin:gen_reg_mecc_code
39662                           wire reg_mecc_code_en;
39663                           reg [ECC_CODE_LEN - 1:0] reg_mecc_code;
39664                           reg reg_mecc_code_c;
39665                           reg [3:0] reg_mecc_code_ramid;
39666                           reg reg_mecc_code_fetch;
39667                           wire reg_mecc_code_status_en;
39668                           reg reg_mecc_code_p;
39669                           wire [ECC_CODE_LEN - 1:0] mecc_code_nx;
39670                           assign reg_mecc_code_en = ipipe_csr_ecc_code_en | csr_mecc_code_we;
39671                           assign mecc_code_nx = ipipe_csr_ecc_code_en ? ipipe_csr_ecc_code[ECC_CODE_LEN - 1:0] : csr_wdata[ECC_CODE_LEN - 1:0];
39672                           always @(posedge core_clk or negedge core_reset_n) begin
39673                               if (!core_reset_n) begin
39674                                   reg_mecc_code &lt;= {ECC_CODE_LEN{1'd0}};
39675                               end
39676                               else if (reg_mecc_code_en) begin
39677                                   reg_mecc_code &lt;= mecc_code_nx[ECC_CODE_LEN - 1:0];
39678                               end
39679                           end
39680                   
39681                           assign reg_mecc_code_status_en = ecc_trap_taken;
39682                           always @(posedge core_clk or negedge core_reset_n) begin
39683                               if (!core_reset_n) begin
39684                                   reg_mecc_code_c &lt;= 1'b0;
39685                                   reg_mecc_code_ramid &lt;= 4'b0;
39686                                   reg_mecc_code_fetch &lt;= 1'b0;
39687                                   reg_mecc_code_p &lt;= 1'b1;
39688                               end
39689                               else if (reg_mecc_code_status_en) begin
39690                                   reg_mecc_code_c &lt;= ipipe_csr_ecc_corr;
39691                                   reg_mecc_code_ramid &lt;= ipipe_csr_ecc_ramid;
39692                                   reg_mecc_code_fetch &lt;= ipipe_csr_ecc_fetch;
39693                                   reg_mecc_code_p &lt;= ipipe_csr_ecc_precise;
39694                               end
39695                           end
39696                   
39697                           kv_zero_ext #(
39698                               .OW(8),
39699                               .IW(ECC_CODE_LEN)
39700                           ) u_csr_mecc_code_code (
39701                               .out(csr_mecc_code_code),
39702                               .in(reg_mecc_code)
39703                           );
39704                           assign csr_mecc_code_c = reg_mecc_code_c;
39705                           assign csr_mecc_code_p = reg_mecc_code_p;
39706                           assign csr_mecc_code_ramid = reg_mecc_code_ramid;
39707                           assign csr_mecc_code_fetch = reg_mecc_code_fetch;
39708                       end
39709                       else begin:gen_no_reg_mecc_code
39710                           assign csr_mecc_code_code = 8'd0;
39711                           assign csr_mecc_code_c = 1'b0;
39712                           assign csr_mecc_code_p = 1'b0;
39713                           assign csr_mecc_code_ramid = 4'd0;
39714                           assign csr_mecc_code_fetch = 1'd0;
39715                           wire nds_unused_ipipe_csr_ecc_corr = ipipe_csr_ecc_corr;
39716                           wire nds_unused_ipipe_csr_ecc_code_en = ipipe_csr_ecc_code_en;
39717                           wire [7:0] nds_unused_ipipe_csr_ecc_code = ipipe_csr_ecc_code;
39718                           wire nds_unused_ipipe_csr_ecc_precise = ipipe_csr_ecc_precise;
39719                           wire nds_unused_ipipe_csr_ecc_fetch = ipipe_csr_ecc_fetch;
39720                           wire [3:0] nds_unused_ipipe_csr_ecc_ramid = ipipe_csr_ecc_ramid;
39721                           wire nds_unused_ecc_trap_taken = ecc_trap_taken;
39722                       end
39723                   endgenerate
39724                   generate
39725                       if ((DEBUG_SUPPORT_INT == 1)) begin:gen_debug_regs
39726                           reg reg_halt_mode;
39727                           wire reg_halt_mode_nx;
39728                           reg reg_dcsr_step;
39729                           reg reg_dcsr_mprven;
39730                           reg reg_dcsr_stoptime;
39731                           reg reg_dcsr_stopcount;
39732                           reg reg_dcsr_ebreakm;
39733                           reg reg_dcsr_stepie;
39734                           reg [31:0] reg_dscratch0;
39735                           reg [31:0] reg_dscratch1;
39736                           reg reg_dcsr_debugint;
39737                           reg reg_resethaltreq;
39738                           reg [EXTVALEN - 1:1] reg_dpc_addr;
39739                           wire [EXTVALEN - 1:1] reg_dpc_addr_nx;
39740                           wire [EXTVALEN - 1:0] nds_unused_dpc_reset_vector;
39741                           wire reg_dpc_addr_we;
39742                           reg [2:0] reg_dcsr_cause;
39743                           wire [2:0] reg_dcsr_cause_nx;
39744                           wire reg_dcsr_cause_we;
39745                           reg reg_dexc2dbg_iam;
39746                           reg reg_dexc2dbg_iaf;
39747                           reg reg_dexc2dbg_ii;
39748                           reg reg_dexc2dbg_nmi;
39749                           reg reg_dexc2dbg_lam;
39750                           reg reg_dexc2dbg_laf;
39751                           reg reg_dexc2dbg_sam;
39752                           reg reg_dexc2dbg_saf;
39753                           reg reg_dexc2dbg_mec;
39754                           reg reg_dexc2dbg_hsp;
39755                           reg reg_dexc2dbg_sbe;
39756                           reg [CAUSE_LEN - 1:0] reg_ddcause_maintype;
39757                           wire reg_ddcause_maintype_we;
39758                           reg [2:0] reg_ddcause_subtype;
39759                           wire reg_ddcause_subtype_we;
39760                           reg reg_stoptime;
39761                           wire reg_stoptime_nx;
39762                           always @(posedge core_clk or negedge core_reset_n) begin
39763      1/1                      if (!core_reset_n) begin
39764      1/1                          reg_dcsr_step &lt;= 1'b0;
39765      1/1                          reg_dcsr_mprven &lt;= 1'b0;
39766      1/1                          reg_dcsr_stoptime &lt;= 1'b1;
39767      1/1                          reg_dcsr_stopcount &lt;= 1'b1;
39768      1/1                          reg_dcsr_stepie &lt;= 1'b0;
39769      1/1                          reg_dcsr_ebreakm &lt;= 1'b0;
39770                               end
39771      1/1                      else if (csr_dcsr_we) begin
39772      <font color = "red">0/1     ==>                  reg_dcsr_step &lt;= csr_wdata[2];</font>
39773      <font color = "red">0/1     ==>                  reg_dcsr_mprven &lt;= csr_wdata[4];</font>
39774      <font color = "red">0/1     ==>                  reg_dcsr_stoptime &lt;= csr_wdata[9];</font>
39775      <font color = "red">0/1     ==>                  reg_dcsr_stopcount &lt;= csr_wdata[10];</font>
39776      <font color = "red">0/1     ==>                  reg_dcsr_stepie &lt;= csr_wdata[11];</font>
39777      <font color = "red">0/1     ==>                  reg_dcsr_ebreakm &lt;= csr_wdata[15];</font>
39778                               end
                        MISSING_ELSE
39779                           end
39780                   
39781                           always @(posedge core_clk or negedge core_reset_n) begin
39782      1/1                      if (!core_reset_n) begin
39783      1/1                          reg_dcsr_debugint &lt;= 1'b0;
39784                               end
39785                               else begin
39786      1/1                          reg_dcsr_debugint &lt;= debugint;
39787                               end
39788                           end
39789                   
39790                           always @(posedge core_clk or negedge core_reset_n) begin
39791      1/1                      if (!core_reset_n) begin
39792      1/1                          reg_resethaltreq &lt;= 1'b0;
39793                               end
39794                               else begin
39795      1/1                          reg_resethaltreq &lt;= resethaltreq;
39796                               end
39797                           end
39798                   
39799                           always @(posedge core_clk or negedge core_reset_n) begin
39800      1/1                      if (!core_reset_n) begin
39801      1/1                          reg_dscratch0 &lt;= {32{1'b0}};
39802                               end
39803      1/1                      else if (csr_dscratch0_we) begin
39804      <font color = "red">0/1     ==>                  reg_dscratch0 &lt;= csr_wdata;</font>
39805                               end
                        MISSING_ELSE
39806                           end
39807                   
39808                           always @(posedge core_clk or negedge core_reset_n) begin
39809      1/1                      if (!core_reset_n) begin
39810      1/1                          reg_dscratch1 &lt;= {32{1'b0}};
39811                               end
39812      1/1                      else if (csr_dscratch1_we) begin
39813      <font color = "red">0/1     ==>                  reg_dscratch1 &lt;= csr_wdata;</font>
39814                               end
                        MISSING_ELSE
39815                           end
39816                   
39817                           always @(posedge core_clk or negedge core_reset_n) begin
39818      1/1                      if (!core_reset_n) begin
39819      1/1                          reg_dexc2dbg_iam &lt;= 1'b0;
39820      1/1                          reg_dexc2dbg_iaf &lt;= 1'b0;
39821      1/1                          reg_dexc2dbg_ii &lt;= 1'b0;
39822      1/1                          reg_dexc2dbg_nmi &lt;= 1'b0;
39823      1/1                          reg_dexc2dbg_lam &lt;= 1'b0;
39824      1/1                          reg_dexc2dbg_laf &lt;= 1'b0;
39825      1/1                          reg_dexc2dbg_sam &lt;= 1'b0;
39826      1/1                          reg_dexc2dbg_saf &lt;= 1'b0;
39827      1/1                          reg_dexc2dbg_mec &lt;= 1'b0;
39828      1/1                          reg_dexc2dbg_hsp &lt;= 1'b0;
39829      1/1                          reg_dexc2dbg_sbe &lt;= 1'b0;
39830                               end
39831      1/1                      else if (csr_dexc2dbg_we) begin
39832      <font color = "red">0/1     ==>                  reg_dexc2dbg_iam &lt;= csr_wdata[0];</font>
39833      <font color = "red">0/1     ==>                  reg_dexc2dbg_iaf &lt;= csr_wdata[1];</font>
39834      <font color = "red">0/1     ==>                  reg_dexc2dbg_ii &lt;= csr_wdata[2];</font>
39835      <font color = "red">0/1     ==>                  reg_dexc2dbg_nmi &lt;= csr_wdata[3];</font>
39836      <font color = "red">0/1     ==>                  reg_dexc2dbg_lam &lt;= csr_wdata[4];</font>
39837      <font color = "red">0/1     ==>                  reg_dexc2dbg_laf &lt;= csr_wdata[5];</font>
39838      <font color = "red">0/1     ==>                  reg_dexc2dbg_sam &lt;= csr_wdata[6];</font>
39839      <font color = "red">0/1     ==>                  reg_dexc2dbg_saf &lt;= csr_wdata[7];</font>
39840      <font color = "red">0/1     ==>                  reg_dexc2dbg_mec &lt;= csr_wdata[11];</font>
39841      <font color = "red">0/1     ==>                  reg_dexc2dbg_hsp &lt;= csr_wdata[12] &amp; csr_mmsc_cfg[5];</font>
39842      <font color = "red">0/1     ==>                  reg_dexc2dbg_sbe &lt;= csr_wdata[15];</font>
39843                               end
                        MISSING_ELSE
39844                           end
39845                   
39846                           always @(posedge core_clk or negedge core_reset_n) begin
39847      1/1                      if (!core_reset_n) begin
39848      1/1                          reg_halt_mode &lt;= 1'b0;
39849                               end
39850                               else begin
39851      1/1                          reg_halt_mode &lt;= reg_halt_mode_nx;
39852                               end
39853                           end
39854                   
39855                           always @(posedge core_clk or negedge core_reset_n) begin
39856      1/1                      if (!core_reset_n) begin
39857      1/1                          reg_dpc_addr &lt;= {(EXTVALEN - 1){1'b0}};
39858                               end
39859      1/1                      else if (reg_dpc_addr_we) begin
39860      <font color = "red">0/1     ==>                  reg_dpc_addr &lt;= reg_dpc_addr_nx;</font>
39861                               end
                        MISSING_ELSE
39862                           end
39863                   
39864                           always @(posedge core_clk or negedge core_reset_n) begin
39865      1/1                      if (!core_reset_n) begin
39866      1/1                          reg_dcsr_cause &lt;= 3'd0;
39867                               end
39868      1/1                      else if (reg_dcsr_cause_we) begin
39869      <font color = "red">0/1     ==>                  reg_dcsr_cause &lt;= reg_dcsr_cause_nx;</font>
39870                               end
                        MISSING_ELSE
39871                           end
39872                   
39873                           always @(posedge core_clk or negedge core_reset_n) begin
39874      1/1                      if (!core_reset_n) begin
39875      1/1                          reg_ddcause_maintype &lt;= {CAUSE_LEN{1'd0}};
39876                               end
39877      1/1                      else if (reg_ddcause_maintype_we) begin
39878      <font color = "red">0/1     ==>                  reg_ddcause_maintype &lt;= ipipe_csr_halt_ddcause[CAUSE_LEN - 1:0];</font>
39879                               end
                        MISSING_ELSE
39880                           end
39881                   
39882                           always @(posedge core_clk or negedge core_reset_n) begin
39883      1/1                      if (!core_reset_n) begin
39884      1/1                          reg_ddcause_subtype &lt;= 3'd0;
39885                               end
39886      1/1                      else if (reg_ddcause_subtype_we) begin
39887      <font color = "red">0/1     ==>                  reg_ddcause_subtype &lt;= ipipe_csr_halt_ddcause[10:8];</font>
39888                               end
                        MISSING_ELSE
39889                           end
39890                   
39891                           always @(posedge core_clk or negedge core_reset_n) begin
39892      1/1                      if (!core_reset_n) begin
39893      1/1                          reg_stoptime &lt;= 1'd0;
39894                               end
39895                               else begin
39896      1/1                          reg_stoptime &lt;= reg_stoptime_nx;
39897                               end
39898                           end
39899                   
39900                           assign reg_halt_mode_nx = halt_taken | (reg_halt_mode &amp; ~halt_return);
39901                           assign reg_stoptime_nx = reg_halt_mode_nx &amp; csr_dcsr_stoptime;
39902                           kv_zero_ext #(
39903                               .OW(EXTVALEN),
39904                               .IW(VALEN)
39905                           ) u_dpc_reset_vector_zext (
39906                               .out(nds_unused_dpc_reset_vector),
39907                               .in(reset_vector)
39908                           );
39909                           assign reg_dpc_addr_we = (halt_taken &amp; ~reg_halt_mode) | csr_dpc_we;
39910                           assign reg_dpc_addr_nx[EXTVALEN - 1:2] = halt_taken ? ipipe_csr_epc_wdata[EXTVALEN - 1:2] : csr_wdata[EXTVALEN - 1:2];
39911                           assign reg_dpc_addr_nx[1] = halt_taken ? ipipe_csr_epc_wdata[1] : csr_wdata[1];
39912                           assign reg_dcsr_cause_we = (halt_taken &amp; ~reg_halt_mode);
39913                           assign reg_dcsr_cause_nx = halt_taken ? ipipe_csr_halt_cause : DCAUSE_DBGINT;
39914                           assign reg_ddcause_maintype_we = (halt_taken &amp; ~reg_halt_mode);
39915                           assign reg_ddcause_subtype_we = (halt_taken &amp; ~reg_halt_mode);
39916                           assign csr_halt_mode = reg_halt_mode;
39917                           assign csr_dcsr_debugint = reg_dcsr_debugint;
39918                           assign csr_resethaltreq = reg_resethaltreq;
39919                           assign csr_dcsr_step = reg_dcsr_step;
39920                           assign csr_dcsr_mprven = reg_dcsr_mprven;
39921                           assign csr_dcsr_stoptime = reg_dcsr_stoptime;
39922                           assign csr_dcsr_stopcount = reg_dcsr_stopcount;
39923                           assign csr_dcsr_stepie = reg_dcsr_stepie;
39924                           assign csr_dcsr_ebreakm = reg_dcsr_ebreakm;
39925                           assign csr_dscratch0 = reg_dscratch0;
39926                           assign csr_dscratch1 = reg_dscratch1;
39927                           assign csr_dpc[EXTVALEN - 1:0] = {reg_dpc_addr,1'b0};
39928                           assign csr_dcsr_cause = reg_dcsr_cause;
39929                           assign csr_dexc2dbg_iam = reg_dexc2dbg_iam;
39930                           assign csr_dexc2dbg_iaf = reg_dexc2dbg_iaf;
39931                           assign csr_dexc2dbg_ii = reg_dexc2dbg_ii;
39932                           assign csr_dexc2dbg_nmi = reg_dexc2dbg_nmi;
39933                           assign csr_dexc2dbg_lam = reg_dexc2dbg_lam;
39934                           assign csr_dexc2dbg_laf = reg_dexc2dbg_laf;
39935                           assign csr_dexc2dbg_sam = reg_dexc2dbg_sam;
39936                           assign csr_dexc2dbg_saf = reg_dexc2dbg_saf;
39937                           assign csr_dexc2dbg_mec = reg_dexc2dbg_mec;
39938                           assign csr_dexc2dbg_hsp = reg_dexc2dbg_hsp;
39939                           assign csr_dexc2dbg_sbe = reg_dexc2dbg_sbe;
39940                           assign csr_ddcause_maintype = {{(8 - CAUSE_LEN){1'b0}},reg_ddcause_maintype};
39941                           assign csr_ddcause_subtype = {5'd0,reg_ddcause_subtype[2:0]};
39942                           assign stoptime = reg_stoptime;
39943                       end
39944                       else begin:gen_no_regs_dcsr
39945                           assign csr_halt_mode = 1'b0;
39946                           assign csr_dcsr_debugint = 1'b0;
39947                           assign csr_resethaltreq = 1'b0;
39948                           assign csr_dcsr_step = 1'b0;
39949                           assign csr_dcsr_mprven = 1'b0;
39950                           assign csr_dcsr_stoptime = 1'b0;
39951                           assign csr_dcsr_stopcount = 1'b1;
39952                           assign csr_dcsr_stepie = 1'b0;
39953                           assign csr_dcsr_ebreakm = 1'b0;
39954                           assign csr_dscratch0 = {32{1'b0}};
39955                           assign csr_dscratch1 = {32{1'b0}};
39956                           assign csr_dpc[EXTVALEN - 1:0] = {EXTVALEN{1'b0}};
39957                           assign csr_dcsr_cause = 3'd0;
39958                           assign csr_dexc2dbg_iam = 1'b0;
39959                           assign csr_dexc2dbg_iaf = 1'b0;
39960                           assign csr_dexc2dbg_ii = 1'b0;
39961                           assign csr_dexc2dbg_nmi = 1'b0;
39962                           assign csr_dexc2dbg_lam = 1'b0;
39963                           assign csr_dexc2dbg_laf = 1'b0;
39964                           assign csr_dexc2dbg_sam = 1'b0;
39965                           assign csr_dexc2dbg_saf = 1'b0;
39966                           assign csr_dexc2dbg_mec = 1'b0;
39967                           assign csr_dexc2dbg_hsp = 1'b0;
39968                           assign csr_dexc2dbg_sbe = 1'b0;
39969                           assign csr_ddcause_maintype = 8'd0;
39970                           assign csr_ddcause_subtype = 8'd0;
39971                           assign stoptime = 1'b0;
39972                           wire [15:0] nds_unused_ipipe_csr_halt_ddcause = ipipe_csr_halt_ddcause;
39973                           wire nds_unused_resethaltreq = resethaltreq;
39974                           wire nds_unused_debugint = debugint;
39975                           wire [2:0] nds_unused_ipipe_csr_halt_cause = ipipe_csr_halt_cause;
39976                       end
39977                   endgenerate
39978                   generate
39979                       if (NUM_TRIGGER &gt; 0) begin:gen_tcontrol_yes
39980                           reg reg_tcontrol_mte;
39981                           wire reg_tcontrol_mte_en;
39982                           wire reg_tcontrol_mte_nx;
39983                           reg reg_tcontrol_mpte;
39984                           wire reg_tcontrol_mpte_en;
39985                           wire reg_tcontrol_mpte_nx;
39986                           assign reg_tcontrol_mte_en = csr_tcontrol_we | (trap_taken &amp; ~csr_trap_delegated) | m_trap_return | nmi_taken;
39987                           assign reg_tcontrol_mte_nx = csr_tcontrol_we ? csr_wdata[3] : |m_trap_return ? reg_tcontrol_mpte : 1'b0;
39988                           always @(posedge core_clk or negedge core_reset_n) begin
39989      1/1                      if (!core_reset_n) begin
39990      1/1                          reg_tcontrol_mte &lt;= 1'b0;
39991                               end
39992      1/1                      else if (reg_tcontrol_mte_en) begin
39993      1/1                          reg_tcontrol_mte &lt;= reg_tcontrol_mte_nx;
39994                               end
                        MISSING_ELSE
39995                           end
39996                   
39997                           assign csr_tcontrol_mte = reg_tcontrol_mte;
39998                           assign reg_tcontrol_mpte_en = csr_tcontrol_we | (trap_taken &amp; ~csr_trap_delegated) | nmi_taken;
39999                           assign reg_tcontrol_mpte_nx = csr_tcontrol_we ? csr_wdata[7] : reg_tcontrol_mte;
40000                           always @(posedge core_clk or negedge core_reset_n) begin
40001      1/1                      if (!core_reset_n) begin
40002      1/1                          reg_tcontrol_mpte &lt;= 1'b0;
40003                               end
40004      1/1                      else if (reg_tcontrol_mpte_en) begin
40005      1/1                          reg_tcontrol_mpte &lt;= reg_tcontrol_mpte_nx;
40006                               end
                        MISSING_ELSE
40007                           end
40008                   
40009                           assign csr_tcontrol_mpte = reg_tcontrol_mpte;
40010                       end
40011                       else begin:gen_tcontrol_no
40012                           assign csr_tcontrol_mte = 1'b0;
40013                           assign csr_tcontrol_mpte = 1'b0;
40014                           wire nds_unused_csr_tcontrol_we = csr_tcontrol_we;
40015                       end
40016                   endgenerate
40017                   generate
40018                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; ((SLPECC_SUPPORT_INT == 1))) begin:gen_reg_dexc2dbg_slpecc
40019                           reg reg_dexc2dbg_slpecc;
40020                           always @(posedge core_clk or negedge core_reset_n) begin
40021                               if (!core_reset_n) begin
40022                                   reg_dexc2dbg_slpecc &lt;= 1'b0;
40023                               end
40024                               else if (csr_dexc2dbg_we) begin
40025                                   reg_dexc2dbg_slpecc &lt;= csr_wdata[14];
40026                               end
40027                           end
40028                   
40029                           assign csr_dexc2dbg_slpecc = reg_dexc2dbg_slpecc;
40030                       end
40031                       else begin:gen_csr_dexc2dbg_slpecc_zero
40032                           assign csr_dexc2dbg_slpecc = 1'b0;
40033                       end
40034                   endgenerate
40035                   generate
40036                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; ((ACE_SUPPORT_INT == 1))) begin:gen_ace_debug_reg
40037                           reg reg_dexc2dbg_ace;
40038                           always @(posedge core_clk or negedge core_reset_n) begin
40039      1/1                      if (!core_reset_n) begin
40040      1/1                          reg_dexc2dbg_ace &lt;= 1'b0;
40041                               end
40042      1/1                      else if (csr_dexc2dbg_we) begin
40043      <font color = "red">0/1     ==>                  reg_dexc2dbg_ace &lt;= csr_wdata[13];</font>
40044                               end
                        MISSING_ELSE
40045                           end
40046                   
40047                           assign csr_dexc2dbg_ace = reg_dexc2dbg_ace;
40048                       end
40049                       else begin:gen_no_ace_debug_reg
40050                           assign csr_dexc2dbg_ace = 1'b0;
40051                       end
40052                   endgenerate
40053                   generate
40054                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_reg_dcsr_prv
40055                           reg [1:0] reg_dcsr_prv;
40056                           wire reg_dcsr_prv_en;
40057                           wire [1:0] reg_dcsr_prv_nx;
40058                           always @(posedge core_clk or negedge core_reset_n) begin
40059      1/1                      if (!core_reset_n) begin
40060      1/1                          reg_dcsr_prv &lt;= PRIVILEGE_MACHINE;
40061                               end
40062      1/1                      else if (reg_dcsr_prv_en) begin
40063      <font color = "red">0/1     ==>                  reg_dcsr_prv &lt;= reg_dcsr_prv_nx;</font>
40064                               end
                        MISSING_ELSE
40065                           end
40066                   
40067                           assign reg_dcsr_prv_en = (halt_taken &amp; ~csr_halt_mode) | csr_dcsr_we;
40068                           assign reg_dcsr_prv_nx = halt_taken ? csr_cur_privilege : ((NUM_PRIVILEGE_LEVELS &gt; 2) &amp; (csr_wdata[1:0] == PRIVILEGE_HYPERVISOR)) ? PRIVILEGE_SUPERVISOR : (NUM_PRIVILEGE_LEVELS &gt; 2) ? {csr_wdata[1:0]} : {2{csr_wdata[0]}};
40069                           assign csr_dcsr_prv = reg_dcsr_prv;
40070                       end
40071                       else begin:gen_dcsr_prv_hardwire
40072                           assign csr_dcsr_prv = PRIVILEGE_MACHINE;
40073                       end
40074                   endgenerate
40075                   generate
40076                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_reg_dcsr_ebreaku
40077                           reg reg_dcsr_ebreaku;
40078                           always @(posedge core_clk or negedge core_reset_n) begin
40079      1/1                      if (!core_reset_n) begin
40080      1/1                          reg_dcsr_ebreaku &lt;= 1'b0;
40081                               end
40082      1/1                      else if (csr_dcsr_we) begin
40083      <font color = "red">0/1     ==>                  reg_dcsr_ebreaku &lt;= csr_wdata[12];</font>
40084                               end
                        MISSING_ELSE
40085                           end
40086                   
40087                           assign csr_dcsr_ebreaku = reg_dcsr_ebreaku;
40088                       end
40089                       else begin:gen_dcsr_ebreaku_hardwire
40090                           assign csr_dcsr_ebreaku = 1'b0;
40091                       end
40092                   endgenerate
40093                   generate
40094                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 1)) begin:gen_reg_dexc2dbg_uec
40095                           reg reg_dexc2dbg_uec;
40096                           always @(posedge core_clk or negedge core_reset_n) begin
40097      1/1                      if (!core_reset_n) begin
40098      1/1                          reg_dexc2dbg_uec &lt;= 1'b0;
40099                               end
40100      1/1                      else if (csr_dexc2dbg_we) begin
40101      <font color = "red">0/1     ==>                  reg_dexc2dbg_uec &lt;= csr_wdata[8];</font>
40102                               end
                        MISSING_ELSE
40103                           end
40104                   
40105                           assign csr_dexc2dbg_uec = reg_dexc2dbg_uec;
40106                       end
40107                       else begin:gen_dexc2dbg_uec_hardwire
40108                           assign csr_dexc2dbg_uec = 1'b0;
40109                       end
40110                   endgenerate
40111                   generate
40112                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_reg_dcsr_ebreaks
40113                           reg reg_dcsr_ebreaks;
40114                           always @(posedge core_clk or negedge core_reset_n) begin
40115      1/1                      if (!core_reset_n) begin
40116      1/1                          reg_dcsr_ebreaks &lt;= 1'b0;
40117                               end
40118      1/1                      else if (csr_dcsr_we) begin
40119      <font color = "red">0/1     ==>                  reg_dcsr_ebreaks &lt;= csr_wdata[13];</font>
40120                               end
                        MISSING_ELSE
40121                           end
40122                   
40123                           assign csr_dcsr_ebreaks = reg_dcsr_ebreaks;
40124                       end
40125                       else begin:gen_dcsr_ebreaks_hardwire
40126                           assign csr_dcsr_ebreaks = 1'b0;
40127                       end
40128                   endgenerate
40129                   generate
40130                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (NUM_PRIVILEGE_LEVELS &gt; 2)) begin:gen_reg_dexc2dbg_supervisor
40131                           reg reg_dexc2dbg_sec;
40132                           reg reg_dexc2dbg_ipf;
40133                           reg reg_dexc2dbg_lpf;
40134                           reg reg_dexc2dbg_spf;
40135                           always @(posedge core_clk or negedge core_reset_n) begin
40136      1/1                      if (!core_reset_n) begin
40137      1/1                          reg_dexc2dbg_sec &lt;= 1'b0;
40138      1/1                          reg_dexc2dbg_ipf &lt;= 1'b0;
40139      1/1                          reg_dexc2dbg_lpf &lt;= 1'b0;
40140      1/1                          reg_dexc2dbg_spf &lt;= 1'b0;
40141                               end
40142      1/1                      else if (csr_dexc2dbg_we) begin
40143      <font color = "red">0/1     ==>                  reg_dexc2dbg_sec &lt;= csr_wdata[9];</font>
40144      <font color = "red">0/1     ==>                  reg_dexc2dbg_ipf &lt;= csr_wdata[16];</font>
40145      <font color = "red">0/1     ==>                  reg_dexc2dbg_lpf &lt;= csr_wdata[17];</font>
40146      <font color = "red">0/1     ==>                  reg_dexc2dbg_spf &lt;= csr_wdata[18];</font>
40147                               end
                        MISSING_ELSE
40148                           end
40149                   
40150                           assign csr_dexc2dbg_sec = reg_dexc2dbg_sec;
40151                           assign csr_dexc2dbg_ipf = reg_dexc2dbg_ipf;
40152                           assign csr_dexc2dbg_lpf = reg_dexc2dbg_lpf;
40153                           assign csr_dexc2dbg_spf = reg_dexc2dbg_spf;
40154                       end
40155                       else begin:gen_dexc2dbg_sec_hardwire
40156                           assign csr_dexc2dbg_sec = 1'b0;
40157                           assign csr_dexc2dbg_ipf = 1'b0;
40158                           assign csr_dexc2dbg_lpf = 1'b0;
40159                           assign csr_dexc2dbg_spf = 1'b0;
40160                       end
40161                   endgenerate
40162                   generate
40163                       if (((DEBUG_SUPPORT_INT == 1)) &amp;&amp; (PERFORMANCE_MONITOR_INT == 1)) begin:gen_reg_dexc2dbg_pmov
40164                           reg reg_dexc2dbg_pmov;
40165                           always @(posedge core_clk or negedge core_reset_n) begin
40166      1/1                      if (!core_reset_n) begin
40167      1/1                          reg_dexc2dbg_pmov &lt;= 1'b0;
40168                               end
40169      1/1                      else if (csr_dexc2dbg_we) begin
40170      <font color = "red">0/1     ==>                  reg_dexc2dbg_pmov &lt;= csr_wdata[19];</font>
40171                               end
                        MISSING_ELSE
40172                           end
40173                   
40174                           assign csr_dexc2dbg_pmov = reg_dexc2dbg_pmov;
40175                       end
40176                       else begin:gen_dexc2dbg_pmov_hardwire
40177                           assign csr_dexc2dbg_pmov = 1'b0;
40178                       end
40179                   endgenerate
40180                   generate
40181                       if ((POWERBRAKE_SUPPORT_INT == 1)) begin:gen_reg_mpft_ctl
40182                           reg [3:0] reg_mpft_ctl_t_level;
40183                           reg reg_mpft_ctl_fast_int;
40184                           always @(posedge core_clk or negedge core_reset_n) begin
40185      1/1                      if (!core_reset_n) begin
40186      1/1                          reg_mpft_ctl_t_level &lt;= 4'b0;
40187      1/1                          reg_mpft_ctl_fast_int &lt;= 1'b0;
40188                               end
40189      1/1                      else if (csr_mpft_ctl_we) begin
40190      <font color = "red">0/1     ==>                  reg_mpft_ctl_t_level &lt;= csr_wdata[7:4];</font>
40191      <font color = "red">0/1     ==>                  reg_mpft_ctl_fast_int &lt;= csr_wdata[8];</font>
40192                               end
                        MISSING_ELSE
40193                           end
40194                   
40195                           assign csr_mpft_ctl_t_level = reg_mpft_ctl_t_level;
40196                           assign csr_mpft_ctl_fast_int = reg_mpft_ctl_fast_int;
40197                       end
40198                       else begin:gen_reg_mpft_ctl_else
40199                           assign csr_mpft_ctl_t_level = 4'b0;
40200                           assign csr_mpft_ctl_fast_int = 1'b0;
40201                       end
40202                   endgenerate
40203                   assign csr_mpft_ctl[3:0] = 4'b0;
40204                   assign csr_mpft_ctl[7:4] = csr_mpft_ctl_t_level;
40205                   assign csr_mpft_ctl[8] = csr_mpft_ctl_fast_int;
40206                   assign csr_mpft_ctl[31:9] = {23{1'b0}};
40207                   assign csr_t_level = csr_mpft_ctl_t_level;
40208                   generate
40209                       if ((POWERBRAKE_SUPPORT_INT == 1)) begin:gen_reg_mxstatus_pft_en
40210                           reg reg_mxstatus_pft_en;
40211                           reg reg_mxstatus_ppft_en;
40212                           wire reg_mxstatus_pft_en_nx;
40213                           wire reg_mxstatus_ppft_en_nx;
40214                           always @(posedge core_clk or negedge core_reset_n) begin
40215      1/1                      if (!core_reset_n) begin
40216      1/1                          reg_mxstatus_pft_en &lt;= 1'b0;
40217                               end
40218                               else begin
40219      1/1                          reg_mxstatus_pft_en &lt;= reg_mxstatus_pft_en_nx;
40220                               end
40221                           end
40222                   
40223                           assign reg_mxstatus_pft_en_nx = csr_mxstatus_we ? csr_wdata[0] : trap_taken ? ~csr_mpft_ctl_fast_int &amp; csr_mxstatus_pft_en : m_trap_return ? csr_mxstatus_ppft_en : csr_mxstatus_pft_en;
40224                           assign csr_mxstatus_pft_en = reg_mxstatus_pft_en;
40225                           always @(posedge core_clk or negedge core_reset_n) begin
40226      1/1                      if (!core_reset_n) begin
40227      1/1                          reg_mxstatus_ppft_en &lt;= 1'b0;
40228                               end
40229                               else begin
40230      1/1                          reg_mxstatus_ppft_en &lt;= reg_mxstatus_ppft_en_nx;
40231                               end
40232                           end
40233                   
40234                           assign reg_mxstatus_ppft_en_nx = csr_mxstatus_we ? csr_wdata[1] : trap_taken ? csr_mxstatus_pft_en : csr_mxstatus_ppft_en;
40235                           assign csr_mxstatus_ppft_en = reg_mxstatus_ppft_en;
40236                       end
40237                       else begin:gen_reg_mxstatus_pft_en_else
40238                           assign csr_mxstatus_pft_en = 1'b0;
40239                           assign csr_mxstatus_ppft_en = 1'b0;
40240                           wire nds_unused_csr_mxstatus_we = csr_mxstatus_we;
40241                       end
40242                   endgenerate
40243                   generate
40244                       if ((ILM_SIZE_KB != 0) || (ICACHE_SIZE_KB != 0)) begin:gen_reg_mxstatus_ime
40245                           reg reg_mxstatus_ime;
40246                           wire reg_mxstatus_ime_en;
40247                           wire reg_mxstatus_ime_nx;
40248                           wire reg_mxstatus_pime_en;
40249                           reg reg_mxstatus_pime;
40250                           wire reg_mxstatus_pime_nx;
40251                           wire csr_ecc_xcpt_update = ecc_trap_taken &amp; ((ipipe_csr_ecc_ramid == 4'd2) | (ipipe_csr_ecc_ramid == 4'd3) | ((ipipe_csr_ecc_ramid == 4'd8) &amp; ipipe_csr_ecc_insn &amp; ~ipipe_csr_cause_interrupt));
40252                           assign reg_mxstatus_ime_en = csr_mxstatus_we | csr_ecc_xcpt_update | m_trap_return;
40253                           assign reg_mxstatus_pime_en = csr_mxstatus_we | trap_taken | nmi_taken;
40254                           assign reg_mxstatus_ime_nx = csr_mxstatus_we ? csr_wdata[2] : m_trap_return ? reg_mxstatus_pime : csr_ecc_xcpt_update;
40255                           assign reg_mxstatus_pime_nx = csr_mxstatus_we ? csr_wdata[3] : reg_mxstatus_ime;
40256                           always @(posedge core_clk or negedge core_reset_n) begin
40257      1/1                      if (!core_reset_n) begin
40258      1/1                          reg_mxstatus_ime &lt;= 1'b0;
40259                               end
40260      1/1                      else if (reg_mxstatus_ime_en) begin
40261      1/1                          reg_mxstatus_ime &lt;= reg_mxstatus_ime_nx;
40262                               end
                        MISSING_ELSE
40263                           end
40264                   
40265                           always @(posedge core_clk or negedge core_reset_n) begin
40266      1/1                      if (!core_reset_n) begin
40267      1/1                          reg_mxstatus_pime &lt;= 1'b0;
40268                               end
40269      1/1                      else if (reg_mxstatus_pime_en) begin
40270      1/1                          reg_mxstatus_pime &lt;= reg_mxstatus_pime_nx;
40271                               end
                        MISSING_ELSE
40272                           end
40273                   
40274                           assign csr_mxstatus_ime = reg_mxstatus_ime;
40275                           assign csr_mxstatus_pime = reg_mxstatus_pime;
40276                       end
40277                       else begin:gen_reg_mxstatus_ime_else
40278                           assign csr_mxstatus_ime = 1'b0;
40279                           assign csr_mxstatus_pime = 1'b0;
40280                           wire nds_unused_ipipe_csr_ecc_insn = ipipe_csr_ecc_insn;
40281                           wire [3:0] nds_unused_ipipe_csr_ecc_ramid = ipipe_csr_ecc_ramid;
40282                           wire nds_unused_ecc_trap_taken = ecc_trap_taken;
40283                           wire nds_unused_csr_mxstatus_we = csr_mxstatus_we;
40284                       end
40285                   endgenerate
40286                   generate
40287                       if ((ILM_SIZE_KB != 0) || (DLM_SIZE_KB != 0) || (DCACHE_SIZE_KB != 0)) begin:gen_reg_mxstatus_dme
40288                           reg reg_mxstatus_dme;
40289                           wire reg_mxstatus_dme_en;
40290                           wire reg_mxstatus_dme_nx;
40291                           wire reg_mxstatus_pdme_en;
40292                           reg reg_mxstatus_pdme;
40293                           wire reg_mxstatus_pdme_nx;
40294                           wire csr_ecc_xcpt_update = ecc_trap_taken &amp; ((ipipe_csr_ecc_ramid == 4'd4) | (ipipe_csr_ecc_ramid == 4'd5) | ((ipipe_csr_ecc_ramid == 4'd8) &amp; ~ipipe_csr_ecc_insn &amp; ~ipipe_csr_cause_interrupt) | ((ipipe_csr_ecc_ramid == 4'd9) &amp; ~ipipe_csr_cause_interrupt));
40295                           assign reg_mxstatus_dme_en = csr_mxstatus_we | csr_ecc_xcpt_update | m_trap_return;
40296                           assign reg_mxstatus_pdme_en = csr_mxstatus_we | trap_taken | nmi_taken;
40297                           assign reg_mxstatus_dme_nx = csr_mxstatus_we ? csr_wdata[4] : m_trap_return ? reg_mxstatus_pdme : csr_ecc_xcpt_update;
40298                           assign reg_mxstatus_pdme_nx = csr_mxstatus_we ? csr_wdata[5] : reg_mxstatus_dme;
40299                           always @(posedge core_clk or negedge core_reset_n) begin
40300      1/1                      if (!core_reset_n) begin
40301      1/1                          reg_mxstatus_dme &lt;= 1'b0;
40302                               end
40303      1/1                      else if (reg_mxstatus_dme_en) begin
40304      1/1                          reg_mxstatus_dme &lt;= reg_mxstatus_dme_nx;
40305                               end
                        MISSING_ELSE
40306                           end
40307                   
40308                           always @(posedge core_clk or negedge core_reset_n) begin
40309      1/1                      if (!core_reset_n) begin
40310      1/1                          reg_mxstatus_pdme &lt;= 1'b0;
40311                               end
40312      1/1                      else if (reg_mxstatus_pdme_en) begin
40313      1/1                          reg_mxstatus_pdme &lt;= reg_mxstatus_pdme_nx;
40314                               end
                        MISSING_ELSE
40315                           end
40316                   
40317                           assign csr_mxstatus_dme = reg_mxstatus_dme;
40318                           assign csr_mxstatus_pdme = reg_mxstatus_pdme;
40319                       end
40320                       else begin:gen_reg_mxstatus_dme_else
40321                           assign csr_mxstatus_dme = 1'b0;
40322                           assign csr_mxstatus_pdme = 1'b0;
40323                           wire nds_unused_ipipe_csr_ecc_insn = ipipe_csr_ecc_insn;
40324                           wire [3:0] nds_unused_ipipe_csr_ecc_ramid = ipipe_csr_ecc_ramid;
40325                           wire nds_unused_ecc_trap_taken = ecc_trap_taken;
40326                           wire nds_unused_csr_mxstatus_we = csr_mxstatus_we;
40327                       end
40328                   endgenerate
40329                   assign csr_mxstatus[0] = csr_mxstatus_pft_en;
40330                   assign csr_mxstatus[1] = csr_mxstatus_ppft_en;
40331                   assign csr_mxstatus[2] = csr_mxstatus_ime;
40332                   assign csr_mxstatus[3] = csr_mxstatus_pime;
40333                   assign csr_mxstatus[4] = csr_mxstatus_dme;
40334                   assign csr_mxstatus[5] = csr_mxstatus_pdme;
40335                   assign csr_mxstatus[31:6] = {26{1'b0}};
40336                   always @(posedge core_clk or negedge core_reset_n) begin
40337      1/1              if (!core_reset_n) begin
40338      1/1                  reg_mdcause &lt;= 3'b0;
40339      1/1                  reg_mdcause_pm &lt;= 2'b0;
40340                       end
40341      1/1              else if (reg_mdcause_en) begin
40342      1/1                  reg_mdcause &lt;= reg_mdcause_nx;
40343      1/1                  reg_mdcause_pm &lt;= reg_mdcause_pm_nx;
40344                       end
                        MISSING_ELSE
40345                   end
40346                   
40347                   assign reg_mdcause_en = (ipipe_csr_cause_detail_we &amp; ~csr_trap_delegated) | csr_mdcause_we;
40348                   assign {reg_mdcause_pm_nx,reg_mdcause_nx} = ipipe_csr_cause_detail_we ? {ipipe_csr_cause_detail_pm[1:0],ipipe_csr_cause_detail[2:0]} : {csr_wdata[6:5],csr_wdata[2:0]};
40349                   assign csr_mdcause = {{25{1'b0}},reg_mdcause_pm,2'b00,reg_mdcause};
40350                   assign csr_pft_en = csr_mxstatus_pft_en;
40351                   generate
40352                       wire uitb_hw;
40353                       reg [EXTVALEN - 1:2] reg_uitb_addr;
40354                       always @(posedge core_clk or negedge core_reset_n) begin
40355      1/1                  if (!core_reset_n) begin
40356      1/1                      reg_uitb_addr &lt;= {(EXTVALEN - 2){1'b0}};
40357                           end
40358      1/1                  else if (csr_uitb_we) begin
40359      <font color = "red">0/1     ==>              reg_uitb_addr &lt;= csr_wdata[EXTVALEN - 1:2];</font>
40360                           end
                        MISSING_ELSE
40361                       end
40362                   
40363                       assign uitb_hw = 1'b0;
40364                       assign csr_uitb[EXTVALEN - 1:0] = {reg_uitb_addr,1'b0,uitb_hw};
40365                   endgenerate
40366                   generate
40367                       if ((STACKSAFE_SUPPORT_INT == 1)) begin:gen_reg_mhsp_ctl_bound_base
40368                           wire reg_mhsp_ctl_ovf_en_nx;
40369                           wire reg_mhsp_ctl_udf_en_nx;
40370                           wire mhsp_ctl_ovud_en_we;
40371                           wire mhsp_bound_we;
40372                           wire [31:0] reg_mhsp_bound_nx;
40373                           reg [31:0] reg_mhsp_bound;
40374                           reg [31:0] reg_mhsp_base;
40375                           reg reg_mhsp_ctl_ovf_en;
40376                           reg reg_mhsp_ctl_udf_en;
40377                           reg reg_mhsp_ctl_schm;
40378                           reg reg_mhsp_ctl_u;
40379                           reg reg_mhsp_ctl_s;
40380                           reg reg_mhsp_ctl_m;
40381                           assign reg_mhsp_ctl_ovf_en_nx = ipipe_csr_hsp_xcpt ? 1'b0 : csr_wdata[0];
40382                           assign reg_mhsp_ctl_udf_en_nx = ipipe_csr_hsp_xcpt ? 1'b0 : csr_wdata[1];
40383                           assign mhsp_ctl_ovud_en_we = ipipe_csr_hsp_xcpt | csr_mhsp_ctl_we;
40384                           assign reg_mhsp_bound_nx = csr_mhsp_bound_we ? csr_wdata[31:0] : ipipe_csr_mhsp_bound_wdata[31:0];
40385                           assign mhsp_bound_we = csr_mhsp_bound_we | ipipe_csr_mhsp_bound_wen;
40386                           always @(posedge core_clk or negedge core_reset_n) begin
40387      1/1                      if (!core_reset_n) begin
40388      1/1                          reg_mhsp_bound &lt;= {32{1'b1}};
40389                               end
40390      1/1                      else if (mhsp_bound_we) begin
40391      <font color = "red">0/1     ==>                  reg_mhsp_bound &lt;= reg_mhsp_bound_nx;</font>
40392                               end
                        MISSING_ELSE
40393                           end
40394                   
40395                           always @(posedge core_clk or negedge core_reset_n) begin
40396      1/1                      if (!core_reset_n) begin
40397      1/1                          reg_mhsp_base &lt;= {32{1'b1}};
40398                               end
40399      1/1                      else if (csr_mhsp_base_we) begin
40400      <font color = "red">0/1     ==>                  reg_mhsp_base &lt;= csr_wdata[31:0];</font>
40401                               end
                        MISSING_ELSE
40402                           end
40403                   
40404                           always @(posedge core_clk or negedge core_reset_n) begin
40405      1/1                      if (!core_reset_n) begin
40406      1/1                          reg_mhsp_ctl_ovf_en &lt;= 1'b0;
40407      1/1                          reg_mhsp_ctl_udf_en &lt;= 1'b0;
40408                               end
40409      1/1                      else if (mhsp_ctl_ovud_en_we) begin
40410      <font color = "red">0/1     ==>                  reg_mhsp_ctl_ovf_en &lt;= reg_mhsp_ctl_ovf_en_nx;</font>
40411      <font color = "red">0/1     ==>                  reg_mhsp_ctl_udf_en &lt;= reg_mhsp_ctl_udf_en_nx;</font>
40412                               end
                        MISSING_ELSE
40413                           end
40414                   
40415                           always @(posedge core_clk or negedge core_reset_n) begin
40416      1/1                      if (!core_reset_n) begin
40417      1/1                          reg_mhsp_ctl_schm &lt;= 1'b0;
40418      1/1                          reg_mhsp_ctl_u &lt;= 1'b0;
40419      1/1                          reg_mhsp_ctl_s &lt;= 1'b0;
40420      1/1                          reg_mhsp_ctl_m &lt;= 1'b0;
40421                               end
40422      1/1                      else if (csr_mhsp_ctl_we) begin
40423      <font color = "red">0/1     ==>                  reg_mhsp_ctl_schm &lt;= csr_wdata[2];</font>
40424      <font color = "red">0/1     ==>                  reg_mhsp_ctl_u &lt;= csr_wdata[3] &amp; csr_misa[20];</font>
40425      <font color = "red">0/1     ==>                  reg_mhsp_ctl_s &lt;= csr_wdata[4] &amp; csr_misa[18];</font>
40426      <font color = "red">0/1     ==>                  reg_mhsp_ctl_m &lt;= csr_wdata[5];</font>
40427                               end
                        MISSING_ELSE
40428                           end
40429                   
40430                           assign csr_mhsp_bound = reg_mhsp_bound;
40431                           assign csr_mhsp_base = reg_mhsp_base;
40432                           assign csr_mhsp_ctl_ovf_en = reg_mhsp_ctl_ovf_en;
40433                           assign csr_mhsp_ctl_udf_en = reg_mhsp_ctl_udf_en;
40434                           assign csr_mhsp_ctl_schm = reg_mhsp_ctl_schm;
40435                           assign csr_mhsp_ctl_u = reg_mhsp_ctl_u;
40436                           assign csr_mhsp_ctl_s = reg_mhsp_ctl_s;
40437                           assign csr_mhsp_ctl_m = reg_mhsp_ctl_m;
40438                       end
40439                       else begin:gen_reg_mhsp_ctl_bound_base_else
40440                           assign csr_mhsp_bound = {32{1'b0}};
40441                           assign csr_mhsp_base = {32{1'b0}};
40442                           assign csr_mhsp_ctl_ovf_en = 1'b0;
40443                           assign csr_mhsp_ctl_udf_en = 1'b0;
40444                           assign csr_mhsp_ctl_schm = 1'b0;
40445                           assign csr_mhsp_ctl_u = 1'b0;
40446                           assign csr_mhsp_ctl_s = 1'b0;
40447                           assign csr_mhsp_ctl_m = 1'b0;
40448                           wire [31:0] nds_unused_ipipe_csr_mhsp_bound_wdata = ipipe_csr_mhsp_bound_wdata;
40449                           wire nds_unused_ipipe_csr_hsp_xcpt = ipipe_csr_hsp_xcpt;
40450                           wire nds_unused_ipipe_csr_mhsp_bound_wen = ipipe_csr_mhsp_bound_wen;
40451                       end
40452                   endgenerate
40453                   assign csr_mhsp_ctl[0] = csr_mhsp_ctl_ovf_en;
40454                   assign csr_mhsp_ctl[1] = csr_mhsp_ctl_udf_en;
40455                   assign csr_mhsp_ctl[2] = csr_mhsp_ctl_schm;
40456                   assign csr_mhsp_ctl[3] = csr_mhsp_ctl_u;
40457                   assign csr_mhsp_ctl[4] = csr_mhsp_ctl_s;
40458                   assign csr_mhsp_ctl[5] = csr_mhsp_ctl_m;
40459                   assign csr_mhsp_ctl[31:6] = {26{1'b0}};
40460                   assign csr_mrandseq = {32{1'b0}};
40461                   assign csr_mrandseqh = {32{1'b0}};
40462                   assign csr_mrandstate = {32{1'b0}};
40463                   assign csr_mrandstateh = {32{1'b0}};
40464                   wire nds_unused_ipipe_csr_req_mrandstate = ipipe_csr_req_mrandstate;
40465                   wire nds_unused_ipipe_csr_req_rd_valid = ipipe_csr_req_rd_valid;
40466                   assign csr_mcache_ctl[0] = csr_mcache_ctl_ic_en;
40467                   assign csr_mcache_ctl[1] = csr_mcache_ctl_dc_en;
40468                   assign csr_mcache_ctl[3:2] = csr_mcache_ctl_ic_eccen;
40469                   assign csr_mcache_ctl[5:4] = csr_mcache_ctl_dc_eccen;
40470                   assign csr_mcache_ctl[6] = csr_mcache_ctl_ic_rwecc;
40471                   assign csr_mcache_ctl[7] = csr_mcache_ctl_dc_rwecc;
40472                   assign csr_mcache_ctl[8] = csr_mcache_ctl_cctl_suen;
40473                   assign csr_mcache_ctl[9] = csr_mcache_ctl_iprefetch_en;
40474                   assign csr_mcache_ctl[10] = csr_mcache_ctl_dprefetch_en;
40475                   assign csr_mcache_ctl[11] = csr_mcache_ctl_ic_first_word;
40476                   assign csr_mcache_ctl[12] = csr_mcache_ctl_dc_first_word;
40477                   assign csr_mcache_ctl[14:13] = csr_mcache_ctl_dc_waround;
40478                   assign csr_mcache_ctl[16:15] = csr_mcache_ctl_l2c_waround;
40479                   assign csr_mcache_ctl[18:17] = csr_mcache_ctl_tlb_eccen;
40480                   assign csr_mcache_ctl[19] = csr_mcache_ctl_dc_cohen;
40481                   assign csr_mcache_ctl[20] = csr_mcache_ctl_dc_cohsta;
40482                   assign csr_mcache_ctl[22:21] = 2'b0;
40483                   assign csr_mcache_ctl[23] = csr_mcache_ctl_tlb_rwecc;
40484                   assign csr_mcache_ctl[31:24] = {8{1'b0}};
40485                   generate
40486                       if (ICACHE_SIZE_KB != 0) begin:gen_mcache_ctl_ic_en
40487                           reg reg_mcache_ctl_ic_en;
40488                           always @(posedge core_clk or negedge core_reset_n) begin
40489      1/1                      if (!core_reset_n) begin
40490      1/1                          reg_mcache_ctl_ic_en &lt;= 1'b0;
40491                               end
40492      1/1                      else if (csr_mcache_ctl_we) begin
40493      1/1                          reg_mcache_ctl_ic_en &lt;= csr_wdata[0];
40494                               end
                        MISSING_ELSE
40495                           end
40496                   
40497                           assign csr_mcache_ctl_ic_en = reg_mcache_ctl_ic_en;
40498                       end
40499                       else begin:gen_mcache_ctl_ic_hardwired
40500                           assign csr_mcache_ctl_ic_en = 1'b0;
40501                           wire nds_unused_csr_mcache_ctl_ic_we = csr_mcache_ctl_we;
40502                       end
40503                   endgenerate
40504                   generate
40505                       if (DCACHE_SIZE_KB != 0) begin:gen_mcache_ctl_dc_en
40506                           reg reg_mcache_ctl_dc_en;
40507                           always @(posedge core_clk or negedge core_reset_n) begin
40508      1/1                      if (!core_reset_n) begin
40509      1/1                          reg_mcache_ctl_dc_en &lt;= 1'b0;
40510                               end
40511      1/1                      else if (csr_mcache_ctl_we) begin
40512      1/1                          reg_mcache_ctl_dc_en &lt;= csr_wdata[1];
40513                               end
                        MISSING_ELSE
40514                           end
40515                   
40516                           assign csr_mcache_ctl_dc_en = reg_mcache_ctl_dc_en;
40517                       end
40518                       else begin:gen_mcache_ctl_dc_hardwired
40519                           assign csr_mcache_ctl_dc_en = 1'b0;
40520                           wire nds_unused_csr_mcache_ctl_dc_we = csr_mcache_ctl_we;
40521                       end
40522                   endgenerate
40523                   generate
40524                       if ((DCACHE_SIZE_KB != 0) &amp;&amp; (CM_SUPPORT_INT == 1)) begin:gen_mcache_ctl_dc_coh
40525                           reg reg_mcache_ctl_dc_cohen;
40526                           always @(posedge core_clk or negedge core_reset_n) begin
40527                               if (!core_reset_n) begin
40528                                   reg_mcache_ctl_dc_cohen &lt;= 1'b0;
40529                               end
40530                               else if (csr_mcache_ctl_we) begin
40531                                   reg_mcache_ctl_dc_cohen &lt;= csr_wdata[19];
40532                               end
40533                           end
40534                   
40535                           assign csr_mcache_ctl_dc_cohen = reg_mcache_ctl_dc_cohen;
40536                           assign csr_mcache_ctl_dc_cohsta = core_coherent_state;
40537                           assign core_coherent_enable = reg_mcache_ctl_dc_cohen;
40538                       end
40539                       else begin:gen_mcache_ctl_dc_coh_stub
40540                           assign csr_mcache_ctl_dc_cohen = 1'b0;
40541                           assign csr_mcache_ctl_dc_cohsta = 1'b0;
40542                           assign core_coherent_enable = 1'b0;
40543                           wire nds_unused_core_coherent_state = core_coherent_state;
40544                           wire nds_unused_csr_mcache_ctl_dc_coh_we = csr_mcache_ctl_we;
40545                       end
40546                   endgenerate
40547                   generate
40548                       if ((ICACHE_SIZE_KB != 0) &amp;&amp; ((ICACHE_ECC_TYPE_INT != 0))) begin:gen_mcache_ctl_ic_ecc
40549                           reg [1:0] reg_mcache_ctl_ic_eccen;
40550                           reg reg_mcache_ctl_ic_rwecc;
40551                           always @(posedge core_clk or negedge core_reset_n) begin
40552                               if (!core_reset_n) begin
40553                                   reg_mcache_ctl_ic_eccen &lt;= 2'b0;
40554                                   reg_mcache_ctl_ic_rwecc &lt;= 1'b0;
40555                               end
40556                               else if (csr_mcache_ctl_we) begin
40557                                   reg_mcache_ctl_ic_eccen &lt;= csr_wdata[3:2];
40558                                   reg_mcache_ctl_ic_rwecc &lt;= csr_wdata[6];
40559                               end
40560                           end
40561                   
40562                           assign csr_mcache_ctl_ic_eccen = reg_mcache_ctl_ic_eccen;
40563                           assign csr_mcache_ctl_ic_rwecc = reg_mcache_ctl_ic_rwecc;
40564                       end
40565                       else begin:gen_mcache_ctl_ic_ecc_hardwired
40566                           assign csr_mcache_ctl_ic_eccen = 2'b0;
40567                           assign csr_mcache_ctl_ic_rwecc = 1'b0;
40568                           wire nds_unused_csr_mcache_ctl_ic_ecc_we = csr_mcache_ctl_we;
40569                       end
40570                   endgenerate
40571                   generate
40572                       if ((DCACHE_SIZE_KB != 0) &amp;&amp; (DCACHE_ECC_TYPE_INT != 0)) begin:gen_mcache_ctl_dc_ecc
40573                           reg [1:0] reg_mcache_ctl_dc_eccen;
40574                           reg reg_mcache_ctl_dc_rwecc;
40575                           always @(posedge core_clk or negedge core_reset_n) begin
40576                               if (!core_reset_n) begin
40577                                   reg_mcache_ctl_dc_eccen &lt;= 2'b0;
40578                                   reg_mcache_ctl_dc_rwecc &lt;= 1'b0;
40579                               end
40580                               else if (csr_mcache_ctl_we) begin
40581                                   reg_mcache_ctl_dc_eccen &lt;= csr_wdata[5:4];
40582                                   reg_mcache_ctl_dc_rwecc &lt;= csr_wdata[7];
40583                               end
40584                           end
40585                   
40586                           assign csr_mcache_ctl_dc_eccen = reg_mcache_ctl_dc_eccen;
40587                           assign csr_mcache_ctl_dc_rwecc = reg_mcache_ctl_dc_rwecc;
40588                       end
40589                       else begin:gen_mcache_ctl_dc_ecc_hardwired
40590                           assign csr_mcache_ctl_dc_eccen = 2'b0;
40591                           assign csr_mcache_ctl_dc_rwecc = 1'b0;
40592                           wire nds_unused_csr_mcache_ctl_dc_ecc_we = csr_mcache_ctl_we;
40593                       end
40594                   endgenerate
40595                   generate
40596                       if (CACHE_SUPPORT_INT == 1) begin:gen_mcctl_enable
40597                           reg mcache_ctl_cctl_suen;
40598                           reg [31:0] mcctldata;
40599                           wire [31:0] mcctlbeginaddr_nx;
40600                           wire csr_mcctlcommand_en;
40601                           reg [31:0] mcctlcommand;
40602                           wire csr_mcctldata_en;
40603                           wire [31:0] mcctldata_nx;
40604                           reg [31:0] mcctlbeginaddr;
40605                           wire mcctlbeginaddr_en;
40606                           always @(posedge core_clk or negedge core_reset_n) begin
40607      1/1                      if (!core_reset_n) begin
40608      1/1                          mcache_ctl_cctl_suen &lt;= 1'b0;
40609                               end
40610      1/1                      else if (csr_mcache_ctl_we) begin
40611      1/1                          mcache_ctl_cctl_suen &lt;= csr_wdata[8];
40612                               end
                        MISSING_ELSE
40613                           end
40614                   
40615                           assign csr_mcache_ctl_cctl_suen = mcache_ctl_cctl_suen;
40616                           always @(posedge core_clk or negedge core_reset_n) begin
40617      1/1                      if (!core_reset_n) begin
40618      1/1                          mcctlcommand &lt;= {32{1'b0}};
40619                               end
40620      1/1                      else if (csr_mcctlcommand_en) begin
40621      <font color = "red">0/1     ==>                  mcctlcommand &lt;= csr_wdata[31:0];</font>
40622                               end
                        MISSING_ELSE
40623                           end
40624                   
40625                           assign csr_mcctlcommand_en = csr_mcctlcommand_we | csr_ucctlcommand_we;
40626                           assign csr_mcctlcommand = mcctlcommand;
40627                           wire [7:0] cctl_command = csr_wdata[7:0];
40628                           wire cctl_l1d_all = (cctl_command == 8'b00000111) | (cctl_command == 8'b00000110) | (cctl_command == 8'b00010111);
40629                           always @(posedge core_clk or negedge core_reset_n) begin
40630      1/1                      if (!core_reset_n) begin
40631      1/1                          mcctlbeginaddr &lt;= {32{1'b0}};
40632                               end
40633      1/1                      else if (mcctlbeginaddr_en) begin
40634      <font color = "red">0/1     ==>                  mcctlbeginaddr &lt;= mcctlbeginaddr_nx;</font>
40635                               end
                        MISSING_ELSE
40636                           end
40637                   
40638                           assign mcctlbeginaddr_en = csr_mcctlbeginaddr_we | csr_ucctlbeginaddr_we | csr_mcctlcommand_en &amp; ~cctl_l1d_all;
40639                           assign mcctlbeginaddr_nx = (csr_mcctlbeginaddr_we | csr_ucctlbeginaddr_we) ? csr_wdata[31:0] : lsu_cctl_raddr;
40640                           assign csr_mcctlbeginaddr = mcctlbeginaddr;
40641                           wire cctl_data_we = (cctl_command == 8'b00010011) | (cctl_command == 8'b00010100) | (cctl_command == 8'b00000011) | (cctl_command == 8'b00011011) | (cctl_command == 8'b00011100) | (cctl_command == 8'b00001011) | (cctl_command == 8'b10010011) | (cctl_command == 8'b10010100);
40642                           always @(posedge core_clk or negedge core_reset_n) begin
40643      1/1                      if (!core_reset_n) begin
40644      1/1                          mcctldata &lt;= {32{1'b0}};
40645                               end
40646      1/1                      else if (csr_mcctldata_en) begin
40647      <font color = "red">0/1     ==>                  mcctldata &lt;= mcctldata_nx[31:0];</font>
40648                               end
                        MISSING_ELSE
40649                           end
40650                   
40651                           assign csr_mcctldata = mcctldata;
40652                           assign csr_mcctldata_en = csr_scctldata_we | csr_mcctldata_we | (csr_mcctlcommand_en &amp; cctl_data_we);
40653                           assign mcctldata_nx = (csr_scctldata_we | csr_mcctldata_we) ? csr_wdata[31:0] : lsu_cctl_rdata[31:0];
40654                       end
40655                       else begin:gen_mcctl_disabled
40656                           assign csr_mcache_ctl_cctl_suen = 1'b0;
40657                           assign csr_mcctlbeginaddr = {32{1'b0}};
40658                           assign csr_mcctlcommand = {32{1'b0}};
40659                           assign csr_mcctldata = {32{1'b0}};
40660                           wire [31:0] nds_unused_lsu_cctl_rdata = lsu_cctl_rdata;
40661                           wire [31:0] nds_unused_lsu_cctl_raddr = lsu_cctl_raddr;
40662                           wire nds_unused_csr_mcctldata_we = csr_mcctldata_we;
40663                           wire nds_unused_csr_mcache_ctl_we = csr_mcache_ctl_we;
40664                           wire nds_unused_csr_ucctlbeginaddr_we = csr_ucctlbeginaddr_we;
40665                           wire nds_unused_csr_mcctlbeginaddr_we = csr_mcctlbeginaddr_we;
40666                           wire nds_unused_csr_scctldata_we = csr_scctldata_we;
40667                       end
40668                   endgenerate
40669                   assign lsu_reserve_clr = trap_taken | nmi_taken | halt_taken | csr_mcctlcommand_we | csr_ucctlcommand_we;
40670                   assign lsu_prefetch_clr = csr_halt_mode | trap_taken | nmi_taken | csr_mmu_satp_we | m_trap_return | s_trap_return | u_trap_return;
40671                   generate
40672                       if (ICACHE_SIZE_KB != 0) begin:gen_mcache_ctl_iprefetch_en
40673                           reg reg_mcache_ctl_iprefetch_en;
40674                           always @(posedge core_clk or negedge core_reset_n) begin
40675      1/1                      if (!core_reset_n) begin
40676      1/1                          reg_mcache_ctl_iprefetch_en &lt;= 1'b0;
40677                               end
40678      1/1                      else if (csr_mcache_ctl_we) begin
40679      1/1                          reg_mcache_ctl_iprefetch_en &lt;= csr_wdata[9];
40680                               end
                        MISSING_ELSE
40681                           end
40682                   
40683                           assign csr_mcache_ctl_iprefetch_en = reg_mcache_ctl_iprefetch_en;
40684                       end
40685                       else begin:gen_mcache_ctl_iprefetch_en_hardwired
40686                           assign csr_mcache_ctl_iprefetch_en = 1'b0;
40687                           wire nds_unused_csr_mcache_ctl_iprefetch_we = csr_mcache_ctl_we;
40688                       end
40689                   endgenerate
40690                   generate
40691                       if ((DCACHE_SIZE_KB != 0) &amp;&amp; ((DCACHE_PREFETCH_SUPPORT_INT == 1))) begin:gen_mcache_ctl_dprefetch_en
40692                           reg reg_mcache_ctl_dprefetch_en;
40693                           always @(posedge core_clk or negedge core_reset_n) begin
40694      1/1                      if (!core_reset_n) begin
40695      1/1                          reg_mcache_ctl_dprefetch_en &lt;= 1'b0;
40696                               end
40697      1/1                      else if (csr_mcache_ctl_we) begin
40698      1/1                          reg_mcache_ctl_dprefetch_en &lt;= csr_wdata[10];
40699                               end
                        MISSING_ELSE
40700                           end
40701                   
40702                           assign csr_mcache_ctl_dprefetch_en = reg_mcache_ctl_dprefetch_en;
40703                       end
40704                       else begin:gen_mcache_ctl_dprefetch_en_hardwired
40705                           assign csr_mcache_ctl_dprefetch_en = 1'b0;
40706                           wire nds_unused_csr_mcache_ctl_dprefetch_we = csr_mcache_ctl_we;
40707                       end
40708                   endgenerate
40709                   generate
40710                       if ((ICACHE_FIRST_WORD_FIRST_INT == 1)) begin:gen_mcache_ctl_ic_first_word
40711                           assign csr_mcache_ctl_ic_first_word = 1'b1;
40712                       end
40713                       else begin:gen_mcache_ctl_ic_first_word_hardwired
40714                           assign csr_mcache_ctl_ic_first_word = 1'b0;
40715                       end
40716                   endgenerate
40717                   generate
40718                       if ((DCACHE_FIRST_WORD_FIRST_INT == 1)) begin:gen_mcache_ctl_dc_first_word
40719                           assign csr_mcache_ctl_dc_first_word = 1'b1;
40720                       end
40721                       else begin:gen_mcache_ctl_dc_first_word_hardwired
40722                           assign csr_mcache_ctl_dc_first_word = 1'b0;
40723                       end
40724                   endgenerate
40725                   generate
40726                       if ((DCACHE_SIZE_KB != 0) &amp;&amp; (WRITE_AROUND_SUPPORT_INT == 1)) begin:gen_mcache_ctl_dc_wa
40727                           reg [1:0] reg_mcache_ctl_dc_waround;
40728                           always @(posedge core_clk or negedge core_reset_n) begin
40729      1/1                      if (!core_reset_n) begin
40730      1/1                          reg_mcache_ctl_dc_waround &lt;= 2'b0;
40731                               end
40732      1/1                      else if (csr_mcache_ctl_we) begin
40733      1/1                          reg_mcache_ctl_dc_waround &lt;= csr_wdata[14:13];
40734                               end
                        MISSING_ELSE
40735                           end
40736                   
40737                           assign csr_mcache_ctl_dc_waround = reg_mcache_ctl_dc_waround;
40738                       end
40739                       else begin:gen_mcache_ctl_dc_wa_hardwired
40740                           assign csr_mcache_ctl_dc_waround = 2'b0;
40741                           wire nds_unused_csr_mcache_ctl_dc_wa_we = csr_mcache_ctl_we;
40742                       end
40743                   endgenerate
40744                   assign csr_mcache_ctl_l2c_waround = 2'b0;
40745                   generate
40746                       if (((MMU_SCHEME_INT != 0)) &amp;&amp; (STLB_ECC_TYPE == 1)) begin:gen_mcache_ctl_tlb_eccen
40747                           reg [1:0] reg_mcache_ctl_tlb_eccen;
40748                           always @(posedge core_clk or negedge core_reset_n) begin
40749                               if (!core_reset_n) begin
40750                                   reg_mcache_ctl_tlb_eccen &lt;= 2'b0;
40751                               end
40752                               else if (csr_mcache_ctl_we) begin
40753                                   reg_mcache_ctl_tlb_eccen &lt;= csr_wdata[18:17];
40754                               end
40755                           end
40756                   
40757                           assign csr_mcache_ctl_tlb_eccen = reg_mcache_ctl_tlb_eccen;
40758                       end
40759                       else begin:gen_mcache_ctl_tlb_eccen_hardwired
40760                           assign csr_mcache_ctl_tlb_eccen = 2'b0;
40761                           wire nds_unused_csr_mcache_ctl_tlb_eccen_we = csr_mcache_ctl_we;
40762                       end
40763                   endgenerate
40764                   generate
40765                       if (((MMU_SCHEME_INT != 0)) &amp;&amp; (STLB_ECC_TYPE == 1)) begin:gen_mcache_ctl_tlb_rwecc
40766                           reg reg_mcache_ctl_tlb_rwecc;
40767                           always @(posedge core_clk or negedge core_reset_n) begin
40768                               if (!core_reset_n) begin
40769                                   reg_mcache_ctl_tlb_rwecc &lt;= 1'b0;
40770                               end
40771                               else if (csr_mcache_ctl_we) begin
40772                                   reg_mcache_ctl_tlb_rwecc &lt;= csr_wdata[23];
40773                               end
40774                           end
40775                   
40776                           assign csr_mcache_ctl_tlb_rwecc = reg_mcache_ctl_tlb_rwecc;
40777                       end
40778                       else begin:gen_mcache_ctl_tlb_rwecc_hardwired
40779                           assign csr_mcache_ctl_tlb_rwecc = 1'b0;
40780                           wire nds_unused_csr_mcache_ctl_tlb_rwecc_we = csr_mcache_ctl_we;
40781                       end
40782                   endgenerate
40783                   assign csr_pmp_we = csr_we;
40784                   assign csr_pmp_waddr = ipipe_csr_req_waddr;
40785                   assign csr_pmp_raddr0 = ipipe_csr_req_raddr;
40786                   assign csr_pmp_raddr1 = csr_prob_raddr;
40787                   assign csr_pmp_wdata = csr_wdata;
40788                   assign csr_pma_we = csr_we;
40789                   assign csr_pma_waddr = ipipe_csr_req_waddr;
40790                   assign csr_pma_raddr0 = ipipe_csr_req_raddr;
40791                   assign csr_pma_raddr1 = csr_prob_raddr;
40792                   assign csr_pma_wdata = csr_wdata;
40793                   generate
40794                       if ((DSP_SUPPORT_INT == 1)) begin:gen_dsp_ucode_reg_yes
40795                           wire ucode_ov_we;
40796                           wire reg_ucode_ov_nx;
40797                           reg reg_ucode_ov;
40798                           assign ucode_ov_we = ipipe_csr_ucode_ov_set | csr_ucode_we;
40799                           assign reg_ucode_ov_nx = ipipe_csr_ucode_ov_set | csr_wdata[0];
40800                           always @(posedge core_clk or negedge core_reset_n) begin
40801      1/1                      if (!core_reset_n) begin
40802      1/1                          reg_ucode_ov &lt;= 1'b0;
40803                               end
40804      1/1                      else if (ucode_ov_we) begin
40805      <font color = "red">0/1     ==>                  reg_ucode_ov &lt;= reg_ucode_ov_nx;</font>
40806                               end
                        MISSING_ELSE
40807                           end
40808                   
40809                           assign csr_ucode_ov = reg_ucode_ov;
40810                       end
40811                       else begin:gen_dsp_ucode_reg_no
40812                           assign csr_ucode_ov = 1'b0;
40813                           wire nds_unused_ipipe_csr_ucode_ov_set = ipipe_csr_ucode_ov_set;
40814                       end
40815                   endgenerate
40816                   generate
40817                       if (FLEN != 1) begin:gen_fflags_reg_yes
40818                           wire fflags_hw_we;
40819                           wire fflags_sw_we;
40820                           wire fflags_we;
40821                           wire [4:0] reg_fflags_nx;
40822                           reg [4:0] reg_fflags;
40823                           assign fflags_hw_we = (|ipipe_csr_fflags_set);
40824                           assign fflags_sw_we = csr_fcsr_we | csr_fflags_we;
40825                           assign fflags_we = fflags_hw_we | fflags_sw_we;
40826                           assign reg_fflags_nx = fflags_hw_we ? (ipipe_csr_fflags_set | reg_fflags) : csr_wdata[4:0];
40827                           always @(posedge core_clk or negedge core_reset_n) begin
40828      1/1                      if (!core_reset_n) begin
40829      1/1                          reg_fflags &lt;= 5'd0;
40830                               end
40831      1/1                      else if (fflags_we) begin
40832      <font color = "red">0/1     ==>                  reg_fflags &lt;= reg_fflags_nx;</font>
40833                               end
                        MISSING_ELSE
40834                           end
40835                   
40836                           assign csr_fflags = {{27{1'b0}},reg_fflags};
40837                       end
40838                       else begin:gen_fflags_reg_no
40839                           assign csr_fflags = {32{1'b0}};
40840                       end
40841                   endgenerate
40842                   generate
40843                       if (FLEN != 1) begin:gen_frm_reg_yes
40844                           wire frm_we;
40845                           wire [2:0] reg_frm_nx;
40846                           reg [2:0] reg_frm;
40847                           assign frm_we = csr_fcsr_we | csr_frm_we;
40848                           assign reg_frm_nx = csr_fcsr_we ? csr_wdata[7:5] : csr_wdata[2:0];
40849                           always @(posedge core_clk or negedge core_reset_n) begin
40850      1/1                      if (!core_reset_n) begin
40851      1/1                          reg_frm &lt;= 3'd0;
40852                               end
40853      1/1                      else if (frm_we) begin
40854      <font color = "red">0/1     ==>                  reg_frm &lt;= reg_frm_nx;</font>
40855                               end
                        MISSING_ELSE
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
