ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_ll_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FMC_NORSRAM_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FMC_NORSRAM_Init:
  27              	.LVL0:
  28              	.LFB315:
  29              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @file    stm32l4xx_ll_fmc.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   @verbatim
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 	   (+) The NAND memory controller
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        memories. Its main purposes are:
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        only one access at a time to an external device.
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****        The main features of the FMC controller are the following:
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 2


  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                 data
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   @endverbatim
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ******************************************************************************
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @attention
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * All rights reserved.</center></h2>
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *                       opensource.org/licenses/BSD-3-Clause
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ******************************************************************************
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #include "stm32l4xx_hal.h"
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @addtogroup STM32L4xx_HAL_Driver
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if ((defined HAL_NOR_MODULE_ENABLED || defined HAL_SRAM_MODULE_ENABLED) || defined HAL_NAND_MODULE
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief FMC driver modules
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 	
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined FMC_BANK1
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- BCR Register ---*/
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* BCR register clear mask */
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- BTR Register ---*/
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* BTR register clear mask */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 3


  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD | FMC_BTRx_DATAHLD))
  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #else
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD))
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BTRx_DATAHLD */
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- BWTR Register ---*/
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* BWTR register clear mask */
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BWTRx_DATAHLD)
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BWTRx_BUSTURN)
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD | FMC_BWTRx_DATAHLD))
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #else
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_ACCMOD  |\
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAHLD))
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_BUSTURN */
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #else
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BWTRx_BUSTURN)
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD))
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #else
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_ACCMOD))
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_BUSTURN */
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_DATAHLD */
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BANK1 */
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BANK3)
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- PCR Register ---*/
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* PCR register clear mask */
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_PCR_PTYP    | FMC_PCR_PWID   | \
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_PCR_TAR     | FMC_PCR_ECCPS))
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- PMEM Register ---*/
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* PMEM register clear mask */
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* --- PATT Register ---*/
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* PATT register clear mask */
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BANK3 */
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @}
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 4


 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined FMC_BANK1
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   @verbatim
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     to run the NORSRAM external devices.
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   @verbatim
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This section provides functions allowing to:
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 5


 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)
 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
  30              		.loc 1 202 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 202 1 is_stmt 0 view .LVU1
  36 0000 30B4     		push	{r4, r5}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 5, -4
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   uint32_t flashaccess;
  41              		.loc 1 203 3 is_stmt 1 view .LVU2
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   uint32_t btcr_reg;
  42              		.loc 1 204 3 view .LVU3
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   uint32_t mask;
  43              		.loc 1 205 3 view .LVU4
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  44              		.loc 1 208 3 view .LVU5
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  45              		.loc 1 209 3 view .LVU6
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  46              		.loc 1 210 3 view .LVU7
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  47              		.loc 1 211 3 view .LVU8
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  48              		.loc 1 212 3 view .LVU9
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  49              		.loc 1 213 3 view .LVU10
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  50              		.loc 1 214 3 view .LVU11
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  51              		.loc 1 215 3 view .LVU12
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  52              		.loc 1 216 3 view .LVU13
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  53              		.loc 1 217 3 view .LVU14
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  54              		.loc 1 218 3 view .LVU15
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  55              		.loc 1 219 3 view .LVU16
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  56              		.loc 1 220 3 view .LVU17
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  57              		.loc 1 221 3 view .LVU18
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  58              		.loc 1 225 3 view .LVU19
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCRx_NBLSET)
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCRx_NBLSET */
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 6


 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_PCSCNTR_CSCOUNT)
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_PCSCNTR_CSCOUNT */
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  59              		.loc 1 234 3 view .LVU20
  60 0002 0A68     		ldr	r2, [r1]
  61 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  62 0008 23F00103 		bic	r3, r3, #1
  63 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  64              		.loc 1 237 3 view .LVU21
  65              		.loc 1 237 11 is_stmt 0 view .LVU22
  66 0010 8B68     		ldr	r3, [r1, #8]
  67              		.loc 1 237 6 view .LVU23
  68 0012 082B     		cmp	r3, #8
  69 0014 28D0     		beq	.L6
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   else
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  70              		.loc 1 243 17 view .LVU24
  71 0016 0024     		movs	r4, #0
  72              	.L2:
  73              	.LVL1:
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
  74              		.loc 1 246 3 is_stmt 1 view .LVU25
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  75              		.loc 1 247 19 is_stmt 0 view .LVU26
  76 0018 4A68     		ldr	r2, [r1, #4]
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->DataAddressMux          | \
  77              		.loc 1 246 45 view .LVU27
  78 001a 2243     		orrs	r2, r2, r4
  79              		.loc 1 247 45 view .LVU28
  80 001c 1343     		orrs	r3, r3, r2
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->MemoryType              | \
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  81              		.loc 1 249 19 view .LVU29
  82 001e CA68     		ldr	r2, [r1, #12]
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->MemoryType              | \
  83              		.loc 1 248 45 view .LVU30
  84 0020 1343     		orrs	r3, r3, r2
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  85              		.loc 1 250 19 view .LVU31
  86 0022 0A69     		ldr	r2, [r1, #16]
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  87              		.loc 1 249 45 view .LVU32
  88 0024 1343     		orrs	r3, r3, r2
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  89              		.loc 1 251 19 view .LVU33
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 7


  90 0026 4A69     		ldr	r2, [r1, #20]
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  91              		.loc 1 250 45 view .LVU34
  92 0028 1343     		orrs	r3, r3, r2
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  93              		.loc 1 252 19 view .LVU35
  94 002a 8A69     		ldr	r2, [r1, #24]
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  95              		.loc 1 251 45 view .LVU36
  96 002c 1343     		orrs	r3, r3, r2
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WriteOperation          | \
  97              		.loc 1 253 19 view .LVU37
  98 002e CA69     		ldr	r2, [r1, #28]
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  99              		.loc 1 252 45 view .LVU38
 100 0030 1343     		orrs	r3, r3, r2
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignal              | \
 101              		.loc 1 254 19 view .LVU39
 102 0032 0A6A     		ldr	r2, [r1, #32]
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WriteOperation          | \
 103              		.loc 1 253 45 view .LVU40
 104 0034 1343     		orrs	r3, r3, r2
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 105              		.loc 1 255 19 view .LVU41
 106 0036 4A6A     		ldr	r2, [r1, #36]
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WaitSignal              | \
 107              		.loc 1 254 45 view .LVU42
 108 0038 1343     		orrs	r3, r3, r2
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 109              		.loc 1 256 19 view .LVU43
 110 003a 8A6A     		ldr	r2, [r1, #40]
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->ExtendedMode            | \
 111              		.loc 1 255 45 view .LVU44
 112 003c 1343     		orrs	r3, r3, r2
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->WriteBurst);
 113              		.loc 1 257 19 view .LVU45
 114 003e CA6A     		ldr	r2, [r1, #44]
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               Init->DataAddressMux          | \
 115              		.loc 1 246 12 view .LVU46
 116 0040 1343     		orrs	r3, r3, r2
 117              	.LVL2:
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 118              		.loc 1 259 3 is_stmt 1 view .LVU47
 119              		.loc 1 259 19 is_stmt 0 view .LVU48
 120 0042 0A6B     		ldr	r2, [r1, #48]
 121              		.loc 1 259 12 view .LVU49
 122 0044 1343     		orrs	r3, r3, r2
 123              	.LVL3:
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCRx_NBLSET)
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   btcr_reg |= Init->NBLSetupTime;
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCRx_NBLSET */
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 124              		.loc 1 266 3 is_stmt 1 view .LVU50
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 8


 125              		.loc 1 266 19 is_stmt 0 view .LVU51
 126 0046 8A6B     		ldr	r2, [r1, #56]
 127              		.loc 1 266 12 view .LVU52
 128 0048 1343     		orrs	r3, r3, r2
 129              	.LVL4:
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   mask = (FMC_BCRx_MBKEN                |
 130              		.loc 1 268 3 is_stmt 1 view .LVU53
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_MUXEN                |
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_MTYP                 |
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_MWID                 |
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_FACCEN               |
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_BURSTEN              |
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_WAITPOL              |
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_WAITCFG              |
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_WREN                 |
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_WAITEN               |
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_EXTMOD               |
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_ASYNCWAIT            |
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****           FMC_BCRx_CBURSTRW);
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 131              		.loc 1 282 3 view .LVU54
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCRx_NBLSET)
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   mask |= FMC_BCRx_NBLSET;
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCRx_NBLSET */
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   mask |= FMC_BCRx_CPSIZE;
 132              		.loc 1 289 3 view .LVU55
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 133              		.loc 1 291 3 view .LVU56
 134 004a 0C68     		ldr	r4, [r1]
 135              	.LVL5:
 136              		.loc 1 291 3 is_stmt 0 view .LVU57
 137 004c 50F82450 		ldr	r5, [r0, r4, lsl #2]
 138 0050 0B4A     		ldr	r2, .L8
 139 0052 2A40     		ands	r2, r2, r5
 140 0054 1A43     		orrs	r2, r2, r3
 141 0056 40F82420 		str	r2, [r0, r4, lsl #2]
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 142              		.loc 1 294 3 is_stmt 1 view .LVU58
 143              		.loc 1 294 12 is_stmt 0 view .LVU59
 144 005a 0B6B     		ldr	r3, [r1, #48]
 145              	.LVL6:
 146              		.loc 1 294 6 view .LVU60
 147 005c B3F5801F 		cmp	r3, #1048576
 148 0060 04D0     		beq	.L7
 149              	.L3:
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BCR1_WFDIS)
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 9


 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BCR1_WFDIS */
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_PCSCNTR_CSCOUNT)
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check PSRAM chip select counter state */
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if(Init->MaxChipSelectPulse == ENABLE)
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Check the parameters */
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_MAX_CHIP_SELECT_PULSE_TIME(Init->MaxChipSelectPulseTime));
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Configure PSRAM chip select counter value */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Enable PSRAM chip select counter for the bank */
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     switch (Init->NSBank)
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     {
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK1 :
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK2 :
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK3 :
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK4 :
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       default :
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     }
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_PCSCNTR_CSCOUNT */
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 150              		.loc 1 342 3 is_stmt 1 view .LVU61
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 151              		.loc 1 343 1 is_stmt 0 view .LVU62
 152 0062 0020     		movs	r0, #0
 153              	.LVL7:
 154              		.loc 1 343 1 view .LVU63
 155 0064 30BC     		pop	{r4, r5}
 156              	.LCFI1:
 157              		.cfi_remember_state
 158              		.cfi_restore 5
 159              		.cfi_restore 4
 160              		.cfi_def_cfa_offset 0
 161 0066 7047     		bx	lr
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 10


 162              	.LVL8:
 163              	.L6:
 164              	.LCFI2:
 165              		.cfi_restore_state
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 166              		.loc 1 239 17 view .LVU64
 167 0068 4024     		movs	r4, #64
 168 006a D5E7     		b	.L2
 169              	.LVL9:
 170              	.L7:
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 171              		.loc 1 294 74 discriminator 1 view .LVU65
 172 006c 0A68     		ldr	r2, [r1]
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 173              		.loc 1 294 66 discriminator 1 view .LVU66
 174 006e 002A     		cmp	r2, #0
 175 0070 F7D0     		beq	.L3
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 176              		.loc 1 296 5 is_stmt 1 view .LVU67
 177 0072 0268     		ldr	r2, [r0]
 178 0074 22F48012 		bic	r2, r2, #1048576
 179 0078 1343     		orrs	r3, r3, r2
 180 007a 0360     		str	r3, [r0]
 181 007c F1E7     		b	.L3
 182              	.L9:
 183 007e 00BF     		.align	2
 184              	.L8:
 185 0080 8004E0FF 		.word	-2096000
 186              		.cfi_endproc
 187              	.LFE315:
 189              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 190              		.align	1
 191              		.global	FMC_NORSRAM_DeInit
 192              		.syntax unified
 193              		.thumb
 194              		.thumb_func
 195              		.fpu fpv4-sp-d16
 197              	FMC_NORSRAM_DeInit:
 198              	.LVL10:
 199              	.LFB316:
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 200              		.loc 1 353 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204              		@ link register save eliminated.
 205              		.loc 1 353 1 is_stmt 0 view .LVU69
 206 0000 10B4     		push	{r4}
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 11


 207              	.LCFI3:
 208              		.cfi_def_cfa_offset 4
 209              		.cfi_offset 4, -4
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 210              		.loc 1 355 3 is_stmt 1 view .LVU70
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 211              		.loc 1 356 3 view .LVU71
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 212              		.loc 1 357 3 view .LVU72
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 213              		.loc 1 360 3 view .LVU73
 214 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 215 0006 23F00103 		bic	r3, r3, #1
 216 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 217              		.loc 1 364 3 view .LVU74
 218              		.loc 1 364 6 is_stmt 0 view .LVU75
 219 000e 72B9     		cbnz	r2, .L11
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 220              		.loc 1 366 5 is_stmt 1 view .LVU76
 221              		.loc 1 366 24 is_stmt 0 view .LVU77
 222 0010 43F2DB03 		movw	r3, #12507
 223 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 224              	.L12:
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   else
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 225              		.loc 1 374 3 is_stmt 1 view .LVU78
 226              		.loc 1 374 21 is_stmt 0 view .LVU79
 227 0018 541C     		adds	r4, r2, #1
 228              		.loc 1 374 27 view .LVU80
 229 001a 6FF07043 		mvn	r3, #-268435456
 230 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 231              		.loc 1 375 3 is_stmt 1 view .LVU81
 232              		.loc 1 375 26 is_stmt 0 view .LVU82
 233 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_PCSCNTR_CSCOUNT)
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* De-initialize PSRAM chip select counter */
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     switch (Bank)
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     {
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK1 :
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 12


 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK2 :
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK3 :
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       case FMC_NORSRAM_BANK4 :
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         CLEAR_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       default :
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         break;
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     }
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_PCSCNTR_CSCOUNT */
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 234              		.loc 1 402 3 is_stmt 1 view .LVU83
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 235              		.loc 1 403 1 is_stmt 0 view .LVU84
 236 0026 0020     		movs	r0, #0
 237              	.LVL11:
 238              		.loc 1 403 1 view .LVU85
 239 0028 5DF8044B 		ldr	r4, [sp], #4
 240              	.LCFI4:
 241              		.cfi_remember_state
 242              		.cfi_restore 4
 243              		.cfi_def_cfa_offset 0
 244 002c 7047     		bx	lr
 245              	.LVL12:
 246              	.L11:
 247              	.LCFI5:
 248              		.cfi_restore_state
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 249              		.loc 1 371 5 is_stmt 1 view .LVU86
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 250              		.loc 1 371 24 is_stmt 0 view .LVU87
 251 002e 43F2D203 		movw	r3, #12498
 252 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 253 0036 EFE7     		b	.L12
 254              		.cfi_endproc
 255              	.LFE316:
 257              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 258              		.align	1
 259              		.global	FMC_NORSRAM_Timing_Init
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv4-sp-d16
 265              	FMC_NORSRAM_Timing_Init:
 266              	.LVL13:
 267              	.LFB317:
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 13


 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 268              		.loc 1 414 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 273              		.loc 1 414 1 is_stmt 0 view .LVU89
 274 0000 30B4     		push	{r4, r5}
 275              	.LCFI6:
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 4, -8
 278              		.cfi_offset 5, -4
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   uint32_t tmpr;
 279              		.loc 1 415 3 is_stmt 1 view .LVU90
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 280              		.loc 1 418 3 view .LVU91
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 281              		.loc 1 419 3 view .LVU92
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 282              		.loc 1 420 3 view .LVU93
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_DATAHOLD_DURATION(Timing->DataHoldTime));
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BTRx_DATAHLD */
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 283              		.loc 1 424 3 view .LVU94
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 284              		.loc 1 425 3 view .LVU95
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 285              		.loc 1 426 3 view .LVU96
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 286              		.loc 1 427 3 view .LVU97
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 287              		.loc 1 428 3 view .LVU98
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 288              		.loc 1 429 3 view .LVU99
 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 289              		.loc 1 432 3 view .LVU100
 290 0002 0132     		adds	r2, r2, #1
 291              	.LVL14:
 292              		.loc 1 432 3 is_stmt 0 view .LVU101
 293 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 294 0008 04F04044 		and	r4, r4, #-1073741824
 295 000c 0B68     		ldr	r3, [r1]
 296 000e 4D68     		ldr	r5, [r1, #4]
 297 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 298 0014 8D68     		ldr	r5, [r1, #8]
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 14


 299 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 300 001a 0D69     		ldr	r5, [r1, #16]
 301 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 302 0020 4D69     		ldr	r5, [r1, #20]
 303 0022 013D     		subs	r5, r5, #1
 304 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 305 0028 8D69     		ldr	r5, [r1, #24]
 306 002a 023D     		subs	r5, r5, #2
 307 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 308 0030 CD69     		ldr	r5, [r1, #28]
 309 0032 2B43     		orrs	r3, r3, r5
 310 0034 2343     		orrs	r3, r3, r4
 311 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       ((Timing->AddressHoldTime)        << FMC_BTRx
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       ((Timing->DataSetupTime)          << FMC_BTRx
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       ((Timing->DataHoldTime)           << FMC_BTRx
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BTRx_DATAHLD */
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                       (Timing->AccessMode)));
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 312              		.loc 1 444 3 is_stmt 1 view .LVU102
 313              		.loc 1 444 7 is_stmt 0 view .LVU103
 314 003a 0368     		ldr	r3, [r0]
 315              		.loc 1 444 6 view .LVU104
 316 003c 13F4801F 		tst	r3, #1048576
 317 0040 0BD0     		beq	.L15
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0F) << FMC_BTRx_CLKDIV_
 318              		.loc 1 446 5 is_stmt 1 view .LVU105
 319              		.loc 1 446 35 is_stmt 0 view .LVU106
 320 0042 4368     		ldr	r3, [r0, #4]
 321              		.loc 1 446 10 view .LVU107
 322 0044 23F47003 		bic	r3, r3, #15728640
 323              	.LVL15:
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 324              		.loc 1 447 5 is_stmt 1 view .LVU108
 325              		.loc 1 447 32 is_stmt 0 view .LVU109
 326 0048 4A69     		ldr	r2, [r1, #20]
 327              	.LVL16:
 328              		.loc 1 447 47 view .LVU110
 329 004a 013A     		subs	r2, r2, #1
 330              		.loc 1 447 10 view .LVU111
 331 004c 43EA0252 		orr	r2, r3, r2, lsl #20
 332              	.LVL17:
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 333              		.loc 1 448 5 is_stmt 1 view .LVU112
 334 0050 4368     		ldr	r3, [r0, #4]
 335 0052 23F47003 		bic	r3, r3, #15728640
 336 0056 1343     		orrs	r3, r3, r2
 337 0058 4360     		str	r3, [r0, #4]
 338              	.LVL18:
 339              	.L15:
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 15


 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 340              		.loc 1 451 3 view .LVU113
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 341              		.loc 1 452 1 is_stmt 0 view .LVU114
 342 005a 0020     		movs	r0, #0
 343              	.LVL19:
 344              		.loc 1 452 1 view .LVU115
 345 005c 30BC     		pop	{r4, r5}
 346              	.LCFI7:
 347              		.cfi_restore 5
 348              		.cfi_restore 4
 349              		.cfi_def_cfa_offset 0
 350 005e 7047     		bx	lr
 351              		.cfi_endproc
 352              	.LFE317:
 354              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 355              		.align	1
 356              		.global	FMC_NORSRAM_Extended_Timing_Init
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 360              		.fpu fpv4-sp-d16
 362              	FMC_NORSRAM_Extended_Timing_Init:
 363              	.LVL20:
 364              	.LFB318:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRA
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 365              		.loc 1 467 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 370              		.loc 1 469 3 view .LVU117
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 371              		.loc 1 472 3 view .LVU118
 372              		.loc 1 472 6 is_stmt 0 view .LVU119
 373 0000 B3F5804F 		cmp	r3, #16384
 374 0004 05D0     		beq	.L24
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 16


 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Check the parameters */
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_DATAHOLD_DURATION(Timing->DataHoldTime));
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BTRx_DATAHLD */
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BWTRx_BUSTURN)
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_BUSTURN */
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTRx
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->DataHoldTime)           << FMC_BWTRx
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BTRx_DATAHLD */
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BWTRx_BUSTURN)
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTRx
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #else
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      Timing->AccessMode));
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_BUSTURN */
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   else
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 375              		.loc 1 504 5 is_stmt 1 view .LVU120
 376              		.loc 1 504 24 is_stmt 0 view .LVU121
 377 0006 6FF07043 		mvn	r3, #-268435456
 378              	.LVL21:
 379              		.loc 1 504 24 view .LVU122
 380 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 381              		.loc 1 507 3 is_stmt 1 view .LVU123
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 382              		.loc 1 508 1 is_stmt 0 view .LVU124
 383 000e 0020     		movs	r0, #0
 384              	.LVL22:
 385              		.loc 1 508 1 view .LVU125
 386 0010 7047     		bx	lr
 387              	.LVL23:
 388              	.L24:
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 389              		.loc 1 467 1 view .LVU126
 390 0012 30B4     		push	{r4, r5}
 391              	.LCFI8:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 4, -8
 394              		.cfi_offset 5, -4
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 17


 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 395              		.loc 1 475 5 is_stmt 1 view .LVU127
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 396              		.loc 1 476 5 view .LVU128
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 397              		.loc 1 477 5 view .LVU129
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BTRx_DATAHLD)
 398              		.loc 1 478 5 view .LVU130
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BWTRx_BUSTURN */
 399              		.loc 1 483 5 view .LVU131
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 400              		.loc 1 485 5 view .LVU132
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 401              		.loc 1 486 5 view .LVU133
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 402              		.loc 1 489 5 view .LVU134
 403 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 404              	.LVL24:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 405              		.loc 1 489 5 is_stmt 0 view .LVU135
 406 0018 094C     		ldr	r4, .L25
 407 001a 1C40     		ands	r4, r4, r3
 408 001c 0B68     		ldr	r3, [r1]
 409 001e 4D68     		ldr	r5, [r1, #4]
 410 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 411 0024 8D68     		ldr	r5, [r1, #8]
 412 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 413 002a CD69     		ldr	r5, [r1, #28]
 414 002c 2B43     		orrs	r3, r3, r5
 415 002e 0969     		ldr	r1, [r1, #16]
 416              	.LVL25:
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 417              		.loc 1 489 5 view .LVU136
 418 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 419 0034 2343     		orrs	r3, r3, r4
 420 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 421              		.loc 1 507 3 is_stmt 1 view .LVU137
 422              		.loc 1 508 1 is_stmt 0 view .LVU138
 423 003a 0020     		movs	r0, #0
 424              	.LVL26:
 425              		.loc 1 508 1 view .LVU139
 426 003c 30BC     		pop	{r4, r5}
 427              	.LCFI9:
 428              		.cfi_restore 5
 429              		.cfi_restore 4
 430              		.cfi_def_cfa_offset 0
 431 003e 7047     		bx	lr
 432              	.L26:
 433              		.align	2
 434              	.L25:
 435 0040 0000F0CF 		.word	-806354944
 436              		.cfi_endproc
 437              	.LFE318:
 439              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 440              		.align	1
 441              		.global	FMC_NORSRAM_WriteOperation_Enable
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 18


 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv4-sp-d16
 447              	FMC_NORSRAM_WriteOperation_Enable:
 448              	.LVL27:
 449              	.LFB319:
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @}
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****  *  @brief   management functions
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****  *
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @verbatim
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     the FMC NORSRAM interface.
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 450              		.loc 1 535 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 455              		.loc 1 537 3 view .LVU141
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 456              		.loc 1 538 3 view .LVU142
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Enable write operation */
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 457              		.loc 1 541 3 view .LVU143
 458 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 459 0004 43F48053 		orr	r3, r3, #4096
 460 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 461              		.loc 1 543 3 view .LVU144
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 462              		.loc 1 544 1 is_stmt 0 view .LVU145
 463 000c 0020     		movs	r0, #0
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 19


 464              	.LVL28:
 465              		.loc 1 544 1 view .LVU146
 466 000e 7047     		bx	lr
 467              		.cfi_endproc
 468              	.LFE319:
 470              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 471              		.align	1
 472              		.global	FMC_NORSRAM_WriteOperation_Disable
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 476              		.fpu fpv4-sp-d16
 478              	FMC_NORSRAM_WriteOperation_Disable:
 479              	.LVL29:
 480              	.LFB320:
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 481              		.loc 1 553 1 is_stmt 1 view -0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 486              		.loc 1 555 3 view .LVU148
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 487              		.loc 1 556 3 view .LVU149
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Disable write operation */
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 488              		.loc 1 559 3 view .LVU150
 489 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 490 0004 23F48053 		bic	r3, r3, #4096
 491 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 492              		.loc 1 561 3 view .LVU151
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 493              		.loc 1 562 1 is_stmt 0 view .LVU152
 494 000c 0020     		movs	r0, #0
 495              	.LVL30:
 496              		.loc 1 562 1 view .LVU153
 497 000e 7047     		bx	lr
 498              		.cfi_endproc
 499              	.LFE320:
 501              		.section	.text.FMC_NAND_Init,"ax",%progbits
 502              		.align	1
 503              		.global	FMC_NAND_Init
 504              		.syntax unified
 505              		.thumb
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 20


 506              		.thumb_func
 507              		.fpu fpv4-sp-d16
 509              	FMC_NAND_Init:
 510              	.LVL31:
 511              	.LFB321:
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @}
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @}
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #endif /* FMC_BANK1 */
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** #if defined(FMC_BANK3)
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief    NAND Controller functions
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   @verbatim
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     to run the NAND external devices.
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****  *
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @verbatim
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This section provides functions allowing to:
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 21


 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 512              		.loc 1 625 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 517              		.loc 1 625 1 is_stmt 0 view .LVU155
 518 0000 10B4     		push	{r4}
 519              	.LCFI10:
 520              		.cfi_def_cfa_offset 4
 521              		.cfi_offset 4, -4
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 522              		.loc 1 627 3 is_stmt 1 view .LVU156
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 523              		.loc 1 628 3 view .LVU157
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 524              		.loc 1 629 3 view .LVU158
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 525              		.loc 1 630 3 view .LVU159
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 526              		.loc 1 631 3 view .LVU160
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 527              		.loc 1 632 3 view .LVU161
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 528              		.loc 1 633 3 view .LVU162
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 529              		.loc 1 634 3 view .LVU163
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 530              		.loc 1 637 3 view .LVU164
 531 0002 0368     		ldr	r3, [r0]
 532 0004 0B4A     		ldr	r2, .L31
 533 0006 1A40     		ands	r2, r2, r3
 534 0008 4B68     		ldr	r3, [r1, #4]
 535 000a 8C68     		ldr	r4, [r1, #8]
 536 000c 2343     		orrs	r3, r3, r4
 537 000e CC68     		ldr	r4, [r1, #12]
 538 0010 2343     		orrs	r3, r3, r4
 539 0012 0C69     		ldr	r4, [r1, #16]
 540 0014 2343     		orrs	r3, r3, r4
 541 0016 4C69     		ldr	r4, [r1, #20]
 542 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 543 001c 8969     		ldr	r1, [r1, #24]
 544              	.LVL32:
 545              		.loc 1 637 3 is_stmt 0 view .LVU165
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 22


 546 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 547 0022 1343     		orrs	r3, r3, r2
 548 0024 43F00803 		orr	r3, r3, #8
 549 0028 0360     		str	r3, [r0]
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            Init->EccComputation                         |
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 550              		.loc 1 645 3 is_stmt 1 view .LVU166
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 551              		.loc 1 646 1 is_stmt 0 view .LVU167
 552 002a 0020     		movs	r0, #0
 553              	.LVL33:
 554              		.loc 1 646 1 view .LVU168
 555 002c 5DF8044B 		ldr	r4, [sp], #4
 556              	.LCFI11:
 557              		.cfi_restore 4
 558              		.cfi_def_cfa_offset 0
 559 0030 7047     		bx	lr
 560              	.L32:
 561 0032 00BF     		.align	2
 562              	.L31:
 563 0034 8101F0FF 		.word	-1048191
 564              		.cfi_endproc
 565              	.LFE321:
 567              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 568              		.align	1
 569              		.global	FMC_NAND_CommonSpace_Timing_Init
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv4-sp-d16
 575              	FMC_NAND_CommonSpace_Timing_Init:
 576              	.LVL34:
 577              	.LFB322:
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 578              		.loc 1 657 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 23


 583              		.loc 1 659 3 view .LVU170
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 584              		.loc 1 660 3 view .LVU171
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 585              		.loc 1 661 3 view .LVU172
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 586              		.loc 1 662 3 view .LVU173
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 587              		.loc 1 663 3 view .LVU174
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 588              		.loc 1 664 3 view .LVU175
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 589              		.loc 1 667 3 view .LVU176
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 590              		.loc 1 670 3 view .LVU177
 591 0000 8368     		ldr	r3, [r0, #8]
 592 0002 0B68     		ldr	r3, [r1]
 593 0004 4A68     		ldr	r2, [r1, #4]
 594              	.LVL35:
 595              		.loc 1 670 3 is_stmt 0 view .LVU178
 596 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 597 000a 8A68     		ldr	r2, [r1, #8]
 598 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 599 0010 CA68     		ldr	r2, [r1, #12]
 600 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 601 0016 8360     		str	r3, [r0, #8]
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ_Pos)));
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 602              		.loc 1 675 3 is_stmt 1 view .LVU179
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 603              		.loc 1 676 1 is_stmt 0 view .LVU180
 604 0018 0020     		movs	r0, #0
 605              	.LVL36:
 606              		.loc 1 676 1 view .LVU181
 607 001a 7047     		bx	lr
 608              		.cfi_endproc
 609              	.LFE322:
 611              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 612              		.align	1
 613              		.global	FMC_NAND_AttributeSpace_Timing_Init
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu fpv4-sp-d16
 619              	FMC_NAND_AttributeSpace_Timing_Init:
 620              	.LVL37:
 621              	.LFB323:
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 24


 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 622              		.loc 1 687 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 627              		.loc 1 689 3 view .LVU183
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 628              		.loc 1 690 3 view .LVU184
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 629              		.loc 1 691 3 view .LVU185
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 630              		.loc 1 692 3 view .LVU186
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 631              		.loc 1 693 3 view .LVU187
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 632              		.loc 1 694 3 view .LVU188
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 633              		.loc 1 697 3 view .LVU189
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 634              		.loc 1 700 3 view .LVU190
 635 0000 C368     		ldr	r3, [r0, #12]
 636 0002 0B68     		ldr	r3, [r1]
 637 0004 4A68     		ldr	r2, [r1, #4]
 638              	.LVL38:
 639              		.loc 1 700 3 is_stmt 0 view .LVU191
 640 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 641 000a 8A68     		ldr	r2, [r1, #8]
 642 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 643 0010 CA68     		ldr	r2, [r1, #12]
 644 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 645 0016 C360     		str	r3, [r0, #12]
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos)));
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 646              		.loc 1 705 3 is_stmt 1 view .LVU192
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 647              		.loc 1 706 1 is_stmt 0 view .LVU193
 648 0018 0020     		movs	r0, #0
 649              	.LVL39:
 650              		.loc 1 706 1 view .LVU194
 651 001a 7047     		bx	lr
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 25


 652              		.cfi_endproc
 653              	.LFE323:
 655              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 656              		.align	1
 657              		.global	FMC_NAND_DeInit
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 661              		.fpu fpv4-sp-d16
 663              	FMC_NAND_DeInit:
 664              	.LVL40:
 665              	.LFB324:
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 666              		.loc 1 715 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 671              		.loc 1 717 3 view .LVU196
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 672              		.loc 1 718 3 view .LVU197
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Disable the NAND Bank */
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 673              		.loc 1 721 3 view .LVU198
 674 0000 0368     		ldr	r3, [r0]
 675 0002 23F00403 		bic	r3, r3, #4
 676 0006 0360     		str	r3, [r0]
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 677              		.loc 1 725 3 view .LVU199
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 678              		.loc 1 728 3 view .LVU200
 679 0008 1823     		movs	r3, #24
 680 000a 0360     		str	r3, [r0]
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 681              		.loc 1 729 3 view .LVU201
 682 000c 4023     		movs	r3, #64
 683 000e 4360     		str	r3, [r0, #4]
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 684              		.loc 1 730 3 view .LVU202
 685 0010 4FF0FC33 		mov	r3, #-50529028
 686 0014 8360     		str	r3, [r0, #8]
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 26


 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 687              		.loc 1 731 3 view .LVU203
 688 0016 C360     		str	r3, [r0, #12]
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 689              		.loc 1 733 3 view .LVU204
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 690              		.loc 1 734 1 is_stmt 0 view .LVU205
 691 0018 0020     		movs	r0, #0
 692              	.LVL41:
 693              		.loc 1 734 1 view .LVU206
 694 001a 7047     		bx	lr
 695              		.cfi_endproc
 696              	.LFE324:
 698              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 699              		.align	1
 700              		.global	FMC_NAND_ECC_Enable
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	FMC_NAND_ECC_Enable:
 707              	.LVL42:
 708              	.LFB325:
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @}
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *  @brief   management functions
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @verbatim
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   ==============================================================================
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   [..]
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     the FMC NAND interface.
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** @endverbatim
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @{
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 709              		.loc 1 763 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 27


 713              		@ link register save eliminated.
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 714              		.loc 1 765 3 view .LVU208
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 715              		.loc 1 766 3 view .LVU209
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Enable ECC feature */
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 716              		.loc 1 770 3 view .LVU210
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 717              		.loc 1 772 3 view .LVU211
 718 0000 0368     		ldr	r3, [r0]
 719 0002 43F04003 		orr	r3, r3, #64
 720 0006 0360     		str	r3, [r0]
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 721              		.loc 1 774 3 view .LVU212
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 722              		.loc 1 775 1 is_stmt 0 view .LVU213
 723 0008 0020     		movs	r0, #0
 724              	.LVL43:
 725              		.loc 1 775 1 view .LVU214
 726 000a 7047     		bx	lr
 727              		.cfi_endproc
 728              	.LFE325:
 730              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 731              		.align	1
 732              		.global	FMC_NAND_ECC_Disable
 733              		.syntax unified
 734              		.thumb
 735              		.thumb_func
 736              		.fpu fpv4-sp-d16
 738              	FMC_NAND_ECC_Disable:
 739              	.LVL44:
 740              	.LFB326:
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 741              		.loc 1 785 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 746              		.loc 1 787 3 view .LVU216
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 28


 747              		.loc 1 788 3 view .LVU217
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Disable ECC feature */
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 748              		.loc 1 792 3 view .LVU218
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 749              		.loc 1 794 3 view .LVU219
 750 0000 0368     		ldr	r3, [r0]
 751 0002 23F04003 		bic	r3, r3, #64
 752 0006 0360     		str	r3, [r0]
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 753              		.loc 1 796 3 view .LVU220
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 754              		.loc 1 797 1 is_stmt 0 view .LVU221
 755 0008 0020     		movs	r0, #0
 756              	.LVL45:
 757              		.loc 1 797 1 view .LVU222
 758 000a 7047     		bx	lr
 759              		.cfi_endproc
 760              	.LFE326:
 762              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 763              		.align	1
 764              		.global	FMC_NAND_GetECC
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	FMC_NAND_GetECC:
 771              	.LVL46:
 772              	.LFB327:
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** /**
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   * @retval HAL status
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   */
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** {
 773              		.loc 1 808 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		.loc 1 808 1 is_stmt 0 view .LVU224
 778 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 779              	.LCFI12:
 780              		.cfi_def_cfa_offset 24
 781              		.cfi_offset 3, -24
 782              		.cfi_offset 4, -20
 783              		.cfi_offset 5, -16
 784              		.cfi_offset 6, -12
 785              		.cfi_offset 7, -8
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 29


 786              		.cfi_offset 14, -4
 787 0002 0446     		mov	r4, r0
 788 0004 0E46     		mov	r6, r1
 789 0006 1D46     		mov	r5, r3
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   uint32_t tickstart;
 790              		.loc 1 809 3 is_stmt 1 view .LVU225
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Check the parameters */
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 791              		.loc 1 812 3 view .LVU226
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 792              		.loc 1 813 3 view .LVU227
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Get tick */
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 793              		.loc 1 816 3 view .LVU228
 794              		.loc 1 816 15 is_stmt 0 view .LVU229
 795 0008 FFF7FEFF 		bl	HAL_GetTick
 796              	.LVL47:
 797              		.loc 1 816 15 view .LVU230
 798 000c 0746     		mov	r7, r0
 799              	.LVL48:
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 800              		.loc 1 819 3 is_stmt 1 view .LVU231
 801              	.L40:
 802              		.loc 1 819 9 view .LVU232
 803              		.loc 1 819 10 is_stmt 0 view .LVU233
 804 000e 6268     		ldr	r2, [r4, #4]
 805              		.loc 1 819 9 view .LVU234
 806 0010 12F0400F 		tst	r2, #64
 807 0014 0BD1     		bne	.L46
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   {
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     /* Check for the Timeout */
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 808              		.loc 1 822 5 is_stmt 1 view .LVU235
 809              		.loc 1 822 8 is_stmt 0 view .LVU236
 810 0016 B5F1FF3F 		cmp	r5, #-1
 811 001a F8D0     		beq	.L40
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     {
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 812              		.loc 1 824 7 is_stmt 1 view .LVU237
 813              		.loc 1 824 13 is_stmt 0 view .LVU238
 814 001c FFF7FEFF 		bl	HAL_GetTick
 815              	.LVL49:
 816              		.loc 1 824 27 view .LVU239
 817 0020 C01B     		subs	r0, r0, r7
 818              		.loc 1 824 10 view .LVU240
 819 0022 A842     		cmp	r0, r5
 820 0024 07D8     		bhi	.L43
 821              		.loc 1 824 51 discriminator 1 view .LVU241
 822 0026 002D     		cmp	r5, #0
 823 0028 F1D1     		bne	.L40
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       {
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 824              		.loc 1 826 16 view .LVU242
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 30


 825 002a 0320     		movs	r0, #3
 826 002c 02E0     		b	.L41
 827              	.L46:
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       }
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****     }
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   }
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   UNUSED(Bank);
 828              		.loc 1 832 3 is_stmt 1 view .LVU243
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   /* Get the ECCR register value */
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 829              		.loc 1 835 3 view .LVU244
 830              		.loc 1 835 29 is_stmt 0 view .LVU245
 831 002e 6369     		ldr	r3, [r4, #20]
 832              		.loc 1 835 11 view .LVU246
 833 0030 3360     		str	r3, [r6]
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** 
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****   return HAL_OK;
 834              		.loc 1 837 3 is_stmt 1 view .LVU247
 835              		.loc 1 837 10 is_stmt 0 view .LVU248
 836 0032 0020     		movs	r0, #0
 837              	.L41:
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c **** }
 838              		.loc 1 838 1 view .LVU249
 839 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 840              	.LVL50:
 841              	.L43:
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_ll_fmc.c ****       }
 842              		.loc 1 826 16 view .LVU250
 843 0036 0320     		movs	r0, #3
 844 0038 FCE7     		b	.L41
 845              		.cfi_endproc
 846              	.LFE327:
 848              		.text
 849              	.Letext0:
 850              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 851              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 852              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 853              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 854              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l475xx.h"
 855              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 856              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 857              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 858              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_fmc.h"
 859              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  C:\cygwin64\tmp\ccn61iBa.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_ll_fmc.c
C:\cygwin64\tmp\ccn61iBa.s:18     .text.FMC_NORSRAM_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:26     .text.FMC_NORSRAM_Init:00000000 FMC_NORSRAM_Init
C:\cygwin64\tmp\ccn61iBa.s:185    .text.FMC_NORSRAM_Init:00000080 $d
C:\cygwin64\tmp\ccn61iBa.s:190    .text.FMC_NORSRAM_DeInit:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:197    .text.FMC_NORSRAM_DeInit:00000000 FMC_NORSRAM_DeInit
C:\cygwin64\tmp\ccn61iBa.s:258    .text.FMC_NORSRAM_Timing_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:265    .text.FMC_NORSRAM_Timing_Init:00000000 FMC_NORSRAM_Timing_Init
C:\cygwin64\tmp\ccn61iBa.s:355    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:362    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 FMC_NORSRAM_Extended_Timing_Init
C:\cygwin64\tmp\ccn61iBa.s:435    .text.FMC_NORSRAM_Extended_Timing_Init:00000040 $d
C:\cygwin64\tmp\ccn61iBa.s:440    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:447    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 FMC_NORSRAM_WriteOperation_Enable
C:\cygwin64\tmp\ccn61iBa.s:471    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:478    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 FMC_NORSRAM_WriteOperation_Disable
C:\cygwin64\tmp\ccn61iBa.s:502    .text.FMC_NAND_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:509    .text.FMC_NAND_Init:00000000 FMC_NAND_Init
C:\cygwin64\tmp\ccn61iBa.s:563    .text.FMC_NAND_Init:00000034 $d
C:\cygwin64\tmp\ccn61iBa.s:568    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:575    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 FMC_NAND_CommonSpace_Timing_Init
C:\cygwin64\tmp\ccn61iBa.s:612    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:619    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 FMC_NAND_AttributeSpace_Timing_Init
C:\cygwin64\tmp\ccn61iBa.s:656    .text.FMC_NAND_DeInit:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:663    .text.FMC_NAND_DeInit:00000000 FMC_NAND_DeInit
C:\cygwin64\tmp\ccn61iBa.s:699    .text.FMC_NAND_ECC_Enable:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:706    .text.FMC_NAND_ECC_Enable:00000000 FMC_NAND_ECC_Enable
C:\cygwin64\tmp\ccn61iBa.s:731    .text.FMC_NAND_ECC_Disable:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:738    .text.FMC_NAND_ECC_Disable:00000000 FMC_NAND_ECC_Disable
C:\cygwin64\tmp\ccn61iBa.s:763    .text.FMC_NAND_GetECC:00000000 $t
C:\cygwin64\tmp\ccn61iBa.s:770    .text.FMC_NAND_GetECC:00000000 FMC_NAND_GetECC

UNDEFINED SYMBOLS
HAL_GetTick
