

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 26 01:35:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.634 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309         |dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329       |relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352       |dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375     |relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388       |dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        |call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401     |relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413  |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     250|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      819|   14221|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      36|    -|
|Register             |        -|     -|      811|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|     1630|   14507|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                     |                               Module                              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309         |dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s    |        0|   3|  458|  6377|    0|
    |grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352       |dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s  |        0|   0|  260|  3531|    0|
    |call_ret6_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s_fu_413  |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_14_7_5_3_0_config18_s   |        0|   0|    0|  1099|    0|
    |grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388       |dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s  |        0|   0|  101|  2121|    0|
    |call_ret5_relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_401     |relu_ap_fixed_13_11_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s      |        0|   0|    0|   224|    0|
    |call_ret3_relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_375     |relu_ap_fixed_13_11_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s      |        0|   0|    0|   261|    0|
    |call_ret_relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s_fu_329       |relu_ap_fixed_13_8_5_3_0_ap_ufixed_12_7_5_3_0_ReLU_config6_s       |        0|   0|    0|   608|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                              |                                                                   |        0|   3|  819| 14221|    0|
    +-----------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                      Variable Name                                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_447_p2                                                                      |         +|   0|  0|  16|           9|           9|
    |add_ln31_fu_484_p2                                                                      |         +|   0|  0|  16|           9|           9|
    |add_ln32_fu_521_p2                                                                      |         +|   0|  0|  17|          10|          10|
    |add_ln33_fu_558_p2                                                                      |         +|   0|  0|  17|          10|          10|
    |add_ln34_fu_595_p2                                                                      |         +|   0|  0|  17|          10|          10|
    |add_ln35_fu_632_p2                                                                      |         +|   0|  0|  17|          10|          10|
    |add_ln36_fu_669_p2                                                                      |         +|   0|  0|  14|           7|           7|
    |add_ln37_fu_706_p2                                                                      |         +|   0|  0|  13|           6|           6|
    |add_ln38_fu_743_p2                                                                      |         +|   0|  0|  13|           6|           6|
    |add_ln39_fu_780_p2                                                                      |         +|   0|  0|  14|           7|           7|
    |add_ln40_fu_817_p2                                                                      |         +|   0|  0|  13|           6|           6|
    |add_ln41_fu_854_p2                                                                      |         +|   0|  0|  13|           6|           6|
    |add_ln42_fu_891_p2                                                                      |         +|   0|  0|  14|           7|           7|
    |add_ln43_fu_928_p2                                                                      |         +|   0|  0|  12|           5|           5|
    |add_ln45_fu_994_p2                                                                      |         +|   0|  0|  15|           8|           8|
    |grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_13_8_5_3_0_config3_s_fu_309_data_14_val  |         +|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001                                                               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp168                                               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp206                                               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp90                                                |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                   |          |   0|  0| 250|         133|         134|
    +----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |input_11_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_11_ap_vld_preg    |   9|          2|    1|          2|
    |input_11_blk_n          |   9|          2|    1|          2|
    |input_11_in_sig         |   9|          2|  208|        416|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|  211|        422|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                            Name                                           |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                                    |    1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_12_7_5_3_0_ap_fixed_13_11_5_3_0_config8_s_fu_352_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_13_11_5_3_0_config13_s_fu_388_ap_start_reg  |    1|   0|    1|          0|
    |input_11_ap_vld_preg                                                                       |    1|   0|    1|          0|
    |input_11_preg                                                                              |  208|   0|  208|          0|
    |layer12_out_5_reg_2170                                                                     |    7|   0|    7|          0|
    |layer13_out_1_reg_2195                                                                     |   13|   0|   13|          0|
    |layer13_out_2_reg_2200                                                                     |   13|   0|   13|          0|
    |layer13_out_3_reg_2205                                                                     |   13|   0|   13|          0|
    |layer13_out_4_reg_2210                                                                     |   13|   0|   13|          0|
    |layer13_out_5_reg_2215                                                                     |   13|   0|   13|          0|
    |layer13_out_6_reg_2220                                                                     |   13|   0|   13|          0|
    |layer13_out_7_reg_2225                                                                     |   13|   0|   13|          0|
    |layer13_out_reg_2190                                                                       |   13|   0|   13|          0|
    |layer16_out_8_reg_2230                                                                     |    8|   0|    8|          0|
    |layer17_out_1_reg_2240                                                                     |    7|   0|    7|          0|
    |layer17_out_2_reg_2245                                                                     |    6|   0|    6|          0|
    |layer17_out_3_reg_2250                                                                     |    7|   0|    7|          0|
    |layer17_out_4_reg_2255                                                                     |    6|   0|    6|          0|
    |layer17_out_5_reg_2260                                                                     |    6|   0|    6|          0|
    |layer3_out_10_reg_2010                                                                     |   13|   0|   13|          0|
    |layer3_out_11_reg_2015                                                                     |   13|   0|   13|          0|
    |layer3_out_12_reg_2020                                                                     |   13|   0|   13|          0|
    |layer3_out_13_reg_2025                                                                     |   13|   0|   13|          0|
    |layer3_out_14_reg_2030                                                                     |   13|   0|   13|          0|
    |layer3_out_15_reg_2035                                                                     |   13|   0|   13|          0|
    |layer3_out_16_reg_2040                                                                     |   13|   0|   13|          0|
    |layer3_out_17_reg_2045                                                                     |   13|   0|   13|          0|
    |layer3_out_18_reg_2005                                                                     |   13|   0|   13|          0|
    |layer3_out_1_reg_1960                                                                      |   13|   0|   13|          0|
    |layer3_out_2_reg_1965                                                                      |   13|   0|   13|          0|
    |layer3_out_3_reg_1970                                                                      |   13|   0|   13|          0|
    |layer3_out_4_reg_1975                                                                      |   13|   0|   13|          0|
    |layer3_out_5_reg_1980                                                                      |   13|   0|   13|          0|
    |layer3_out_6_reg_1985                                                                      |   13|   0|   13|          0|
    |layer3_out_7_reg_1990                                                                      |   13|   0|   13|          0|
    |layer3_out_8_reg_1995                                                                      |   13|   0|   13|          0|
    |layer3_out_9_reg_2000                                                                      |   13|   0|   13|          0|
    |layer3_out_reg_1955                                                                        |   13|   0|   13|          0|
    |layer7_out_17_reg_2095                                                                     |    9|   0|    9|          0|
    |tmp_15_reg_2055                                                                            |    9|   0|    9|          0|
    |tmp_16_reg_2060                                                                            |    5|   0|    5|          0|
    |tmp_17_reg_2065                                                                            |    5|   0|    5|          0|
    |tmp_18_reg_2070                                                                            |    8|   0|    8|          0|
    |tmp_19_reg_2075                                                                            |    4|   0|    4|          0|
    |tmp_20_reg_2080                                                                            |    9|   0|    9|          0|
    |tmp_21_reg_2085                                                                            |    7|   0|    7|          0|
    |tmp_22_reg_2090                                                                            |    8|   0|    8|          0|
    |tmp_23_reg_2100                                                                            |    6|   0|    6|          0|
    |tmp_24_reg_2105                                                                            |    6|   0|    6|          0|
    |tmp_25_reg_2110                                                                            |    8|   0|    8|          0|
    |tmp_26_reg_2115                                                                            |    4|   0|    4|          0|
    |tmp_27_reg_2120                                                                            |   11|   0|   11|          0|
    |tmp_28_reg_2125                                                                            |    6|   0|    6|          0|
    |tmp_29_reg_2130                                                                            |    5|   0|    5|          0|
    |tmp_30_reg_2135                                                                            |    6|   0|    6|          0|
    |tmp_31_reg_2140                                                                            |    6|   0|    6|          0|
    |tmp_32_reg_2145                                                                            |    8|   0|    8|          0|
    |tmp_33_reg_2150                                                                            |    7|   0|    7|          0|
    |tmp_34_reg_2155                                                                            |    7|   0|    7|          0|
    |tmp_35_reg_2160                                                                            |    5|   0|    5|          0|
    |tmp_36_reg_2165                                                                            |    6|   0|    6|          0|
    |tmp_37_reg_2175                                                                            |    8|   0|    8|          0|
    |tmp_38_reg_2180                                                                            |    6|   0|    6|          0|
    |tmp_39_reg_2185                                                                            |    5|   0|    5|          0|
    |tmp_40_reg_2235                                                                            |    7|   0|    7|          0|
    |tmp_41_reg_2265                                                                            |    7|   0|    7|          0|
    |tmp_s_reg_2050                                                                             |    5|   0|    5|          0|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                      |  811|   0|  811|          0|
    +-------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|input_11_ap_vld       |   in|    1|      ap_vld|       input_11|       pointer|
|input_11              |   in|  208|      ap_vld|       input_11|       pointer|
|layer20_out_0         |  out|   14|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_0_ap_vld  |  out|    1|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_1         |  out|   14|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_1_ap_vld  |  out|    1|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_2         |  out|   14|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_2_ap_vld  |  out|    1|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_3         |  out|   14|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_3_ap_vld  |  out|    1|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_4         |  out|   14|      ap_vld|  layer20_out_4|       pointer|
|layer20_out_4_ap_vld  |  out|    1|      ap_vld|  layer20_out_4|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

