# SRAM Read/Write Controller

## Project Description
This project implements an SRAM read/write controller on an FPGA using Xilinx Memory IP. 
It includes a finite state machine (FSM) to control timing and signals for reliable SRAM access.
The design was verified on-board through debugging 7 LEDs.



