INFO: [VRFC 10-163] Analyzing VHDL file "D:/ASDI/Rifai_es/tesina/dicembre19_2024/dicembre19_2024.srcs/sim_1/new/test_bench_system_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_system_B'
