

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Tue Apr 24 19:23:48 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        test_conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1292265|  1292265|  1292265|  1292265|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1292264|  1292264|    161533|          -|          -|     8|    no    |
        | + Loop 1.1              |   161530|   161530|      5570|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |     5568|     5568|       192|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      184|      184|        46|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    311|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        3|      -|      32|      4|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     369|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      5|     815|   1480|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |nnet_fadd_32ns_32dEe_U1  |nnet_fadd_32ns_32dEe  |        0|      2|  205|  390|
    |nnet_fcmp_32ns_32fYi_U3  |nnet_fcmp_32ns_32fYi  |        0|      0|   66|  239|
    |nnet_fmul_32ns_32eOg_U2  |nnet_fmul_32ns_32eOg  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer1_bias_U       |conv_layer1_conv_bkb  |        0|  32|   4|     8|   32|     1|          256|
    |conv_layer1_weights_s_U  |conv_layer1_conv_cud  |        1|   0|   0|   128|   32|     1|         4096|
    |image_0_U                |conv_layer1_image_0   |        2|   0|   0|  1024|   32|     1|        32768|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                      |        3|  32|   4|  1160|   96|     3|        37120|
    +-------------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_offset_2_fu_345_p2  |     +    |      0|  0|  12|           3|           1|
    |filter_2_fu_225_p2      |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_256_p2           |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_268_p2           |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_244_p2      |     +    |      0|  0|  17|          10|           5|
    |row_offset_2_fu_284_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_29_fu_290_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_32_fu_351_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_68_fu_330_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_72_fu_373_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_73_fu_386_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_s_fu_312_p2         |     +    |      0|  0|  17|          10|          10|
    |tmp_50_fu_431_p2        |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_339_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_278_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_262_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond4_fu_250_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond5_fu_219_p2     |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_413_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_419_p2        |   icmp   |      0|  0|  18|          23|           1|
    |tmp_48_fu_425_p2        |    or    |      0|  0|   8|           1|           1|
    |a_assign_7_fu_437_p3    |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 311|         133|         115|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  113|         24|    1|         24|
    |col_offset_reg_193  |    9|          2|    3|          6|
    |filter_reg_110      |    9|          2|    4|          8|
    |grp_fu_204_p0       |   15|          3|   32|         96|
    |grp_fu_204_p1       |   15|          3|   32|         96|
    |i_reg_122           |    9|          2|    5|         10|
    |j_reg_146           |    9|          2|    5|         10|
    |phi_mul_reg_134     |    9|          2|   10|         20|
    |row_offset_reg_170  |    9|          2|    3|          6|
    |sum_1_reg_181       |    9|          2|   32|         64|
    |sum_reg_158         |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  215|         46|  159|        404|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_assign_7_reg_565             |  32|   0|   32|          0|
    |a_assign_reg_558               |  32|   0|   32|          0|
    |ap_CS_fsm                      |  23|   0|   23|          0|
    |col_offset_2_reg_523           |   3|   0|    3|          0|
    |col_offset_reg_193             |   3|   0|    3|          0|
    |conv_layer1_bias_loa_reg_471   |  32|   0|   32|          0|
    |conv_layer1_weights_1_reg_543  |  32|   0|   32|          0|
    |filter_2_reg_451               |   4|   0|    4|          0|
    |filter_reg_110                 |   4|   0|    4|          0|
    |i_6_reg_484                    |   5|   0|    5|          0|
    |i_reg_122                      |   5|   0|    5|          0|
    |image_0_load_reg_538           |  32|   0|   32|          0|
    |j_6_reg_492                    |   5|   0|    5|          0|
    |j_reg_146                      |   5|   0|    5|          0|
    |next_mul_reg_476               |  10|   0|   10|          0|
    |phi_mul_reg_134                |  10|   0|   10|          0|
    |row_offset_2_reg_500           |   3|   0|    3|          0|
    |row_offset_reg_170             |   3|   0|    3|          0|
    |sum_1_reg_181                  |  32|   0|   32|          0|
    |sum_reg_158                    |  32|   0|   32|          0|
    |tmp_103_cast_reg_510           |   3|   0|    6|          3|
    |tmp_29_reg_505                 |   5|   0|    5|          0|
    |tmp_35_reg_548                 |  32|   0|   32|          0|
    |tmp_68_reg_515                 |  14|   0|   14|          0|
    |tmp_cast1_reg_461              |   4|   0|    9|          5|
    |tmp_cast_reg_466               |   4|   0|   14|         10|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 369|   0|  387|         18|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond4)
	2  / (exitcond4)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	18  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / (!exitcond1)
	6  / (exitcond1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	7  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [test_conv2d/solution1/conv.c:22]

 <State 2> : 3.25ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%filter = phi i4 [ 0, %0 ], [ %filter_2, %.loopexit.loopexit ]"
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%exitcond5 = icmp eq i4 %filter, -8" [test_conv2d/solution1/conv.c:22]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%filter_2 = add i4 %filter, 1" [test_conv2d/solution1/conv.c:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %2, label %.preheader9.preheader" [test_conv2d/solution1/conv.c:22]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = zext i4 %filter to i64" [test_conv2d/solution1/conv.c:34]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%conv_layer1_bias_add = getelementptr inbounds [8 x float]* @conv_layer1_bias, i64 0, i64 %tmp" [test_conv2d/solution1/conv.c:35]
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%conv_layer1_bias_loa = load float* %conv_layer1_bias_add, align 4" [test_conv2d/solution1/conv.c:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [test_conv2d/solution1/conv.c:38]

 <State 3> : 3.25ns
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i4 %filter to i9" [test_conv2d/solution1/conv.c:35]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %filter to i14" [test_conv2d/solution1/conv.c:35]
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%conv_layer1_bias_loa = load float* %conv_layer1_bias_add, align 4" [test_conv2d/solution1/conv.c:35]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader9" [test_conv2d/solution1/conv.c:25]

 <State 4> : 1.96ns
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %.preheader9.preheader ], [ %i_6, %.preheader9.loopexit ]"
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %.preheader9.preheader ], [ %next_mul, %.preheader9.loopexit ]"
ST_4 : Operation 40 [1/1] (1.95ns)   --->   "%next_mul = add i10 %phi_mul, 29"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %i, -3" [test_conv2d/solution1/conv.c:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"
ST_4 : Operation 43 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i, 1" [test_conv2d/solution1/conv.c:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader" [test_conv2d/solution1/conv.c:25]
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader8" [test_conv2d/solution1/conv.c:26]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 5> : 1.78ns
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_6, %1 ], [ 0, %.preheader8.preheader ]"
ST_5 : Operation 48 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %j, -3" [test_conv2d/solution1/conv.c:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"
ST_5 : Operation 50 [1/1] (1.78ns)   --->   "%j_6 = add i5 %j, 1" [test_conv2d/solution1/conv.c:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader" [test_conv2d/solution1/conv.c:26]
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader7" [test_conv2d/solution1/conv.c:30]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader9"

 <State 6> : 7.26ns
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%sum = phi float [ %sum_1, %.preheader7.loopexit ], [ 0.000000e+00, %.preheader7.preheader ]" [test_conv2d/solution1/conv.c:34]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%row_offset = phi i3 [ %row_offset_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%row_offset_cast4 = zext i3 %row_offset to i5" [test_conv2d/solution1/conv.c:30]
ST_6 : Operation 57 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %row_offset, -4" [test_conv2d/solution1/conv.c:30]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_6 : Operation 59 [1/1] (1.65ns)   --->   "%row_offset_2 = add i3 %row_offset, 1" [test_conv2d/solution1/conv.c:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %1, label %.preheader6.preheader" [test_conv2d/solution1/conv.c:30]
ST_6 : Operation 61 [1/1] (1.78ns)   --->   "%tmp_29 = add i5 %i, %row_offset_cast4" [test_conv2d/solution1/conv.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_69 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_offset, i2 0)" [test_conv2d/solution1/conv.c:30]
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_103_cast = zext i5 %tmp_69 to i6" [test_conv2d/solution1/conv.c:32]
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader6" [test_conv2d/solution1/conv.c:32]
ST_6 : Operation 65 [5/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer1_bias_loa" [test_conv2d/solution1/conv.c:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i5 %j to i10" [test_conv2d/solution1/conv.c:35]
ST_6 : Operation 67 [1/1] (1.95ns)   --->   "%tmp_s = add i10 %tmp_28_cast, %phi_mul" [test_conv2d/solution1/conv.c:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_54 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_s, i3 0)" [test_conv2d/solution1/conv.c:35]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i13 %tmp_54 to i14" [test_conv2d/solution1/conv.c:35]
ST_6 : Operation 70 [1/1] (2.01ns)   --->   "%tmp_68 = add i14 %tmp_cast, %tmp_100_cast" [test_conv2d/solution1/conv.c:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.97ns
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_4, %.preheader.preheader ], [ %sum, %.preheader6.preheader ]" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%col_offset = phi i3 [ %col_offset_2, %.preheader.preheader ], [ 0, %.preheader6.preheader ]"
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%col_offset_cast2 = zext i3 %col_offset to i5" [test_conv2d/solution1/conv.c:32]
ST_7 : Operation 74 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %col_offset, -4" [test_conv2d/solution1/conv.c:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_7 : Operation 76 [1/1] (1.65ns)   --->   "%col_offset_2 = add i3 %col_offset, 1" [test_conv2d/solution1/conv.c:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader7.loopexit, label %.preheader.preheader" [test_conv2d/solution1/conv.c:32]
ST_7 : Operation 78 [1/1] (1.78ns)   --->   "%tmp_32 = add i5 %col_offset_cast2, %j" [test_conv2d/solution1/conv.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_29, i5 %tmp_32)" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_71 = zext i10 %tmp_70 to i64" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%image_0_addr = getelementptr [1024 x float]* @image_0, i64 0, i64 %tmp_71" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i3 %col_offset to i6" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 83 [1/1] (1.78ns)   --->   "%tmp_72 = add i6 %tmp_103_cast, %tmp_34_cast" [test_conv2d/solution1/conv.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_108_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_72, i3 0)" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 85 [1/1] (1.93ns)   --->   "%tmp_73 = add i9 %tmp_108_cast, %tmp_cast1" [test_conv2d/solution1/conv.c:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i9 %tmp_73 to i64" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%conv_layer1_weights_s = getelementptr [128 x float]* @conv_layer1_weights_s, i64 0, i64 %tmp_109_cast" [test_conv2d/solution1/conv.c:34]
ST_7 : Operation 88 [2/2] (3.25ns)   --->   "%image_0_load = load float* %image_0_addr, align 4" [test_conv2d/solution1/conv.c:34]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_7 : Operation 89 [2/2] (3.25ns)   --->   "%conv_layer1_weights_1 = load float* %conv_layer1_weights_s, align 4" [test_conv2d/solution1/conv.c:34]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader7"

 <State 8> : 3.25ns
ST_8 : Operation 91 [1/2] (3.25ns)   --->   "%image_0_load = load float* %image_0_addr, align 4" [test_conv2d/solution1/conv.c:34]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_8 : Operation 92 [1/2] (3.25ns)   --->   "%conv_layer1_weights_1 = load float* %conv_layer1_weights_s, align 4" [test_conv2d/solution1/conv.c:34]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

 <State 9> : 5.70ns
ST_9 : Operation 93 [4/4] (5.70ns)   --->   "%tmp_35 = fmul float %image_0_load, %conv_layer1_weights_1" [test_conv2d/solution1/conv.c:34]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 5.70ns
ST_10 : Operation 94 [3/4] (5.70ns)   --->   "%tmp_35 = fmul float %image_0_load, %conv_layer1_weights_1" [test_conv2d/solution1/conv.c:34]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.70ns
ST_11 : Operation 95 [2/4] (5.70ns)   --->   "%tmp_35 = fmul float %image_0_load, %conv_layer1_weights_1" [test_conv2d/solution1/conv.c:34]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.70ns
ST_12 : Operation 96 [1/4] (5.70ns)   --->   "%tmp_35 = fmul float %image_0_load, %conv_layer1_weights_1" [test_conv2d/solution1/conv.c:34]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 97 [5/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_1, %tmp_35" [test_conv2d/solution1/conv.c:34]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 98 [4/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_1, %tmp_35" [test_conv2d/solution1/conv.c:34]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 99 [3/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_1, %tmp_35" [test_conv2d/solution1/conv.c:34]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 100 [2/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_1, %tmp_35" [test_conv2d/solution1/conv.c:34]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 101 [1/5] (7.25ns)   --->   "%sum_4 = fadd float %sum_1, %tmp_35" [test_conv2d/solution1/conv.c:34]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader6" [test_conv2d/solution1/conv.c:32]

 <State 18> : 7.26ns
ST_18 : Operation 103 [4/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer1_bias_loa" [test_conv2d/solution1/conv.c:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 7.26ns
ST_19 : Operation 104 [3/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer1_bias_loa" [test_conv2d/solution1/conv.c:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.26ns
ST_20 : Operation 105 [2/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer1_bias_loa" [test_conv2d/solution1/conv.c:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 106 [1/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer1_bias_loa" [test_conv2d/solution1/conv.c:35]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 8.16ns
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [test_conv2d/solution1/conv.c:35]
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [test_conv2d/solution1/conv.c:35]
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i32 %a_assign_to_int to i23" [test_conv2d/solution1/conv.c:35]
ST_22 : Operation 110 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_46, -1" [test_conv2d/solution1/conv.c:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 111 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_53, 0" [test_conv2d/solution1/conv.c:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node a_assign_7)   --->   "%tmp_48 = or i1 %notrhs, %notlhs" [test_conv2d/solution1/conv.c:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 113 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %a_assign, 0.000000e+00" [test_conv2d/solution1/conv.c:7->test_conv2d/solution1/conv.c:35]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node a_assign_7)   --->   "%tmp_50 = and i1 %tmp_48, %tmp_49" [test_conv2d/solution1/conv.c:7->test_conv2d/solution1/conv.c:35]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_assign_7 = select i1 %tmp_50, float %a_assign, float 0.000000e+00" [test_conv2d/solution1/conv.c:7->test_conv2d/solution1/conv.c:35]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 23> : 3.25ns
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i14 %tmp_68 to i64" [test_conv2d/solution1/conv.c:35]
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [6728 x float]* %output_r, i64 0, i64 %tmp_101_cast" [test_conv2d/solution1/conv.c:35]
ST_23 : Operation 118 [1/1] (3.25ns)   --->   "store float %a_assign_7, float* %output_addr, align 4" [test_conv2d/solution1/conv.c:35]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader8" [test_conv2d/solution1/conv.c:26]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24           (br               ) [ 011111111111111111111111]
filter                (phi              ) [ 001100000000000000000000]
exitcond5             (icmp             ) [ 001111111111111111111111]
empty                 (speclooptripcount) [ 000000000000000000000000]
filter_2              (add              ) [ 011111111111111111111111]
StgValue_29           (br               ) [ 000000000000000000000000]
tmp                   (zext             ) [ 000000000000000000000000]
conv_layer1_bias_add  (getelementptr    ) [ 000100000000000000000000]
StgValue_33           (ret              ) [ 000000000000000000000000]
tmp_cast1             (zext             ) [ 000011111111111111111111]
tmp_cast              (zext             ) [ 000011111111111111111111]
conv_layer1_bias_loa  (load             ) [ 000011111111111111111111]
StgValue_37           (br               ) [ 001111111111111111111111]
i                     (phi              ) [ 000010111111111111000000]
phi_mul               (phi              ) [ 000010111111111111000000]
next_mul              (add              ) [ 001111111111111111111111]
exitcond4             (icmp             ) [ 001111111111111111111111]
empty_35              (speclooptripcount) [ 000000000000000000000000]
i_6                   (add              ) [ 001111111111111111111111]
StgValue_44           (br               ) [ 000000000000000000000000]
StgValue_45           (br               ) [ 001111111111111111111111]
StgValue_46           (br               ) [ 011111111111111111111111]
j                     (phi              ) [ 000001111111111111000000]
exitcond3             (icmp             ) [ 001111111111111111111111]
empty_36              (speclooptripcount) [ 000000000000000000000000]
j_6                   (add              ) [ 001111111111111111111111]
StgValue_51           (br               ) [ 000000000000000000000000]
StgValue_52           (br               ) [ 001111111111111111111111]
StgValue_53           (br               ) [ 001111111111111111111111]
sum                   (phi              ) [ 000000111111111111111100]
row_offset            (phi              ) [ 000000100000000000000000]
row_offset_cast4      (zext             ) [ 000000000000000000000000]
exitcond2             (icmp             ) [ 001111111111111111111111]
empty_37              (speclooptripcount) [ 000000000000000000000000]
row_offset_2          (add              ) [ 001111111111111111111111]
StgValue_60           (br               ) [ 000000000000000000000000]
tmp_29                (add              ) [ 000000011111111111000000]
tmp_69                (bitconcatenate   ) [ 000000000000000000000000]
tmp_103_cast          (zext             ) [ 000000011111111111000000]
StgValue_64           (br               ) [ 001111111111111111111111]
tmp_28_cast           (zext             ) [ 000000000000000000000000]
tmp_s                 (add              ) [ 000000000000000000000000]
tmp_54                (bitconcatenate   ) [ 000000000000000000000000]
tmp_100_cast          (zext             ) [ 000000000000000000000000]
tmp_68                (add              ) [ 000000000000000000111111]
sum_1                 (phi              ) [ 001111111111111111111111]
col_offset            (phi              ) [ 000000010000000000000000]
col_offset_cast2      (zext             ) [ 000000000000000000000000]
exitcond1             (icmp             ) [ 001111111111111111111111]
empty_38              (speclooptripcount) [ 000000000000000000000000]
col_offset_2          (add              ) [ 001111111111111111111111]
StgValue_77           (br               ) [ 000000000000000000000000]
tmp_32                (add              ) [ 000000000000000000000000]
tmp_70                (bitconcatenate   ) [ 000000000000000000000000]
tmp_71                (zext             ) [ 000000000000000000000000]
image_0_addr          (getelementptr    ) [ 000000001000000000000000]
tmp_34_cast           (zext             ) [ 000000000000000000000000]
tmp_72                (add              ) [ 000000000000000000000000]
tmp_108_cast          (bitconcatenate   ) [ 000000000000000000000000]
tmp_73                (add              ) [ 000000000000000000000000]
tmp_109_cast          (zext             ) [ 000000000000000000000000]
conv_layer1_weights_s (getelementptr    ) [ 000000001000000000000000]
StgValue_90           (br               ) [ 001111111111111111111111]
image_0_load          (load             ) [ 000000000111100000000000]
conv_layer1_weights_1 (load             ) [ 000000000111100000000000]
tmp_35                (fmul             ) [ 000000000000011111000000]
sum_4                 (fadd             ) [ 001111111111111111111111]
StgValue_102          (br               ) [ 001111111111111111111111]
a_assign              (fadd             ) [ 000000000000000000000010]
a_assign_to_int       (bitcast          ) [ 000000000000000000000000]
tmp_46                (partselect       ) [ 000000000000000000000000]
tmp_53                (trunc            ) [ 000000000000000000000000]
notlhs                (icmp             ) [ 000000000000000000000000]
notrhs                (icmp             ) [ 000000000000000000000000]
tmp_48                (or               ) [ 000000000000000000000000]
tmp_49                (fcmp             ) [ 000000000000000000000000]
tmp_50                (and              ) [ 000000000000000000000000]
a_assign_7            (select           ) [ 000000000000000000000001]
tmp_101_cast          (zext             ) [ 000000000000000000000000]
output_addr           (getelementptr    ) [ 000000000000000000000000]
StgValue_118          (store            ) [ 000000000000000000000000]
StgValue_119          (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer1_bias">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer1_weights_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="conv_layer1_bias_add_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_bias_add/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer1_bias_loa/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="image_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_0_addr/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="conv_layer1_weights_s_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_weights_s/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_0_load/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer1_weights_1/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_118_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/23 "/>
</bind>
</comp>

<comp id="110" class="1005" name="filter_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="filter_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="phi_mul_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="phi_mul_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="sum_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="sum_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="row_offset_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="row_offset_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="sum_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="sum_1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="193" class="1005" name="col_offset_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="1"/>
<pin id="195" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="col_offset_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="1" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="a_assign/6 sum_4/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_35/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_49_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_49/22 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="filter_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_cast1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="next_mul_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="exitcond4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="row_offset_cast4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast4/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="row_offset_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_2/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_29_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="2"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_69_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_103_cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103_cast/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_28_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="2"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_54_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_100_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_cast/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_68_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="3"/>
<pin id="332" dir="0" index="1" bw="13" slack="0"/>
<pin id="333" dir="1" index="2" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="col_offset_cast2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast2/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="col_offset_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_2/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_32_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="2"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_70_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="1"/>
<pin id="360" dir="0" index="2" bw="5" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_71_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_34_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_72_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_108_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="9" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_108_cast/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_73_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="4"/>
<pin id="389" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_109_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="a_assign_to_int_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_assign_to_int/22 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_46_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/22 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_53_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/22 "/>
</bind>
</comp>

<comp id="413" class="1004" name="notlhs_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/22 "/>
</bind>
</comp>

<comp id="419" class="1004" name="notrhs_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="0"/>
<pin id="421" dir="0" index="1" bw="23" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/22 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_48_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/22 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_50_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_50/22 "/>
</bind>
</comp>

<comp id="437" class="1004" name="a_assign_7_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_7/22 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_101_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="6"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_cast/23 "/>
</bind>
</comp>

<comp id="451" class="1005" name="filter_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filter_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="conv_layer1_bias_add_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="1"/>
<pin id="458" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_bias_add "/>
</bind>
</comp>

<comp id="461" class="1005" name="tmp_cast1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="4"/>
<pin id="463" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_cast_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="14" slack="3"/>
<pin id="468" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="471" class="1005" name="conv_layer1_bias_loa_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="3"/>
<pin id="473" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_layer1_bias_loa "/>
</bind>
</comp>

<comp id="476" class="1005" name="next_mul_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_6_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="492" class="1005" name="j_6_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="500" class="1005" name="row_offset_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_29_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="1"/>
<pin id="507" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_103_cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="1"/>
<pin id="512" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103_cast "/>
</bind>
</comp>

<comp id="515" class="1005" name="tmp_68_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="14" slack="6"/>
<pin id="517" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="523" class="1005" name="col_offset_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="image_0_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="1"/>
<pin id="530" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_0_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="conv_layer1_weights_s_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_weights_s "/>
</bind>
</comp>

<comp id="538" class="1005" name="image_0_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_0_load "/>
</bind>
</comp>

<comp id="543" class="1005" name="conv_layer1_weights_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_weights_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_35_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="553" class="1005" name="sum_4_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="558" class="1005" name="a_assign_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="565" class="1005" name="a_assign_7_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="191"><net_src comp="158" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="162" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="181" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="114" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="114" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="114" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="239"><net_src comp="110" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="110" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="138" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="126" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="126" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="150" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="150" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="174" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="174" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="174" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="122" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="274" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="174" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="146" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="134" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="197" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="197" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="197" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="40" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="335" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="146" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="48" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="351" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="372"><net_src comp="197" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="396" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="399" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="409" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="60" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="214" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="454"><net_src comp="225" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="459"><net_src comp="62" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="464"><net_src comp="236" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="469"><net_src comp="240" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="474"><net_src comp="69" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="479"><net_src comp="244" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="487"><net_src comp="256" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="495"><net_src comp="268" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="503"><net_src comp="284" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="508"><net_src comp="290" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="513"><net_src comp="304" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="518"><net_src comp="330" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="526"><net_src comp="345" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="531"><net_src comp="74" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="536"><net_src comp="81" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="541"><net_src comp="88" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="546"><net_src comp="93" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="551"><net_src comp="210" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="556"><net_src comp="204" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="561"><net_src comp="204" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="568"><net_src comp="437" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
	Port: conv_layer1_bias | {}
	Port: image_0 | {}
	Port: conv_layer1_weights_s | {}
 - Input state : 
	Port: conv_layer1 : output_r | {}
	Port: conv_layer1 : conv_layer1_bias | {2 3 }
	Port: conv_layer1 : image_0 | {7 8 }
	Port: conv_layer1 : conv_layer1_weights_s | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		filter_2 : 1
		StgValue_29 : 2
		tmp : 1
		conv_layer1_bias_add : 2
		conv_layer1_bias_loa : 3
	State 3
	State 4
		next_mul : 1
		exitcond4 : 1
		i_6 : 1
		StgValue_44 : 2
	State 5
		exitcond3 : 1
		j_6 : 1
		StgValue_51 : 2
	State 6
		row_offset_cast4 : 1
		exitcond2 : 1
		row_offset_2 : 1
		StgValue_60 : 2
		tmp_29 : 2
		tmp_69 : 1
		tmp_103_cast : 2
		a_assign : 1
		tmp_s : 1
		tmp_54 : 2
		tmp_100_cast : 3
		tmp_68 : 4
	State 7
		col_offset_cast2 : 1
		exitcond1 : 1
		col_offset_2 : 1
		StgValue_77 : 2
		tmp_32 : 2
		tmp_70 : 3
		tmp_71 : 4
		image_0_addr : 5
		tmp_34_cast : 1
		tmp_72 : 2
		tmp_108_cast : 3
		tmp_73 : 4
		tmp_109_cast : 5
		conv_layer1_weights_s : 6
		image_0_load : 6
		conv_layer1_weights_1 : 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_46 : 1
		tmp_53 : 1
		notlhs : 2
		notrhs : 2
		tmp_48 : 3
		tmp_50 : 3
		a_assign_7 : 3
	State 23
		output_addr : 1
		StgValue_118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_204       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_210       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |      tmp_49_fu_214      |    0    |    66   |   239   |
|----------|-------------------------|---------|---------|---------|
|          |     filter_2_fu_225     |    0    |    0    |    13   |
|          |     next_mul_fu_244     |    0    |    0    |    17   |
|          |        i_6_fu_256       |    0    |    0    |    15   |
|          |        j_6_fu_268       |    0    |    0    |    15   |
|          |   row_offset_2_fu_284   |    0    |    0    |    12   |
|    add   |      tmp_29_fu_290      |    0    |    0    |    15   |
|          |       tmp_s_fu_312      |    0    |    0    |    17   |
|          |      tmp_68_fu_330      |    0    |    0    |    20   |
|          |   col_offset_2_fu_345   |    0    |    0    |    12   |
|          |      tmp_32_fu_351      |    0    |    0    |    15   |
|          |      tmp_72_fu_373      |    0    |    0    |    15   |
|          |      tmp_73_fu_386      |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond5_fu_219    |    0    |    0    |    9    |
|          |     exitcond4_fu_250    |    0    |    0    |    11   |
|          |     exitcond3_fu_262    |    0    |    0    |    11   |
|   icmp   |     exitcond2_fu_278    |    0    |    0    |    9    |
|          |     exitcond1_fu_339    |    0    |    0    |    9    |
|          |      notlhs_fu_413      |    0    |    0    |    11   |
|          |      notrhs_fu_419      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  select  |    a_assign_7_fu_437    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    or    |      tmp_48_fu_425      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    and   |      tmp_50_fu_431      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_231       |    0    |    0    |    0    |
|          |     tmp_cast1_fu_236    |    0    |    0    |    0    |
|          |     tmp_cast_fu_240     |    0    |    0    |    0    |
|          | row_offset_cast4_fu_274 |    0    |    0    |    0    |
|          |   tmp_103_cast_fu_304   |    0    |    0    |    0    |
|   zext   |    tmp_28_cast_fu_308   |    0    |    0    |    0    |
|          |   tmp_100_cast_fu_326   |    0    |    0    |    0    |
|          | col_offset_cast2_fu_335 |    0    |    0    |    0    |
|          |      tmp_71_fu_364      |    0    |    0    |    0    |
|          |    tmp_34_cast_fu_369   |    0    |    0    |    0    |
|          |   tmp_109_cast_fu_391   |    0    |    0    |    0    |
|          |   tmp_101_cast_fu_444   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_69_fu_296      |    0    |    0    |    0    |
|bitconcatenate|      tmp_54_fu_318      |    0    |    0    |    0    |
|          |      tmp_70_fu_357      |    0    |    0    |    0    |
|          |   tmp_108_cast_fu_378   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_46_fu_399      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_53_fu_409      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   414   |   1258  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      a_assign_7_reg_565     |   32   |
|       a_assign_reg_558      |   32   |
|     col_offset_2_reg_523    |    3   |
|      col_offset_reg_193     |    3   |
| conv_layer1_bias_add_reg_456|    3   |
| conv_layer1_bias_loa_reg_471|   32   |
|conv_layer1_weights_1_reg_543|   32   |
|conv_layer1_weights_s_reg_533|    7   |
|       filter_2_reg_451      |    4   |
|        filter_reg_110       |    4   |
|         i_6_reg_484         |    5   |
|          i_reg_122          |    5   |
|     image_0_addr_reg_528    |   10   |
|     image_0_load_reg_538    |   32   |
|         j_6_reg_492         |    5   |
|          j_reg_146          |    5   |
|       next_mul_reg_476      |   10   |
|       phi_mul_reg_134       |   10   |
|     row_offset_2_reg_500    |    3   |
|      row_offset_reg_170     |    3   |
|        sum_1_reg_181        |   32   |
|        sum_4_reg_553        |   32   |
|         sum_reg_158         |   32   |
|     tmp_103_cast_reg_510    |    6   |
|        tmp_29_reg_505       |    5   |
|        tmp_35_reg_548       |   32   |
|        tmp_68_reg_515       |   14   |
|      tmp_cast1_reg_461      |    9   |
|       tmp_cast_reg_466      |   14   |
+-----------------------------+--------+
|            Total            |   416  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   7  |   14   ||    9    |
|  filter_reg_110  |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_122    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_134 |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_146    |  p0  |   2  |   5  |   10   ||    9    |
|    sum_reg_158   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_204    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_204    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   280  ||  17.69  ||    90   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1258  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   830  |  1348  |
+-----------+--------+--------+--------+--------+
