INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_adder/n_bit_adder.srcs/sources_1/new/n_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/n_bit_adder/n_bit_adder.srcs/sim_1/new/n_bit_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_adder_tb
