Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: stack_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stack_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stack_top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : stack_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\ADC\Prac4LAB\program_c\program_c.vhd" into library work
Parsing entity <program_c>.
Parsing architecture <Behavioral> of entity <program_c>.
Parsing VHDL file "F:\ADC\Prac4LAB\pc_sum\pc_sum.vhd" into library work
Parsing entity <pc_sum>.
Parsing architecture <Behavioral> of entity <pc_sum>.
Parsing VHDL file "F:\ADC\Prac4LAB\mux_pc_4_1\mux_pc_4_1.vhd" into library work
Parsing entity <mux_pc_4_1>.
Parsing architecture <Behavioral> of entity <mux_pc_4_1>.
Parsing VHDL file "F:\ADC\Prac4LAB\div_27\div_27.vhd" into library work
Parsing entity <div_27>.
Parsing architecture <Behavioral> of entity <div_27>.
Parsing VHDL file "F:\ADC\Prac4LAB\stack_top\stack_top.vhd" into library work
Parsing entity <stack_top>.
Parsing architecture <Behavioral> of entity <stack_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <stack_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <div_27> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_pc_4_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <program_c> (architecture <Behavioral>) from library <work>.

Elaborating entity <pc_sum> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stack_top>.
    Related source file is "F:\ADC\Prac4LAB\stack_top\stack_top.vhd".
    Summary:
	no macro.
Unit <stack_top> synthesized.

Synthesizing Unit <div_27>.
    Related source file is "F:\ADC\Prac4LAB\div_27\div_27.vhd".
    Found 28-bit register for signal <q_aux>.
    Found 28-bit adder for signal <q_aux[27]_GND_6_o_add_0_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <div_27> synthesized.

Synthesizing Unit <mux_pc_4_1>.
    Related source file is "F:\ADC\Prac4LAB\mux_pc_4_1\mux_pc_4_1.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <O<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 Latch(s).
	inferred  32 Multiplexer(s).
Unit <mux_pc_4_1> synthesized.

Synthesizing Unit <program_c>.
    Related source file is "F:\ADC\Prac4LAB\program_c\program_c.vhd".
    Found 1-bit register for signal <primer_ciclo>.
    Found 16-bit register for signal <q_aux>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <program_c> synthesized.

Synthesizing Unit <pc_sum>.
    Related source file is "F:\ADC\Prac4LAB\pc_sum\pc_sum.vhd".
    Found 17-bit adder for signal <temp_sum> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <pc_sum> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 28-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 1
 28-bit register                                       : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <div_27>.
The following registers are absorbed into counter <q_aux>: 1 register on signal <q_aux>.
Unit <div_27> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <stack_top> ...

Optimizing unit <program_c> ...

Optimizing unit <mux_pc_4_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stack_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stack_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 166
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 42
#      LUT2                        : 17
#      LUT5                        : 16
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 61
#      FDC                         : 44
#      FDP                         : 1
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 19
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  126800     0%  
 Number of Slice LUTs:                   77  out of  63400     0%  
    Number used as Logic:                77  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      17  out of     78    21%  
   Number with an unused LUT:             1  out of     78     1%  
   Number of fully used LUT-FF pairs:    60  out of     78    76%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    210    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
clk                                          | BUFGP                  | 28    |
divs_27/q_aux_27                             | NONE(pc/q_aux_15)      | 17    |
mux_4_1/s1_s1_OR_2_o(mux_4_1/s1_s1_OR_2_o1:O)| NONE(*)(mux_4_1/O_1)   | 16    |
---------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.082ns (Maximum Frequency: 480.238MHz)
   Minimum input arrival time before clock: 0.855ns
   Maximum output required time after clock: 0.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.082ns (frequency: 480.238MHz)
  Total number of paths / destination ports: 406 / 28
-------------------------------------------------------------------------
Delay:               2.082ns (Levels of Logic = 29)
  Source:            divs_27/q_aux_0 (FF)
  Destination:       divs_27/q_aux_27 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divs_27/q_aux_0 to divs_27/q_aux_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  divs_27/q_aux_0 (divs_27/q_aux_0)
     INV:I->O              1   0.113   0.000  divs_27/Mcount_q_aux_lut<0>_INV_0 (divs_27/Mcount_q_aux_lut<0>)
     MUXCY:S->O            1   0.353   0.000  divs_27/Mcount_q_aux_cy<0> (divs_27/Mcount_q_aux_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<1> (divs_27/Mcount_q_aux_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<2> (divs_27/Mcount_q_aux_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<3> (divs_27/Mcount_q_aux_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<4> (divs_27/Mcount_q_aux_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<5> (divs_27/Mcount_q_aux_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<6> (divs_27/Mcount_q_aux_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<7> (divs_27/Mcount_q_aux_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<8> (divs_27/Mcount_q_aux_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<9> (divs_27/Mcount_q_aux_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<10> (divs_27/Mcount_q_aux_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<11> (divs_27/Mcount_q_aux_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<12> (divs_27/Mcount_q_aux_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<13> (divs_27/Mcount_q_aux_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<14> (divs_27/Mcount_q_aux_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<15> (divs_27/Mcount_q_aux_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<16> (divs_27/Mcount_q_aux_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<17> (divs_27/Mcount_q_aux_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<18> (divs_27/Mcount_q_aux_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<19> (divs_27/Mcount_q_aux_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<20> (divs_27/Mcount_q_aux_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<21> (divs_27/Mcount_q_aux_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<22> (divs_27/Mcount_q_aux_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<23> (divs_27/Mcount_q_aux_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<24> (divs_27/Mcount_q_aux_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  divs_27/Mcount_q_aux_cy<25> (divs_27/Mcount_q_aux_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  divs_27/Mcount_q_aux_cy<26> (divs_27/Mcount_q_aux_cy<26>)
     XORCY:CI->O           1   0.370   0.000  divs_27/Mcount_q_aux_xor<27> (Result<27>)
     FDC:D                     0.008          divs_27/q_aux_27
    ----------------------------------------
    Total                      2.082ns (1.803ns logic, 0.279ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divs_27/q_aux_27'
  Clock period: 0.914ns (frequency: 1094.212MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               0.914ns (Levels of Logic = 1)
  Source:            pc/primer_ciclo (FF)
  Destination:       pc/q_aux_15 (FF)
  Source Clock:      divs_27/q_aux_27 rising
  Destination Clock: divs_27/q_aux_27 rising

  Data Path: pc/primer_ciclo to pc/q_aux_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             16   0.361   0.448  pc/primer_ciclo (pc/primer_ciclo)
     LUT2:I0->O            1   0.097   0.000  pc/Mmux_I_pc[15]_GND_24_o_mux_0_OUT17 (pc/I_pc[15]_GND_24_o_mux_0_OUT<0>)
     FDC:D                     0.008          pc/q_aux_0
    ----------------------------------------
    Total                      0.914ns (0.466ns logic, 0.448ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              0.738ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       divs_27/q_aux_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to divs_27/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.001   0.388  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.349          divs_27/q_aux_0
    ----------------------------------------
    Total                      0.738ns (0.350ns logic, 0.388ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divs_27/q_aux_27'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.738ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       pc/q_aux_15 (FF)
  Destination Clock: divs_27/q_aux_27 rising

  Data Path: clr to pc/q_aux_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   0.001   0.388  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.349          pc/q_aux_0
    ----------------------------------------
    Total                      0.738ns (0.350ns logic, 0.388ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mux_4_1/s1_s1_OR_2_o'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              0.855ns (Levels of Logic = 2)
  Source:            s0 (PAD)
  Destination:       mux_4_1/O_1 (LATCH)
  Destination Clock: mux_4_1/s1_s1_OR_2_o falling

  Data Path: s0 to mux_4_1/O_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.757  s0_IBUF (s0_IBUF)
     LUT5:I0->O            1   0.097   0.000  mux_4_1/Mmux_O[15]_I[0]_MUX_64_o11 (mux_4_1/O[15]_I[0]_MUX_64_o)
     LD:D                     -0.028          mux_4_1/O_0
    ----------------------------------------
    Total                      0.855ns (0.098ns logic, 0.757ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divs_27/q_aux_27'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            pc/q_aux_15 (FF)
  Destination:       leds<15> (PAD)
  Source Clock:      divs_27/q_aux_27 rising

  Data Path: pc/q_aux_15 to leds<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  pc/q_aux_15 (pc/q_aux_15)
     OBUF:I->O                 0.000          leds_15_OBUF (leds<15>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divs_27/q_aux_27
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
divs_27/q_aux_27    |    0.914|         |         |         |
mux_4_1/s1_s1_OR_2_o|         |    0.872|         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mux_4_1/s1_s1_OR_2_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
divs_27/q_aux_27|         |         |    2.407|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 

Total memory usage is 4616876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

