# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 11:14:39  June 17, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		part1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY part1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:14:39  JUNE 17, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name VERILOG_FILE qpsk/qpsk_demod.v
set_global_assignment -name VERILOG_FILE qpsk/qpsk_mod.v
set_global_assignment -name SYSTEMVERILOG_FILE qpsk/mod_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE qpsk/demod_top.sv
set_global_assignment -name VERILOG_FILE conv_viterbi/Viterbi_Decoder1.v
set_global_assignment -name VERILOG_FILE conv_viterbi/TracebackUnit.v
set_global_assignment -name VERILOG_FILE conv_viterbi/Traceback.v
set_global_assignment -name VERILOG_FILE conv_viterbi/CE.v
set_global_assignment -name VERILOG_FILE conv_viterbi/BranchMetric.v
set_global_assignment -name VERILOG_FILE conv_viterbi/ACSUnit.v
set_global_assignment -name VERILOG_FILE conv_viterbi/ACSRenorm.v
set_global_assignment -name VERILOG_FILE conv_viterbi/ACSEngine.v
set_global_assignment -name VERILOG_FILE conv_viterbi/ACS.v
set_global_assignment -name VERILOG_FILE conv_viterbi/Viterbi_Decoder_Subsystem.v
set_global_assignment -name VERILOG_FILE conv_viterbi/convolution_top.v
set_global_assignment -name VERILOG_FILE conv_viterbi/viterbi_top.v
set_global_assignment -name SYSTEMVERILOG_FILE top_system.sv
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_I2C_LCM_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_I2C_DC_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_I2C_AV_Auto_Initialize.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_I2C.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_Clock_Edge.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_Audio_Out_Serializer.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_Audio_In_Deserializer.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_Audio_Bit_Counter.v
set_global_assignment -name VERILOG_FILE audiocodec/tb_downsampler.v
set_global_assignment -name VERILOG_FILE audiocodec/downsampler.v
set_global_assignment -name VERILOG_FILE audiocodec/clock_generator.v
set_global_assignment -name VERILOG_FILE audiocodec/audio_codec.v
set_global_assignment -name VERILOG_FILE audiocodec/audio_and_video_config.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_SYNC_FIFO.v
set_global_assignment -name VERILOG_FILE audiocodec/Altera_UP_Slow_Clock_Generator.v
set_global_assignment -name VERILOG_FILE audiocodec/part1.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 896
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256