0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.sim/sim_1/synth/func/xsim/comp_top_tb_func_synth.v,1701512360,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/IDEX.v,,Two4DigitDisplay;glbl;main;sadmodule__parameterized0;sadmodule__parameterized1;sadmodule__parameterized10;sadmodule__parameterized100;sadmodule__parameterized101;sadmodule__parameterized102;sadmodule__parameterized103;sadmodule__parameterized104;sadmodule__parameterized105;sadmodule__parameterized106;sadmodule__parameterized107;sadmodule__parameterized108;sadmodule__parameterized109;sadmodule__parameterized11;sadmodule__parameterized110;sadmodule__parameterized111;sadmodule__parameterized112;sadmodule__parameterized113;sadmodule__parameterized114;sadmodule__parameterized115;sadmodule__parameterized116;sadmodule__parameterized117;sadmodule__parameterized118;sadmodule__parameterized119;sadmodule__parameterized12;sadmodule__parameterized120;sadmodule__parameterized13;sadmodule__parameterized14;sadmodule__parameterized15;sadmodule__parameterized16;sadmodule__parameterized17;sadmodule__parameterized18;sadmodule__parameterized19;sadmodule__parameterized2;sadmodule__parameterized20;sadmodule__parameterized21;sadmodule__parameterized22;sadmodule__parameterized23;sadmodule__parameterized24;sadmodule__parameterized25;sadmodule__parameterized26;sadmodule__parameterized27;sadmodule__parameterized28;sadmodule__parameterized29;sadmodule__parameterized3;sadmodule__parameterized30;sadmodule__parameterized31;sadmodule__parameterized32;sadmodule__parameterized33;sadmodule__parameterized34;sadmodule__parameterized35;sadmodule__parameterized36;sadmodule__parameterized37;sadmodule__parameterized38;sadmodule__parameterized39;sadmodule__parameterized4;sadmodule__parameterized40;sadmodule__parameterized41;sadmodule__parameterized42;sadmodule__parameterized43;sadmodule__parameterized44;sadmodule__parameterized45;sadmodule__parameterized46;sadmodule__parameterized47;sadmodule__parameterized48;sadmodule__parameterized49;sadmodule__parameterized5;sadmodule__parameterized50;sadmodule__parameterized51;sadmodule__parameterized52;sadmodule__parameterized53;sadmodule__parameterized54;sadmodule__parameterized55;sadmodule__parameterized56;sadmodule__parameterized57;sadmodule__parameterized58;sadmodule__parameterized59;sadmodule__parameterized6;sadmodule__parameterized60;sadmodule__parameterized61;sadmodule__parameterized62;sadmodule__parameterized63;sadmodule__parameterized64;sadmodule__parameterized65;sadmodule__parameterized66;sadmodule__parameterized67;sadmodule__parameterized68;sadmodule__parameterized69;sadmodule__parameterized7;sadmodule__parameterized70;sadmodule__parameterized71;sadmodule__parameterized72;sadmodule__parameterized73;sadmodule__parameterized74;sadmodule__parameterized75;sadmodule__parameterized76;sadmodule__parameterized77;sadmodule__parameterized78;sadmodule__parameterized79;sadmodule__parameterized8;sadmodule__parameterized80;sadmodule__parameterized81;sadmodule__parameterized82;sadmodule__parameterized83;sadmodule__parameterized84;sadmodule__parameterized85;sadmodule__parameterized86;sadmodule__parameterized87;sadmodule__parameterized88;sadmodule__parameterized89;sadmodule__parameterized9;sadmodule__parameterized90;sadmodule__parameterized91;sadmodule__parameterized92;sadmodule__parameterized93;sadmodule__parameterized94;sadmodule__parameterized95;sadmodule__parameterized96;sadmodule__parameterized97;sadmodule__parameterized98;sadmodule__parameterized99,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sim_1/imports/new/comp_top_tb.v,1701497078,verilog,,,,comp_top_tb,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/imports/new/find_min_128.v,1701503535,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/mux.v,,find_min_128,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/IDEX.v,1701481834,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/IFID.v,,IDEX,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/IFID.v,1701481377,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/add1.v,,IFID,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/add1.v,1701503290,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/comp_top.v,,add1;add2,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/comp_top.v,1701509387,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/datamemory_with_sorter.v,,comp_top,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/datamemory_with_sorter.v,1701496952,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/imports/new/find_min_128.v,,datamemory_with_sorter,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/mux.v,1701480252,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/row_counter.v,,TwotoOneMux,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/row_counter.v,1701480651,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/sadmodule.v,,RowCounter,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sources_1/new/sadmodule.v,1701494975,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Competition/CompetitionVerilog/CompetitionVerilog.srcs/sim_1/imports/new/comp_top_tb.v,,sadmodule,,,,,,,,
