WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 257887 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 257887 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 22 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 652878 cumulative IPC: 1.532 (Simulation time: 00 hr 00 min 48 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 652878 cumulative IPC: 1.532 (Simulation time: 00 hr 00 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.532 instructions: 1000001 cycles: 652878
CPU 0 Branch Prediction Accuracy: 98.39% MPKI: 5.358 Average ROB Occupancy at Mispredict: 30.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.134
BRANCH_CONDITIONAL: 4
BRANCH_DIRECT_CALL: 0.038
BRANCH_INDIRECT_CALL: 0.213
BRANCH_RETURN: 0.969

LLC TOTAL        ACCESS:      23150 HIT:      19762 MISS:       3388
LLC LOAD         ACCESS:      15761 HIT:      15627 MISS:        134
LLC RFO          ACCESS:       3128 HIT:         68 MISS:       3060
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       3442 HIT:       3442 MISS:          0
LLC TRANSLATION  ACCESS:        819 HIT:        625 MISS:        194
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 502.8 cycles
cpu0_DTLB TOTAL        ACCESS:     291233 HIT:     265301 MISS:      25932
cpu0_DTLB LOAD         ACCESS:     291233 HIT:     265301 MISS:      25932
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.955 cycles
cpu0_ITLB TOTAL        ACCESS:      22080 HIT:      21166 MISS:        914
cpu0_ITLB LOAD         ACCESS:      22080 HIT:      21166 MISS:        914
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.06 cycles
cpu0_L1D TOTAL        ACCESS:     321459 HIT:      93721 MISS:     227738
cpu0_L1D LOAD         ACCESS:     261200 HIT:      49877 MISS:     211323
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      58309 HIT:      43591 MISS:      14718
cpu0_L1D TRANSLATION  ACCESS:       1950 HIT:        253 MISS:       1697
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.85 cycles
cpu0_L1I TOTAL        ACCESS:      24160 HIT:      23216 MISS:        944
cpu0_L1I LOAD         ACCESS:      24160 HIT:      23216 MISS:        944
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.34 cycles
cpu0_L2C TOTAL        ACCESS:      63581 HIT:      43873 MISS:      19708
cpu0_L2C LOAD         ACCESS:      53713 HIT:      37952 MISS:      15761
cpu0_L2C RFO          ACCESS:       3673 HIT:        545 MISS:       3128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       4505 HIT:       4505 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       1690 HIT:        871 MISS:        819
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 106.7 cycles
cpu0_STLB TOTAL        ACCESS:      13837 HIT:      12604 MISS:       1233
cpu0_STLB LOAD         ACCESS:      13837 HIT:      12604 MISS:       1233
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2761
  ROW_BUFFER_MISS:        627
 AVG DBUS CONGESTED CYCLE: 3.992
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
