(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param9 = ((-(((8'ha8) ? (8'hb0) : (8'haf)) > (-(8'ha8)))) + (((&(8'ha8)) ? (8'hae) : ((8'ha8) >> (8'ha0))) ? {((8'had) >>> (8'ha6))} : (((8'hab) ? (8'ha8) : (8'hac)) | ((8'ha3) + (8'h9d))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(2'h3):(1'h0)] wire6;
  wire [(4'h9):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  assign y = {wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire3;
  assign wire5 = (wire0[(3'h4):(2'h3)] ?
                     wire3 : ((~^(|(8'hab))) ?
                         ($unsigned(wire4) ?
                             (wire1 ? (8'ha3) : wire3) : wire2) : (8'ha2)));
  assign wire6 = {{wire3}};
  assign wire7 = ((^wire0[(3'h4):(1'h0)]) >>> wire2[(2'h3):(2'h3)]);
  assign wire8 = ($unsigned(wire2[(3'h7):(2'h2)]) | (wire3 > ($signed(wire4) >>> (wire6 ?
                     (8'ha2) : (8'h9e)))));
endmodule