// Seed: 1057446938
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    output tri0  id_2
    , id_9,
    input  tri0  id_3,
    output logic id_4,
    input  tri0  id_5,
    input  wand  id_6,
    output tri0  id_7
);
  tri id_10 = id_6, id_11;
  id_12(
      .id_0('b0), .id_1("" == (1)), .id_2({id_9{1 - 1}} == 1)
  );
  always if (id_5) id_4 <= id_9;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    output wire id_3,
    input wire id_4,
    output supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    output supply0 id_11,
    output logic id_12,
    input wire id_13,
    input tri id_14,
    input supply1 id_15,
    input uwire id_16
);
  initial begin
    id_12 <= 1;
  end
  module_0(
      id_6, id_16, id_3, id_16, id_12, id_4, id_8, id_11
  );
endmodule
