v 20030525
C 78900 58500 1 0 0 npn-3.sym
{
T 78900 58500 5 10 0 1 0 0 1
device=NPN_TRANSISTOR
T 78900 58500 5 10 0 1 0 0 1
refdes=Q1
}
C 78000 58900 1 0 0 resistor-2.sym
{
T 78000 58900 5 10 0 1 0 0 1
device=RESISTOR
T 78000 58900 5 10 0 1 0 0 1
refdes=R1
}
C 79600 57600 1 90 0 resistor-2.sym
{
T 79600 57600 5 10 0 1 0 0 1
device=RESISTOR
T 79600 57600 5 10 0 1 0 0 1
refdes=R3
}
C 79000 57600 1 90 0 resistor-2.sym
{
T 79000 57600 5 10 0 1 0 0 1
device=RESISTOR
T 79000 57600 5 10 0 1 0 0 1
refdes=R2
}
C 80400 58400 1 0 1 resistor-2.sym
{
T 80400 58400 5 10 0 1 0 0 1
device=RESISTOR
T 80400 58400 5 10 0 1 0 0 1
refdes=R4
}
N 78900 58500 78900 59000 4
N 77600 57600 80800 57600 4
N 77600 57600 79500 57600 4
N 77600 57600 78900 57600 4
N 77600 57600 78900 57600 4
N 79500 59500 77600 59500 4
C 76800 59400 1 0 0 input-1.sym
{
T 76800 59400 5 10 0 1 0 0 1
device=port
T 76800 59400 5 10 0 1 0 0 1
refdes=input-1.sym_0
T 76800 59400 5 10 0 1 0 0 1
m=NA( 1.)
}
C 76800 59400 1 0 0 input-1.sym
{
T 76800 59400 5 10 0 1 0 0 1
device=port
T 76800 59400 5 10 0 1 0 0 1
refdes=input-1.sym_1
T 76800 59400 5 10 0 1 0 0 1
m=NA( 1.)
}
C 76800 59400 1 0 0 input-1.sym
{
T 76800 59400 5 10 0 1 0 0 1
device=port
T 76800 59400 5 10 0 1 0 0 1
refdes=input-1.sym_2
T 76800 59400 5 10 0 1 0 0 1
m=NA( 1.)
}
C 76800 58900 1 0 0 input-1.sym
{
T 76800 58900 5 10 0 1 0 0 1
device=port
T 76800 58900 5 10 0 1 0 0 1
refdes=input-1.sym_3
T 76800 58900 5 10 0 1 0 0 1
m=NA( 1.)
}
C 76800 57500 1 0 0 input-1.sym
{
T 76800 57500 5 10 0 1 0 0 1
device=port
T 76800 57500 5 10 0 1 0 0 1
refdes=input-1.sym_4
T 76800 57500 5 10 0 1 0 0 1
m=NA( 1.)
}
C 80800 58400 1 0 0 output-1.sym
{
T 80800 58400 5 10 0 1 0 0 1
device=port
T 80800 58400 5 10 0 1 0 0 1
refdes=output-1.sym_5
T 80800 58400 5 10 0 1 0 0 1
m=NA( 1.)
}
C 80800 57500 1 0 0 output-1.sym
{
T 80800 57500 5 10 0 1 0 0 1
device=port
T 80800 57500 5 10 0 1 0 0 1
refdes=output-1.sym_6
T 80800 57500 5 10 0 1 0 0 1
m=NA( 1.)
}
N 77600 59000 78000 59000 4
N 80400 58500 80800 58500 4
