Library ieee;
use ieee.std_logic_1164.all;

entity instmem is
port(
  addr : in std_logic_vector(7 downto 0);
  clk: in std_logic;
  OutInstruct : out std_logic_vector(31 downto 0)
);
end instmem;

architecture arch of instmem is
type ram is array(0 to 255) of std_logic_vector(7 down to 0);
signal mem : ram;
begin

process(clk)
begin

			if(raising_edge(clock))then

			OutInstruct(7 downto 0)<= mem(to_integer(unsigned(addr)));
			OutInstruct(15 downto 8)<=mem(to_integer(unsigned(addr))+1);
			OutInstruct(23 downto 16)<= mem(to_integer(unsigned(addr))+2);
			OutInstruct(31 downto 24)<=mem(to_integer(unsigned(addr))+3);
			end if;
	
end process;


end arch;