<li>Verification environment development using Verilog, system Verilog, c, c++</li><li>BFMs for all industry standard protocols, interfaces and on-chip buses</li><li><span style="font-size: 12pt;">Module, subsystem and system level verification</span></li><li><span style="font-size: 12pt;">ASIC Verification Methodologies: VMM, OVM &amp; AVM bringing about re-usability &amp; scalability</span></li>