
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 4)  (142 532)  (142 532)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_12 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (6 6)  (144 535)  (144 535)  routing T_3_33.span4_vert_15 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (146 535)  (146 535)  routing T_3_33.span4_vert_15 <X> T_3_33.lc_trk_g0_7
 (8 7)  (146 534)  (146 534)  routing T_3_33.span4_vert_15 <X> T_3_33.lc_trk_g0_7
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (158 539)  (158 539)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (197 531)  (197 531)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g0_3
 (6 2)  (198 531)  (198 531)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g0_3
 (7 2)  (199 531)  (199 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (5 4)  (197 532)  (197 532)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g0_5
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (200 532)  (200 532)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g0_5
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g0_3 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (197 540)  (197 540)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (200 540)  (200 540)  routing T_4_33.span4_horz_r_13 <X> T_4_33.lc_trk_g1_5
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (5 14)  (197 543)  (197 543)  routing T_4_33.span12_vert_7 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (200 543)  (200 543)  routing T_4_33.span12_vert_7 <X> T_4_33.lc_trk_g1_7
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit
 (8 15)  (200 542)  (200 542)  routing T_4_33.span12_vert_7 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (5 0)  (251 528)  (251 528)  routing T_5_33.span4_horz_r_1 <X> T_5_33.lc_trk_g0_1
 (7 0)  (253 528)  (253 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (8 1)  (254 529)  (254 529)  routing T_5_33.span4_horz_r_1 <X> T_5_33.lc_trk_g0_1
 (11 2)  (267 531)  (267 531)  routing T_5_33.span4_horz_r_1 <X> T_5_33.span4_horz_l_13
 (17 2)  (239 531)  (239 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (12 4)  (268 532)  (268 532)  routing T_5_33.lc_trk_g1_1 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 8)  (251 536)  (251 536)  routing T_5_33.span4_horz_r_9 <X> T_5_33.lc_trk_g1_1
 (7 8)  (253 536)  (253 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (254 536)  (254 536)  routing T_5_33.span4_horz_r_9 <X> T_5_33.lc_trk_g1_1
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (1 2)  (313 531)  (313 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (308 531)  (308 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (5 4)  (305 532)  (305 532)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (7 4)  (307 532)  (307 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (320 532)  (320 532)  routing T_6_33.lc_trk_g0_5 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (8 5)  (308 533)  (308 533)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_6 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (4 7)  (304 534)  (304 534)  routing T_6_33.span4_horz_r_6 <X> T_6_33.lc_trk_g0_6
 (5 7)  (305 534)  (305 534)  routing T_6_33.span4_horz_r_6 <X> T_6_33.lc_trk_g0_6
 (7 7)  (307 534)  (307 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (320 539)  (320 539)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (308 541)  (308 541)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (5 0)  (359 528)  (359 528)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g0_1
 (7 0)  (361 528)  (361 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (362 528)  (362 528)  routing T_7_33.span4_horz_r_9 <X> T_7_33.lc_trk_g0_1
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (11 2)  (375 531)  (375 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (12 2)  (376 531)  (376 531)  routing T_7_33.span4_vert_7 <X> T_7_33.span4_horz_l_13
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (5 4)  (359 532)  (359 532)  routing T_7_33.span4_horz_r_13 <X> T_7_33.lc_trk_g0_5
 (7 4)  (361 532)  (361 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (362 532)  (362 532)  routing T_7_33.span4_horz_r_13 <X> T_7_33.lc_trk_g0_5
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g0_4 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (4 5)  (358 533)  (358 533)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g0_4
 (5 5)  (359 533)  (359 533)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g0_4
 (7 5)  (361 533)  (361 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (13 10)  (377 539)  (377 539)  routing T_7_33.lc_trk_g0_5 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (14 1)  (432 529)  (432 529)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_horz_r_0
 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (6 10)  (414 539)  (414 539)  routing T_8_33.span12_vert_11 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (11 12)  (429 540)  (429 540)  routing T_8_33.span4_vert_19 <X> T_8_33.span4_horz_l_15
 (12 12)  (430 540)  (430 540)  routing T_8_33.span4_vert_19 <X> T_8_33.span4_horz_l_15
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 6)  (471 535)  (471 535)  routing T_9_33.span4_vert_13 <X> T_9_33.span4_horz_l_14
 (12 6)  (472 535)  (472 535)  routing T_9_33.span4_vert_13 <X> T_9_33.span4_horz_l_14


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (0 8)  (569 536)  (569 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (14 0)  (636 528)  (636 528)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_vert_1
 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (13 3)  (851 530)  (851 530)  routing T_16_33.span4_vert_31 <X> T_16_33.span4_horz_r_1
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (13 7)  (963 534)  (963 534)  routing T_18_33.span4_vert_37 <X> T_18_33.span4_horz_r_2


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1014 539)  (1014 539)  routing T_19_33.lc_trk_g1_5 <X> T_19_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1015 539)  (1015 539)  routing T_19_33.lc_trk_g1_5 <X> T_19_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_6 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g1_6 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (11 11)  (1015 538)  (1015 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g1_6 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (999 540)  (999 540)  routing T_19_33.span4_horz_r_13 <X> T_19_33.lc_trk_g1_5
 (7 12)  (1001 540)  (1001 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1002 540)  (1002 540)  routing T_19_33.span4_horz_r_13 <X> T_19_33.lc_trk_g1_5
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (17 14)  (987 543)  (987 543)  IOB_1 IO Functioning bit
 (4 15)  (998 542)  (998 542)  routing T_19_33.span4_vert_30 <X> T_19_33.lc_trk_g1_6
 (5 15)  (999 542)  (999 542)  routing T_19_33.span4_vert_30 <X> T_19_33.lc_trk_g1_6
 (6 15)  (1000 542)  (1000 542)  routing T_19_33.span4_vert_30 <X> T_19_33.lc_trk_g1_6
 (7 15)  (1001 542)  (1001 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (11 4)  (1069 532)  (1069 532)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1072 533)  (1072 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_horz_r_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span12_vert_6 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (4 15)  (1052 542)  (1052 542)  routing T_20_33.span12_vert_6 <X> T_20_33.lc_trk_g1_6
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span12_vert_6 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_31 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (5 0)  (1365 528)  (1365 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1368 528)  (1368 528)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (8 1)  (1368 529)  (1368 529)  routing T_26_33.span4_vert_41 <X> T_26_33.lc_trk_g0_1
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_vert_19 <X> T_26_33.lc_trk_g1_3
 (6 10)  (1366 539)  (1366 539)  routing T_26_33.span4_vert_19 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (1381 539)  (1381 539)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (10 11)  (1380 538)  (1380 538)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1383 541)  (1383 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (11 4)  (1435 532)  (1435 532)  routing T_27_33.lc_trk_g1_2 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (10 5)  (1434 533)  (1434 533)  routing T_27_33.lc_trk_g1_2 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_3 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (6 10)  (1420 539)  (1420 539)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3
 (7 10)  (1421 539)  (1421 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (1422 539)  (1422 539)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3
 (6 11)  (1420 538)  (1420 538)  routing T_27_33.span12_vert_10 <X> T_27_33.lc_trk_g1_2
 (7 11)  (1421 538)  (1421 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (8 11)  (1422 538)  (1422 538)  routing T_27_33.span4_vert_11 <X> T_27_33.lc_trk_g1_3


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1476 531)  (1476 531)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_11 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (1473 539)  (1473 539)  routing T_28_33.span4_horz_r_11 <X> T_28_33.lc_trk_g1_3
 (7 10)  (1475 539)  (1475 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1476 539)  (1476 539)  routing T_28_33.span4_horz_r_11 <X> T_28_33.lc_trk_g1_3
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (8 1)  (1530 529)  (1530 529)  routing T_29_33.span4_vert_9 <X> T_29_33.lc_trk_g0_1
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1530 535)  (1530 535)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g0_7
 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (5 0)  (1581 528)  (1581 528)  routing T_30_33.span4_vert_33 <X> T_30_33.lc_trk_g0_1
 (6 0)  (1582 528)  (1582 528)  routing T_30_33.span4_vert_33 <X> T_30_33.lc_trk_g0_1
 (7 0)  (1583 528)  (1583 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1584 528)  (1584 528)  routing T_30_33.span4_vert_33 <X> T_30_33.lc_trk_g0_1
 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 2)  (1581 531)  (1581 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (12 4)  (1598 532)  (1598 532)  routing T_30_33.lc_trk_g1_1 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (10 5)  (1596 533)  (1596 533)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (6 8)  (1582 536)  (1582 536)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g1_1
 (7 8)  (1583 536)  (1583 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1584 536)  (1584 536)  routing T_30_33.span4_vert_1 <X> T_30_33.lc_trk_g1_1
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (5 10)  (1581 539)  (1581 539)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g1_3
 (6 10)  (1582 539)  (1582 539)  routing T_30_33.span4_vert_19 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (14 12)  (1600 540)  (1600 540)  routing T_30_33.span4_horz_l_15 <X> T_30_33.span4_vert_19
 (14 13)  (1600 541)  (1600 541)  routing T_30_33.span4_horz_l_15 <X> T_30_33.span4_horz_r_3
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span12_vert_9 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (10 4)  (1650 532)  (1650 532)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (10 5)  (1650 533)  (1650 533)  routing T_31_33.lc_trk_g0_7 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (5 6)  (1635 535)  (1635 535)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g0_7
 (7 6)  (1637 535)  (1637 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1638 534)  (1638 534)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g0_7
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1650 539)  (1650 539)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1651 539)  (1651 539)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (10 11)  (1650 538)  (1650 538)  routing T_31_33.lc_trk_g1_7 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1636 540)  (1636 540)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span4_vert_13 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (5 14)  (1635 543)  (1635 543)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g1_7
 (7 14)  (1637 543)  (1637 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit
 (8 15)  (1638 542)  (1638 542)  routing T_31_33.span4_horz_r_7 <X> T_31_33.lc_trk_g1_7


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_7_32

 (19 7)  (361 519)  (361 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_13_32

 (3 4)  (657 516)  (657 516)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0
 (3 5)  (657 517)  (657 517)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0


LogicTile_18_32

 (4 2)  (932 514)  (932 514)  routing T_18_32.sp4_v_b_4 <X> T_18_32.sp4_v_t_37
 (6 2)  (934 514)  (934 514)  routing T_18_32.sp4_v_b_4 <X> T_18_32.sp4_v_t_37


LogicTile_23_32

 (2 12)  (1200 524)  (1200 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_32

 (10 7)  (1358 519)  (1358 519)  routing T_26_32.sp4_h_l_46 <X> T_26_32.sp4_v_t_41


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 497)  (4 497)  routing T_0_31.span4_horz_1 <X> T_0_31.span4_vert_b_0
 (14 1)  (3 497)  (3 497)  routing T_0_31.span4_horz_1 <X> T_0_31.span4_vert_b_0
 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_1_31

 (19 13)  (37 509)  (37 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_31

 (3 3)  (657 499)  (657 499)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_l_23
 (5 5)  (659 501)  (659 501)  routing T_13_31.sp4_h_r_3 <X> T_13_31.sp4_v_b_3


LogicTile_14_31

 (19 15)  (727 511)  (727 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_31

 (9 11)  (825 507)  (825 507)  routing T_16_31.sp4_v_b_11 <X> T_16_31.sp4_v_t_42
 (10 11)  (826 507)  (826 507)  routing T_16_31.sp4_v_b_11 <X> T_16_31.sp4_v_t_42


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0
 (4 10)  (986 506)  (986 506)  routing T_19_31.sp4_v_b_10 <X> T_19_31.sp4_v_t_43
 (6 10)  (988 506)  (988 506)  routing T_19_31.sp4_v_b_10 <X> T_19_31.sp4_v_t_43


LogicTile_20_31

 (13 10)  (1049 506)  (1049 506)  routing T_20_31.sp4_v_b_8 <X> T_20_31.sp4_v_t_45


LogicTile_23_31

 (8 11)  (1206 507)  (1206 507)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_v_t_42
 (10 11)  (1208 507)  (1208 507)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_v_t_42


LogicTile_24_31

 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


LogicTile_26_31

 (8 4)  (1356 500)  (1356 500)  routing T_26_31.sp4_v_b_10 <X> T_26_31.sp4_h_r_4
 (9 4)  (1357 500)  (1357 500)  routing T_26_31.sp4_v_b_10 <X> T_26_31.sp4_h_r_4
 (10 4)  (1358 500)  (1358 500)  routing T_26_31.sp4_v_b_10 <X> T_26_31.sp4_h_r_4


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23
 (6 14)  (1570 510)  (1570 510)  routing T_30_31.sp4_h_l_41 <X> T_30_31.sp4_v_t_44


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 498)  (1731 498)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g0_3
 (7 2)  (1733 498)  (1733 498)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 499)  (1734 499)  routing T_33_31.span4_vert_b_3 <X> T_33_31.lc_trk_g0_3
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (10 5)  (1736 501)  (1736 501)  routing T_33_31.lc_trk_g0_3 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (5 7)  (1731 503)  (1731 503)  routing T_33_31.span4_vert_b_6 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (14 13)  (1740 509)  (1740 509)  routing T_33_31.span4_vert_t_15 <X> T_33_31.span4_vert_b_3


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (10 4)  (7 484)  (7 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 484)  (6 484)  routing T_0_30.lc_trk_g1_4 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 486)  (12 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (7 6)  (10 486)  (10 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 486)  (9 486)  routing T_0_30.span4_vert_b_15 <X> T_0_30.lc_trk_g0_7
 (6 7)  (11 487)  (11 487)  routing T_0_30.span12_horz_14 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 491)  (5 491)  routing T_0_30.lc_trk_g0_7 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 492)  (13 492)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (5 13)  (12 493)  (12 493)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g1_4
 (7 13)  (10 493)  (10 493)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (11 2)  (137 482)  (137 482)  routing T_3_30.sp4_v_b_11 <X> T_3_30.sp4_v_t_39
 (12 3)  (138 483)  (138 483)  routing T_3_30.sp4_v_b_11 <X> T_3_30.sp4_v_t_39


LogicTile_4_30

 (4 10)  (184 490)  (184 490)  routing T_4_30.sp4_h_r_6 <X> T_4_30.sp4_v_t_43
 (5 11)  (185 491)  (185 491)  routing T_4_30.sp4_h_r_6 <X> T_4_30.sp4_v_t_43


LogicTile_5_30

 (3 11)  (237 491)  (237 491)  routing T_5_30.sp12_v_b_1 <X> T_5_30.sp12_h_l_22


LogicTile_6_30

 (2 8)  (290 488)  (290 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (4 10)  (400 490)  (400 490)  routing T_8_30.sp4_v_b_10 <X> T_8_30.sp4_v_t_43
 (5 10)  (401 490)  (401 490)  routing T_8_30.sp4_v_b_6 <X> T_8_30.sp4_h_l_43
 (6 10)  (402 490)  (402 490)  routing T_8_30.sp4_v_b_10 <X> T_8_30.sp4_v_t_43


LogicTile_9_30

 (4 2)  (442 482)  (442 482)  routing T_9_30.sp4_v_b_0 <X> T_9_30.sp4_v_t_37
 (6 13)  (444 493)  (444 493)  routing T_9_30.sp4_h_l_44 <X> T_9_30.sp4_h_r_9


LogicTile_11_30

 (4 12)  (550 492)  (550 492)  routing T_11_30.sp4_v_t_44 <X> T_11_30.sp4_v_b_9


LogicTile_13_30

 (11 8)  (665 488)  (665 488)  routing T_13_30.sp4_h_r_3 <X> T_13_30.sp4_v_b_8
 (3 12)  (657 492)  (657 492)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_r_1
 (4 12)  (658 492)  (658 492)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9
 (3 13)  (657 493)  (657 493)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_r_1
 (5 13)  (659 493)  (659 493)  routing T_13_30.sp4_h_l_44 <X> T_13_30.sp4_v_b_9


LogicTile_14_30

 (19 15)  (727 495)  (727 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_30

 (6 14)  (1042 494)  (1042 494)  routing T_20_30.sp4_v_b_6 <X> T_20_30.sp4_v_t_44
 (5 15)  (1041 495)  (1041 495)  routing T_20_30.sp4_v_b_6 <X> T_20_30.sp4_v_t_44


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (8 0)  (1152 480)  (1152 480)  routing T_22_30.sp4_v_b_1 <X> T_22_30.sp4_h_r_1
 (9 0)  (1153 480)  (1153 480)  routing T_22_30.sp4_v_b_1 <X> T_22_30.sp4_h_r_1
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_23_30

 (19 4)  (1217 484)  (1217 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_30

 (3 2)  (1255 482)  (1255 482)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23
 (3 3)  (1255 483)  (1255 483)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_h_l_23


RAM_Tile_25_30

 (3 13)  (1309 493)  (1309 493)  routing T_25_30.sp12_h_l_22 <X> T_25_30.sp12_h_r_1


LogicTile_26_30

 (6 10)  (1354 490)  (1354 490)  routing T_26_30.sp4_h_l_36 <X> T_26_30.sp4_v_t_43


LogicTile_30_30

 (13 13)  (1577 493)  (1577 493)  routing T_30_30.sp4_v_t_43 <X> T_30_30.sp4_h_r_11


LogicTile_31_30

 (4 2)  (1622 482)  (1622 482)  routing T_31_30.sp4_v_b_0 <X> T_31_30.sp4_v_t_37


LogicTile_32_30

 (5 12)  (1677 492)  (1677 492)  routing T_32_30.sp4_v_b_3 <X> T_32_30.sp4_h_r_9
 (4 13)  (1676 493)  (1676 493)  routing T_32_30.sp4_v_b_3 <X> T_32_30.sp4_h_r_9
 (6 13)  (1678 493)  (1678 493)  routing T_32_30.sp4_v_b_3 <X> T_32_30.sp4_h_r_9


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (6 2)  (1732 482)  (1732 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g0_3
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_1 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (10 5)  (1736 485)  (1736 485)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (6 8)  (1732 488)  (1732 488)  routing T_33_30.span4_horz_9 <X> T_33_30.lc_trk_g1_1
 (7 8)  (1733 488)  (1733 488)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (1734 488)  (1734 488)  routing T_33_30.span4_horz_9 <X> T_33_30.lc_trk_g1_1
 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (8 9)  (1734 489)  (1734 489)  routing T_33_30.span4_horz_9 <X> T_33_30.lc_trk_g1_1
 (5 10)  (1731 490)  (1731 490)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g1_3
 (6 10)  (1732 490)  (1732 490)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (1734 490)  (1734 490)  routing T_33_30.span4_horz_35 <X> T_33_30.lc_trk_g1_3
 (11 10)  (1737 490)  (1737 490)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (10 11)  (1736 491)  (1736 491)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g1_6 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit
 (6 15)  (1732 495)  (1732 495)  routing T_33_30.span12_horz_14 <X> T_33_30.lc_trk_g1_6
 (7 15)  (1733 495)  (1733 495)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_29

 (11 0)  (6 464)  (6 464)  routing T_0_29.span4_vert_b_0 <X> T_0_29.span4_vert_t_12
 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 476)  (6 476)  routing T_0_29.span4_horz_19 <X> T_0_29.span4_vert_t_15
 (12 12)  (5 476)  (5 476)  routing T_0_29.span4_horz_19 <X> T_0_29.span4_vert_t_15


LogicTile_3_29

 (5 10)  (131 474)  (131 474)  routing T_3_29.sp4_h_r_3 <X> T_3_29.sp4_h_l_43
 (4 11)  (130 475)  (130 475)  routing T_3_29.sp4_h_r_3 <X> T_3_29.sp4_h_l_43


LogicTile_4_29

 (19 15)  (199 479)  (199 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_29

 (8 7)  (404 471)  (404 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41
 (9 7)  (405 471)  (405 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41
 (10 7)  (406 471)  (406 471)  routing T_8_29.sp4_h_r_10 <X> T_8_29.sp4_v_t_41
 (8 11)  (404 475)  (404 475)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_t_42
 (9 11)  (405 475)  (405 475)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_t_42
 (10 11)  (406 475)  (406 475)  routing T_8_29.sp4_h_r_1 <X> T_8_29.sp4_v_t_42


LogicTile_9_29

 (8 11)  (446 475)  (446 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42
 (10 11)  (448 475)  (448 475)  routing T_9_29.sp4_v_b_4 <X> T_9_29.sp4_v_t_42


LogicTile_10_29

 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (10 3)  (502 467)  (502 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36


LogicTile_11_29

 (8 8)  (554 472)  (554 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7
 (9 8)  (555 472)  (555 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7
 (10 8)  (556 472)  (556 472)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_h_r_7


LogicTile_12_29

 (9 2)  (609 466)  (609 466)  routing T_12_29.sp4_v_b_1 <X> T_12_29.sp4_h_l_36
 (10 5)  (610 469)  (610 469)  routing T_12_29.sp4_h_r_11 <X> T_12_29.sp4_v_b_4
 (4 12)  (604 476)  (604 476)  routing T_12_29.sp4_v_t_36 <X> T_12_29.sp4_v_b_9
 (6 12)  (606 476)  (606 476)  routing T_12_29.sp4_v_t_36 <X> T_12_29.sp4_v_b_9
 (10 14)  (610 478)  (610 478)  routing T_12_29.sp4_v_b_5 <X> T_12_29.sp4_h_l_47


LogicTile_14_29

 (3 3)  (711 467)  (711 467)  routing T_14_29.sp12_v_b_0 <X> T_14_29.sp12_h_l_23


LogicTile_15_29

 (4 5)  (766 469)  (766 469)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_h_r_3
 (6 5)  (768 469)  (768 469)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_h_r_3


LogicTile_16_29

 (8 1)  (824 465)  (824 465)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_v_b_1
 (10 5)  (826 469)  (826 469)  routing T_16_29.sp4_h_r_11 <X> T_16_29.sp4_v_b_4
 (11 15)  (827 479)  (827 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46
 (13 15)  (829 479)  (829 479)  routing T_16_29.sp4_h_r_3 <X> T_16_29.sp4_h_l_46


LogicTile_17_29

 (8 1)  (882 465)  (882 465)  routing T_17_29.sp4_h_r_1 <X> T_17_29.sp4_v_b_1
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (893 479)  (893 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_29

 (19 13)  (947 477)  (947 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_29

 (6 5)  (988 469)  (988 469)  routing T_19_29.sp4_h_l_38 <X> T_19_29.sp4_h_r_3


LogicTile_20_29

 (11 15)  (1047 479)  (1047 479)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_46
 (13 15)  (1049 479)  (1049 479)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_46


LogicTile_21_29

 (19 15)  (1109 479)  (1109 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_29

 (19 1)  (1163 465)  (1163 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (1147 476)  (1147 476)  routing T_22_29.sp12_v_b_1 <X> T_22_29.sp12_h_r_1
 (3 13)  (1147 477)  (1147 477)  routing T_22_29.sp12_v_b_1 <X> T_22_29.sp12_h_r_1


LogicTile_23_29

 (3 4)  (1201 468)  (1201 468)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (3 5)  (1201 469)  (1201 469)  routing T_23_29.sp12_v_b_0 <X> T_23_29.sp12_h_r_0
 (5 8)  (1203 472)  (1203 472)  routing T_23_29.sp4_h_l_38 <X> T_23_29.sp4_h_r_6
 (4 9)  (1202 473)  (1202 473)  routing T_23_29.sp4_h_l_38 <X> T_23_29.sp4_h_r_6


RAM_Tile_25_29

 (8 4)  (1314 468)  (1314 468)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_h_r_4
 (9 4)  (1315 468)  (1315 468)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_h_r_4


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (8 0)  (1356 464)  (1356 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1
 (9 0)  (1357 464)  (1357 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1
 (10 0)  (1358 464)  (1358 464)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_h_r_1


LogicTile_27_29

 (2 0)  (1404 464)  (1404 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23
 (11 14)  (1413 478)  (1413 478)  routing T_27_29.sp4_h_l_43 <X> T_27_29.sp4_v_t_46


LogicTile_28_29

 (11 14)  (1467 478)  (1467 478)  routing T_28_29.sp4_v_b_3 <X> T_28_29.sp4_v_t_46
 (13 14)  (1469 478)  (1469 478)  routing T_28_29.sp4_v_b_3 <X> T_28_29.sp4_v_t_46


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (6 14)  (1516 478)  (1516 478)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_v_t_44


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (8 0)  (1572 464)  (1572 464)  routing T_30_29.sp4_h_l_40 <X> T_30_29.sp4_h_r_1
 (10 0)  (1574 464)  (1574 464)  routing T_30_29.sp4_h_l_40 <X> T_30_29.sp4_h_r_1
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23
 (8 3)  (1572 467)  (1572 467)  routing T_30_29.sp4_h_l_36 <X> T_30_29.sp4_v_t_36


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23


LogicTile_32_29

 (19 3)  (1691 467)  (1691 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 465)  (1739 465)  routing T_33_29.span4_horz_25 <X> T_33_29.span4_vert_b_0
 (5 2)  (1731 466)  (1731 466)  routing T_33_29.span4_vert_b_3 <X> T_33_29.lc_trk_g0_3
 (7 2)  (1733 466)  (1733 466)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 467)  (1734 467)  routing T_33_29.span4_vert_b_3 <X> T_33_29.lc_trk_g0_3
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g1_5 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 474)  (1737 474)  routing T_33_29.lc_trk_g1_5 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g0_3 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 476)  (1732 476)  routing T_33_29.span12_horz_21 <X> T_33_29.lc_trk_g1_5
 (7 12)  (1733 476)  (1733 476)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (1734 477)  (1734 477)  routing T_33_29.span12_horz_21 <X> T_33_29.lc_trk_g1_5
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 452)  (6 452)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 452)  (4 452)  routing T_0_28.lc_trk_g1_5 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (4 5)  (13 453)  (13 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g1_6 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 458)  (4 458)  routing T_0_28.lc_trk_g1_4 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 460)  (13 460)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g1_4
 (5 12)  (12 460)  (12 460)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (7 12)  (10 460)  (10 460)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (5 13)  (12 461)  (12 461)  routing T_0_28.span4_vert_b_12 <X> T_0_28.lc_trk_g1_4
 (7 13)  (10 461)  (10 461)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (8 13)  (9 461)  (9 461)  routing T_0_28.span4_vert_b_5 <X> T_0_28.lc_trk_g1_5
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit
 (4 15)  (13 463)  (13 463)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g1_6
 (5 15)  (12 463)  (12 463)  routing T_0_28.span4_vert_b_6 <X> T_0_28.lc_trk_g1_6
 (7 15)  (10 463)  (10 463)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0
 (2 12)  (494 460)  (494 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_28

 (2 4)  (602 452)  (602 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_28

 (11 4)  (665 452)  (665 452)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5
 (13 4)  (667 452)  (667 452)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5
 (12 5)  (666 453)  (666 453)  routing T_13_28.sp4_h_l_46 <X> T_13_28.sp4_v_b_5


LogicTile_15_28

 (8 1)  (770 449)  (770 449)  routing T_15_28.sp4_h_l_42 <X> T_15_28.sp4_v_b_1
 (9 1)  (771 449)  (771 449)  routing T_15_28.sp4_h_l_42 <X> T_15_28.sp4_v_b_1
 (10 1)  (772 449)  (772 449)  routing T_15_28.sp4_h_l_42 <X> T_15_28.sp4_v_b_1


LogicTile_18_28

 (19 2)  (947 450)  (947 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 7)  (937 455)  (937 455)  routing T_18_28.sp4_v_b_8 <X> T_18_28.sp4_v_t_41
 (10 7)  (938 455)  (938 455)  routing T_18_28.sp4_v_b_8 <X> T_18_28.sp4_v_t_41


RAM_Tile_25_28

 (19 4)  (1325 452)  (1325 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_26_28

 (19 7)  (1367 455)  (1367 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_28

 (5 0)  (1623 448)  (1623 448)  routing T_31_28.sp4_v_b_0 <X> T_31_28.sp4_h_r_0
 (6 1)  (1624 449)  (1624 449)  routing T_31_28.sp4_v_b_0 <X> T_31_28.sp4_h_r_0


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (13 4)  (1739 452)  (1739 452)  routing T_33_28.lc_trk_g0_4 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (4 5)  (1730 453)  (1730 453)  routing T_33_28.span4_vert_b_4 <X> T_33_28.lc_trk_g0_4
 (5 5)  (1731 453)  (1731 453)  routing T_33_28.span4_vert_b_4 <X> T_33_28.lc_trk_g0_4
 (7 5)  (1733 453)  (1733 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (11 6)  (1737 454)  (1737 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14
 (12 6)  (1738 454)  (1738 454)  routing T_33_28.span4_horz_13 <X> T_33_28.span4_vert_t_14


IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_6 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 439)  (13 439)  routing T_0_27.span12_horz_22 <X> T_0_27.lc_trk_g0_6
 (6 7)  (11 439)  (11 439)  routing T_0_27.span12_horz_22 <X> T_0_27.lc_trk_g0_6
 (7 7)  (10 439)  (10 439)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_22 lc_trk_g0_6
 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 441)  (12 441)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g1_6 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit
 (4 15)  (13 447)  (13 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (5 15)  (12 447)  (12 447)  routing T_0_27.span4_vert_b_6 <X> T_0_27.lc_trk_g1_6
 (7 15)  (10 447)  (10 447)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_1_27

 (3 10)  (21 442)  (21 442)  routing T_1_27.sp12_h_r_1 <X> T_1_27.sp12_h_l_22
 (3 11)  (21 443)  (21 443)  routing T_1_27.sp12_h_r_1 <X> T_1_27.sp12_h_l_22


LogicTile_3_27

 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_6_27

 (3 4)  (291 436)  (291 436)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_h_r_0
 (2 8)  (290 440)  (290 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_27

 (2 0)  (344 432)  (344 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_27

 (2 8)  (398 440)  (398 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_27

 (5 0)  (443 432)  (443 432)  routing T_9_27.sp4_h_l_44 <X> T_9_27.sp4_h_r_0
 (4 1)  (442 433)  (442 433)  routing T_9_27.sp4_h_l_44 <X> T_9_27.sp4_h_r_0
 (2 4)  (440 436)  (440 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_h_r_7 <X> T_10_27.sp4_v_b_0
 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0
 (13 4)  (505 436)  (505 436)  routing T_10_27.sp4_h_l_40 <X> T_10_27.sp4_v_b_5
 (12 5)  (504 437)  (504 437)  routing T_10_27.sp4_h_l_40 <X> T_10_27.sp4_v_b_5


LogicTile_11_27

 (5 0)  (551 432)  (551 432)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_h_r_0
 (4 1)  (550 433)  (550 433)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_h_r_0
 (8 1)  (554 433)  (554 433)  routing T_11_27.sp4_h_r_1 <X> T_11_27.sp4_v_b_1
 (2 4)  (548 436)  (548 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (4 4)  (550 436)  (550 436)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (6 4)  (552 436)  (552 436)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (5 5)  (551 437)  (551 437)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_v_b_3
 (12 13)  (558 445)  (558 445)  routing T_11_27.sp4_h_r_11 <X> T_11_27.sp4_v_b_11
 (19 13)  (565 445)  (565 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_27

 (2 4)  (602 436)  (602 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (603 436)  (603 436)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (3 5)  (603 437)  (603 437)  routing T_12_27.sp12_v_b_0 <X> T_12_27.sp12_h_r_0
 (8 9)  (608 441)  (608 441)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_b_7
 (9 9)  (609 441)  (609 441)  routing T_12_27.sp4_h_l_42 <X> T_12_27.sp4_v_b_7


LogicTile_13_27

 (4 0)  (658 432)  (658 432)  routing T_13_27.sp4_h_l_37 <X> T_13_27.sp4_v_b_0
 (5 1)  (659 433)  (659 433)  routing T_13_27.sp4_h_l_37 <X> T_13_27.sp4_v_b_0
 (6 8)  (660 440)  (660 440)  routing T_13_27.sp4_v_t_38 <X> T_13_27.sp4_v_b_6
 (5 9)  (659 441)  (659 441)  routing T_13_27.sp4_v_t_38 <X> T_13_27.sp4_v_b_6
 (3 11)  (657 443)  (657 443)  routing T_13_27.sp12_v_b_1 <X> T_13_27.sp12_h_l_22


LogicTile_14_27

 (8 9)  (716 441)  (716 441)  routing T_14_27.sp4_h_l_36 <X> T_14_27.sp4_v_b_7
 (9 9)  (717 441)  (717 441)  routing T_14_27.sp4_h_l_36 <X> T_14_27.sp4_v_b_7
 (10 9)  (718 441)  (718 441)  routing T_14_27.sp4_h_l_36 <X> T_14_27.sp4_v_b_7
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_r_9 <X> T_14_27.sp4_v_b_9


LogicTile_15_27

 (4 0)  (766 432)  (766 432)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_0
 (5 1)  (767 433)  (767 433)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_0
 (8 1)  (770 433)  (770 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (9 1)  (771 433)  (771 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (10 1)  (772 433)  (772 433)  routing T_15_27.sp4_h_l_42 <X> T_15_27.sp4_v_b_1
 (8 2)  (770 434)  (770 434)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_h_l_36
 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (11 15)  (773 447)  (773 447)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_h_l_46
 (13 15)  (775 447)  (775 447)  routing T_15_27.sp4_h_r_3 <X> T_15_27.sp4_h_l_46


LogicTile_16_27

 (2 0)  (818 432)  (818 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 13)  (835 445)  (835 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (11 14)  (827 446)  (827 446)  routing T_16_27.sp4_v_b_8 <X> T_16_27.sp4_v_t_46
 (12 15)  (828 447)  (828 447)  routing T_16_27.sp4_v_b_8 <X> T_16_27.sp4_v_t_46
 (19 15)  (835 447)  (835 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_27

 (3 2)  (877 434)  (877 434)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (3 3)  (877 435)  (877 435)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_h_l_23
 (19 15)  (893 447)  (893 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_27

 (4 15)  (932 447)  (932 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44
 (6 15)  (934 447)  (934 447)  routing T_18_27.sp4_h_r_1 <X> T_18_27.sp4_h_l_44


LogicTile_19_27

 (19 13)  (1001 445)  (1001 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (10 15)  (992 447)  (992 447)  routing T_19_27.sp4_h_l_40 <X> T_19_27.sp4_v_t_47


LogicTile_20_27

 (11 10)  (1047 442)  (1047 442)  routing T_20_27.sp4_h_l_38 <X> T_20_27.sp4_v_t_45


LogicTile_24_27

 (5 0)  (1257 432)  (1257 432)  routing T_24_27.sp4_v_b_6 <X> T_24_27.sp4_h_r_0
 (4 1)  (1256 433)  (1256 433)  routing T_24_27.sp4_v_b_6 <X> T_24_27.sp4_h_r_0
 (6 1)  (1258 433)  (1258 433)  routing T_24_27.sp4_v_b_6 <X> T_24_27.sp4_h_r_0


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_h_l_23
 (9 15)  (1357 447)  (1357 447)  routing T_26_27.sp4_v_b_10 <X> T_26_27.sp4_v_t_47


LogicTile_28_27

 (6 1)  (1462 433)  (1462 433)  routing T_28_27.sp4_h_l_37 <X> T_28_27.sp4_h_r_0
 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


LogicTile_32_27

 (11 9)  (1683 441)  (1683 441)  routing T_32_27.sp4_h_l_37 <X> T_32_27.sp4_h_r_8
 (13 9)  (1685 441)  (1685 441)  routing T_32_27.sp4_h_l_37 <X> T_32_27.sp4_h_r_8


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 440)  (1730 440)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (4 9)  (1730 441)  (1730 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (6 9)  (1732 441)  (1732 441)  routing T_33_27.span4_horz_8 <X> T_33_27.lc_trk_g1_0
 (7 9)  (1733 441)  (1733 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (1738 442)  (1738 442)  routing T_33_27.lc_trk_g1_0 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (11 14)  (137 430)  (137 430)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46
 (13 14)  (139 430)  (139 430)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46
 (12 15)  (138 431)  (138 431)  routing T_3_26.sp4_h_r_5 <X> T_3_26.sp4_v_t_46


LogicTile_4_26

 (2 0)  (182 416)  (182 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_7_26

 (3 14)  (345 430)  (345 430)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22
 (3 15)  (345 431)  (345 431)  routing T_7_26.sp12_h_r_1 <X> T_7_26.sp12_v_t_22


RAM_Tile_8_26

 (3 6)  (399 422)  (399 422)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23
 (3 7)  (399 423)  (399 423)  routing T_8_26.sp12_h_r_0 <X> T_8_26.sp12_v_t_23
 (4 10)  (400 426)  (400 426)  routing T_8_26.sp4_h_r_6 <X> T_8_26.sp4_v_t_43
 (5 11)  (401 427)  (401 427)  routing T_8_26.sp4_h_r_6 <X> T_8_26.sp4_v_t_43
 (8 15)  (404 431)  (404 431)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_47
 (9 15)  (405 431)  (405 431)  routing T_8_26.sp4_h_r_10 <X> T_8_26.sp4_v_t_47


LogicTile_9_26

 (4 2)  (442 418)  (442 418)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37
 (5 3)  (443 419)  (443 419)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37


LogicTile_10_26

 (16 2)  (508 418)  (508 418)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (17 2)  (509 418)  (509 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 418)  (510 418)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (26 2)  (518 418)  (518 418)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 418)  (520 418)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 418)  (521 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 418)  (522 418)  routing T_10_26.lc_trk_g2_4 <X> T_10_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 418)  (523 418)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 418)  (524 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 418)  (525 418)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 418)  (526 418)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 418)  (528 418)  LC_1 Logic Functioning bit
 (38 2)  (530 418)  (530 418)  LC_1 Logic Functioning bit
 (41 2)  (533 418)  (533 418)  LC_1 Logic Functioning bit
 (43 2)  (535 418)  (535 418)  LC_1 Logic Functioning bit
 (18 3)  (510 419)  (510 419)  routing T_10_26.sp4_v_b_13 <X> T_10_26.lc_trk_g0_5
 (26 3)  (518 419)  (518 419)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 419)  (520 419)  routing T_10_26.lc_trk_g2_7 <X> T_10_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 419)  (521 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 419)  (529 419)  LC_1 Logic Functioning bit
 (39 3)  (531 419)  (531 419)  LC_1 Logic Functioning bit
 (41 3)  (533 419)  (533 419)  LC_1 Logic Functioning bit
 (43 3)  (535 419)  (535 419)  LC_1 Logic Functioning bit
 (47 3)  (539 419)  (539 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 424)  (519 424)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 424)  (520 424)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 424)  (521 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 424)  (522 424)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 424)  (524 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 424)  (525 424)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 424)  (526 424)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 424)  (528 424)  LC_4 Logic Functioning bit
 (38 8)  (530 424)  (530 424)  LC_4 Logic Functioning bit
 (51 8)  (543 424)  (543 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 425)  (520 425)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 425)  (522 425)  routing T_10_26.lc_trk_g3_6 <X> T_10_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (37 9)  (529 425)  (529 425)  LC_4 Logic Functioning bit
 (38 9)  (530 425)  (530 425)  LC_4 Logic Functioning bit
 (39 9)  (531 425)  (531 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (21 10)  (513 426)  (513 426)  routing T_10_26.sp12_v_b_7 <X> T_10_26.lc_trk_g2_7
 (22 10)  (514 426)  (514 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (516 426)  (516 426)  routing T_10_26.sp12_v_b_7 <X> T_10_26.lc_trk_g2_7
 (17 11)  (509 427)  (509 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (513 427)  (513 427)  routing T_10_26.sp12_v_b_7 <X> T_10_26.lc_trk_g2_7
 (14 12)  (506 428)  (506 428)  routing T_10_26.sp12_v_b_0 <X> T_10_26.lc_trk_g3_0
 (14 13)  (506 429)  (506 429)  routing T_10_26.sp12_v_b_0 <X> T_10_26.lc_trk_g3_0
 (15 13)  (507 429)  (507 429)  routing T_10_26.sp12_v_b_0 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (17 14)  (509 430)  (509 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (514 430)  (514 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (518 430)  (518 430)  routing T_10_26.lc_trk_g0_5 <X> T_10_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 430)  (519 430)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 430)  (520 430)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 430)  (521 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 430)  (522 430)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 430)  (523 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 430)  (524 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 430)  (525 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 430)  (526 430)  routing T_10_26.lc_trk_g3_5 <X> T_10_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 430)  (528 430)  LC_7 Logic Functioning bit
 (38 14)  (530 430)  (530 430)  LC_7 Logic Functioning bit
 (41 14)  (533 430)  (533 430)  LC_7 Logic Functioning bit
 (43 14)  (535 430)  (535 430)  LC_7 Logic Functioning bit
 (46 14)  (538 430)  (538 430)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (513 431)  (513 431)  routing T_10_26.sp4_r_v_b_47 <X> T_10_26.lc_trk_g3_7
 (22 15)  (514 431)  (514 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (521 431)  (521 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 431)  (522 431)  routing T_10_26.lc_trk_g3_7 <X> T_10_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 431)  (528 431)  LC_7 Logic Functioning bit
 (38 15)  (530 431)  (530 431)  LC_7 Logic Functioning bit
 (40 15)  (532 431)  (532 431)  LC_7 Logic Functioning bit
 (42 15)  (534 431)  (534 431)  LC_7 Logic Functioning bit


LogicTile_11_26

 (15 0)  (561 416)  (561 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (16 0)  (562 416)  (562 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (17 0)  (563 416)  (563 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 416)  (564 416)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (18 1)  (564 417)  (564 417)  routing T_11_26.sp4_h_l_4 <X> T_11_26.lc_trk_g0_1
 (17 4)  (563 420)  (563 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (573 420)  (573 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 420)  (574 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 420)  (575 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 420)  (576 420)  routing T_11_26.lc_trk_g3_4 <X> T_11_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 420)  (579 420)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (27 5)  (573 421)  (573 421)  routing T_11_26.lc_trk_g1_1 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 421)  (582 421)  LC_2 Logic Functioning bit
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (38 5)  (584 421)  (584 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (41 5)  (587 421)  (587 421)  LC_2 Logic Functioning bit
 (43 5)  (589 421)  (589 421)  LC_2 Logic Functioning bit
 (51 5)  (597 421)  (597 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 8)  (561 424)  (561 424)  routing T_11_26.sp12_v_b_1 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (564 424)  (564 424)  routing T_11_26.sp12_v_b_1 <X> T_11_26.lc_trk_g2_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 424)  (577 424)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 424)  (580 424)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 424)  (582 424)  LC_4 Logic Functioning bit
 (38 8)  (584 424)  (584 424)  LC_4 Logic Functioning bit
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (46 8)  (592 424)  (592 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (564 425)  (564 425)  routing T_11_26.sp12_v_b_1 <X> T_11_26.lc_trk_g2_1
 (27 9)  (573 425)  (573 425)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g3_1 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 425)  (577 425)  routing T_11_26.lc_trk_g3_6 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 425)  (582 425)  LC_4 Logic Functioning bit
 (38 9)  (584 425)  (584 425)  LC_4 Logic Functioning bit
 (40 9)  (586 425)  (586 425)  LC_4 Logic Functioning bit
 (42 9)  (588 425)  (588 425)  LC_4 Logic Functioning bit
 (5 12)  (551 428)  (551 428)  routing T_11_26.sp4_v_t_44 <X> T_11_26.sp4_h_r_9
 (17 12)  (563 428)  (563 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 429)  (564 429)  routing T_11_26.sp4_r_v_b_41 <X> T_11_26.lc_trk_g3_1
 (14 15)  (560 431)  (560 431)  routing T_11_26.sp4_r_v_b_44 <X> T_11_26.lc_trk_g3_4
 (17 15)  (563 431)  (563 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (568 431)  (568 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_12_26

 (22 0)  (622 416)  (622 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 416)  (623 416)  routing T_12_26.sp4_v_b_19 <X> T_12_26.lc_trk_g0_3
 (24 0)  (624 416)  (624 416)  routing T_12_26.sp4_v_b_19 <X> T_12_26.lc_trk_g0_3
 (27 0)  (627 416)  (627 416)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 416)  (629 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 416)  (630 416)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 416)  (632 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 416)  (633 416)  routing T_12_26.lc_trk_g2_1 <X> T_12_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 416)  (636 416)  LC_0 Logic Functioning bit
 (38 0)  (638 416)  (638 416)  LC_0 Logic Functioning bit
 (41 0)  (641 416)  (641 416)  LC_0 Logic Functioning bit
 (43 0)  (643 416)  (643 416)  LC_0 Logic Functioning bit
 (47 0)  (647 416)  (647 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (626 417)  (626 417)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 417)  (627 417)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 417)  (629 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (637 417)  (637 417)  LC_0 Logic Functioning bit
 (39 1)  (639 417)  (639 417)  LC_0 Logic Functioning bit
 (3 2)  (603 418)  (603 418)  routing T_12_26.sp12_h_r_0 <X> T_12_26.sp12_h_l_23
 (3 3)  (603 419)  (603 419)  routing T_12_26.sp12_h_r_0 <X> T_12_26.sp12_h_l_23
 (22 3)  (622 419)  (622 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 419)  (625 419)  routing T_12_26.sp4_r_v_b_30 <X> T_12_26.lc_trk_g0_6
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp4_v_b_19 <X> T_12_26.lc_trk_g1_3
 (24 4)  (624 420)  (624 420)  routing T_12_26.sp4_v_b_19 <X> T_12_26.lc_trk_g1_3
 (26 4)  (626 420)  (626 420)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 420)  (629 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 420)  (631 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 420)  (632 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 420)  (634 420)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_2/in_3
 (22 5)  (622 421)  (622 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 421)  (623 421)  routing T_12_26.sp4_v_b_18 <X> T_12_26.lc_trk_g1_2
 (24 5)  (624 421)  (624 421)  routing T_12_26.sp4_v_b_18 <X> T_12_26.lc_trk_g1_2
 (26 5)  (626 421)  (626 421)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 421)  (627 421)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 421)  (628 421)  routing T_12_26.lc_trk_g3_7 <X> T_12_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 421)  (629 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 421)  (630 421)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_2/in_1
 (37 5)  (637 421)  (637 421)  LC_2 Logic Functioning bit
 (39 5)  (639 421)  (639 421)  LC_2 Logic Functioning bit
 (40 5)  (640 421)  (640 421)  LC_2 Logic Functioning bit
 (41 5)  (641 421)  (641 421)  LC_2 Logic Functioning bit
 (42 5)  (642 421)  (642 421)  LC_2 Logic Functioning bit
 (43 5)  (643 421)  (643 421)  LC_2 Logic Functioning bit
 (51 5)  (651 421)  (651 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (614 422)  (614 422)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (14 7)  (614 423)  (614 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (15 7)  (615 423)  (615 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (16 7)  (616 423)  (616 423)  routing T_12_26.sp4_h_l_9 <X> T_12_26.lc_trk_g1_4
 (17 7)  (617 423)  (617 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (16 8)  (616 424)  (616 424)  routing T_12_26.sp4_v_b_33 <X> T_12_26.lc_trk_g2_1
 (17 8)  (617 424)  (617 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 424)  (618 424)  routing T_12_26.sp4_v_b_33 <X> T_12_26.lc_trk_g2_1
 (21 8)  (621 424)  (621 424)  routing T_12_26.sp4_v_t_14 <X> T_12_26.lc_trk_g2_3
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 424)  (623 424)  routing T_12_26.sp4_v_t_14 <X> T_12_26.lc_trk_g2_3
 (29 8)  (629 424)  (629 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 424)  (631 424)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 424)  (632 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 424)  (634 424)  routing T_12_26.lc_trk_g1_4 <X> T_12_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 424)  (636 424)  LC_4 Logic Functioning bit
 (37 8)  (637 424)  (637 424)  LC_4 Logic Functioning bit
 (38 8)  (638 424)  (638 424)  LC_4 Logic Functioning bit
 (39 8)  (639 424)  (639 424)  LC_4 Logic Functioning bit
 (40 8)  (640 424)  (640 424)  LC_4 Logic Functioning bit
 (42 8)  (642 424)  (642 424)  LC_4 Logic Functioning bit
 (51 8)  (651 424)  (651 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (618 425)  (618 425)  routing T_12_26.sp4_v_b_33 <X> T_12_26.lc_trk_g2_1
 (30 9)  (630 425)  (630 425)  routing T_12_26.lc_trk_g0_3 <X> T_12_26.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 425)  (636 425)  LC_4 Logic Functioning bit
 (37 9)  (637 425)  (637 425)  LC_4 Logic Functioning bit
 (38 9)  (638 425)  (638 425)  LC_4 Logic Functioning bit
 (39 9)  (639 425)  (639 425)  LC_4 Logic Functioning bit
 (40 9)  (640 425)  (640 425)  LC_4 Logic Functioning bit
 (42 9)  (642 425)  (642 425)  LC_4 Logic Functioning bit
 (26 12)  (626 428)  (626 428)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 428)  (627 428)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 428)  (636 428)  LC_6 Logic Functioning bit
 (38 12)  (638 428)  (638 428)  LC_6 Logic Functioning bit
 (47 12)  (647 428)  (647 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (626 429)  (626 429)  routing T_12_26.lc_trk_g0_6 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 429)  (630 429)  routing T_12_26.lc_trk_g1_2 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (37 13)  (637 429)  (637 429)  LC_6 Logic Functioning bit
 (38 13)  (638 429)  (638 429)  LC_6 Logic Functioning bit
 (39 13)  (639 429)  (639 429)  LC_6 Logic Functioning bit
 (41 13)  (641 429)  (641 429)  LC_6 Logic Functioning bit
 (43 13)  (643 429)  (643 429)  LC_6 Logic Functioning bit
 (22 14)  (622 430)  (622 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 430)  (623 430)  routing T_12_26.sp12_v_t_12 <X> T_12_26.lc_trk_g3_7


LogicTile_13_26

 (11 4)  (665 420)  (665 420)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_5
 (13 4)  (667 420)  (667 420)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_5
 (4 12)  (658 428)  (658 428)  routing T_13_26.sp4_v_t_44 <X> T_13_26.sp4_v_b_9
 (11 12)  (665 428)  (665 428)  routing T_13_26.sp4_v_t_45 <X> T_13_26.sp4_v_b_11
 (12 13)  (666 429)  (666 429)  routing T_13_26.sp4_v_t_45 <X> T_13_26.sp4_v_b_11


LogicTile_14_26

 (9 6)  (717 422)  (717 422)  routing T_14_26.sp4_v_b_4 <X> T_14_26.sp4_h_l_41


LogicTile_15_26

 (3 12)  (765 428)  (765 428)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1
 (3 13)  (765 429)  (765 429)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1


LogicTile_16_26

 (26 0)  (842 416)  (842 416)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 416)  (844 416)  routing T_16_26.lc_trk_g2_1 <X> T_16_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 416)  (845 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 416)  (848 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 416)  (849 416)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 416)  (852 416)  LC_0 Logic Functioning bit
 (38 0)  (854 416)  (854 416)  LC_0 Logic Functioning bit
 (47 0)  (863 416)  (863 416)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 417)  (842 417)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 417)  (843 417)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 417)  (845 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 417)  (847 417)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 417)  (852 417)  LC_0 Logic Functioning bit
 (37 1)  (853 417)  (853 417)  LC_0 Logic Functioning bit
 (38 1)  (854 417)  (854 417)  LC_0 Logic Functioning bit
 (39 1)  (855 417)  (855 417)  LC_0 Logic Functioning bit
 (41 1)  (857 417)  (857 417)  LC_0 Logic Functioning bit
 (43 1)  (859 417)  (859 417)  LC_0 Logic Functioning bit
 (25 4)  (841 420)  (841 420)  routing T_16_26.sp4_v_b_2 <X> T_16_26.lc_trk_g1_2
 (26 4)  (842 420)  (842 420)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 420)  (843 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 420)  (844 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 420)  (845 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 420)  (846 420)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 420)  (848 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 420)  (849 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 420)  (850 420)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 420)  (852 420)  LC_2 Logic Functioning bit
 (38 4)  (854 420)  (854 420)  LC_2 Logic Functioning bit
 (52 4)  (868 420)  (868 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (838 421)  (838 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (839 421)  (839 421)  routing T_16_26.sp4_v_b_2 <X> T_16_26.lc_trk_g1_2
 (26 5)  (842 421)  (842 421)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 421)  (843 421)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 421)  (845 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 421)  (847 421)  routing T_16_26.lc_trk_g3_2 <X> T_16_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 421)  (852 421)  LC_2 Logic Functioning bit
 (37 5)  (853 421)  (853 421)  LC_2 Logic Functioning bit
 (38 5)  (854 421)  (854 421)  LC_2 Logic Functioning bit
 (39 5)  (855 421)  (855 421)  LC_2 Logic Functioning bit
 (41 5)  (857 421)  (857 421)  LC_2 Logic Functioning bit
 (43 5)  (859 421)  (859 421)  LC_2 Logic Functioning bit
 (21 6)  (837 422)  (837 422)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g1_7
 (22 6)  (838 422)  (838 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 422)  (839 422)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g1_7
 (36 6)  (852 422)  (852 422)  LC_3 Logic Functioning bit
 (37 6)  (853 422)  (853 422)  LC_3 Logic Functioning bit
 (38 6)  (854 422)  (854 422)  LC_3 Logic Functioning bit
 (39 6)  (855 422)  (855 422)  LC_3 Logic Functioning bit
 (40 6)  (856 422)  (856 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (42 6)  (858 422)  (858 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (21 7)  (837 423)  (837 423)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g1_7
 (36 7)  (852 423)  (852 423)  LC_3 Logic Functioning bit
 (37 7)  (853 423)  (853 423)  LC_3 Logic Functioning bit
 (38 7)  (854 423)  (854 423)  LC_3 Logic Functioning bit
 (39 7)  (855 423)  (855 423)  LC_3 Logic Functioning bit
 (40 7)  (856 423)  (856 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (42 7)  (858 423)  (858 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (46 7)  (862 423)  (862 423)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (831 424)  (831 424)  routing T_16_26.sp4_v_t_28 <X> T_16_26.lc_trk_g2_1
 (16 8)  (832 424)  (832 424)  routing T_16_26.sp4_v_t_28 <X> T_16_26.lc_trk_g2_1
 (17 8)  (833 424)  (833 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (838 424)  (838 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 10)  (844 426)  (844 426)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 426)  (846 426)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 426)  (847 426)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 426)  (850 426)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (43 10)  (859 426)  (859 426)  LC_5 Logic Functioning bit
 (48 10)  (864 426)  (864 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_r_v_b_36 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (842 427)  (842 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 427)  (843 427)  routing T_16_26.lc_trk_g1_2 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 427)  (847 427)  routing T_16_26.lc_trk_g1_7 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 427)  (853 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (41 11)  (857 427)  (857 427)  LC_5 Logic Functioning bit
 (43 11)  (859 427)  (859 427)  LC_5 Logic Functioning bit
 (22 13)  (838 429)  (838 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (830 430)  (830 430)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (14 15)  (830 431)  (830 431)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (16 15)  (832 431)  (832 431)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_20_26

 (5 11)  (1041 427)  (1041 427)  routing T_20_26.sp4_h_l_43 <X> T_20_26.sp4_v_t_43


LogicTile_22_26

 (3 5)  (1147 421)  (1147 421)  routing T_22_26.sp12_h_l_23 <X> T_22_26.sp12_h_r_0


LogicTile_24_26

 (19 6)  (1271 422)  (1271 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_26

 (3 15)  (1405 431)  (1405 431)  routing T_27_26.sp12_h_l_22 <X> T_27_26.sp12_v_t_22


LogicTile_28_26

 (2 4)  (1458 420)  (1458 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_31_26

 (6 2)  (1624 418)  (1624 418)  routing T_31_26.sp4_h_l_42 <X> T_31_26.sp4_v_t_37


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_horz_17 <X> T_0_25.lc_trk_g0_1
 (6 0)  (11 400)  (11 400)  routing T_0_25.span4_horz_17 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_vert_b_0 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 401)  (13 401)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g0_0
 (5 1)  (12 401)  (12 401)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g0_0
 (7 1)  (10 401)  (10 401)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 402)  (6 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (12 2)  (5 402)  (5 402)  routing T_0_25.span4_horz_7 <X> T_0_25.span4_vert_t_13
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (11 4)  (6 404)  (6 404)  routing T_0_25.lc_trk_g1_0 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (12 6)  (5 406)  (5 406)  routing T_0_25.span4_horz_37 <X> T_0_25.span4_vert_t_14
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 409)  (13 409)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g1_0
 (5 9)  (12 409)  (12 409)  routing T_0_25.span4_vert_b_0 <X> T_0_25.lc_trk_g1_0
 (7 9)  (10 409)  (10 409)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25

 (6 3)  (24 403)  (24 403)  routing T_1_25.sp4_h_r_0 <X> T_1_25.sp4_h_l_37
 (2 4)  (20 404)  (20 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_2_25



LogicTile_3_25

 (8 6)  (134 406)  (134 406)  routing T_3_25.sp4_h_r_8 <X> T_3_25.sp4_h_l_41
 (10 6)  (136 406)  (136 406)  routing T_3_25.sp4_h_r_8 <X> T_3_25.sp4_h_l_41


LogicTile_4_25



LogicTile_5_25

 (4 3)  (238 403)  (238 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.sp4_h_l_37
 (6 3)  (240 403)  (240 403)  routing T_5_25.sp4_h_r_4 <X> T_5_25.sp4_h_l_37
 (3 4)  (237 404)  (237 404)  routing T_5_25.sp12_v_t_23 <X> T_5_25.sp12_h_r_0


LogicTile_6_25

 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_25

 (3 2)  (345 402)  (345 402)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_h_l_23
 (3 3)  (345 403)  (345 403)  routing T_7_25.sp12_h_r_0 <X> T_7_25.sp12_h_l_23
 (11 11)  (353 411)  (353 411)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_45
 (13 11)  (355 411)  (355 411)  routing T_7_25.sp4_h_r_0 <X> T_7_25.sp4_h_l_45
 (19 15)  (361 415)  (361 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_25



LogicTile_9_25

 (4 4)  (442 404)  (442 404)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (6 4)  (444 404)  (444 404)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (5 5)  (443 405)  (443 405)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_3
 (9 6)  (447 406)  (447 406)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_h_l_41
 (9 7)  (447 407)  (447 407)  routing T_9_25.sp4_v_b_4 <X> T_9_25.sp4_v_t_41


LogicTile_10_25

 (5 8)  (497 408)  (497 408)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_h_r_6
 (4 9)  (496 409)  (496 409)  routing T_10_25.sp4_h_l_38 <X> T_10_25.sp4_h_r_6


LogicTile_11_25

 (4 3)  (550 403)  (550 403)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_h_l_37
 (8 15)  (554 415)  (554 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47
 (10 15)  (556 415)  (556 415)  routing T_11_25.sp4_v_b_7 <X> T_11_25.sp4_v_t_47


LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25

 (22 3)  (676 403)  (676 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 403)  (677 403)  routing T_13_25.sp4_v_b_22 <X> T_13_25.lc_trk_g0_6
 (24 3)  (678 403)  (678 403)  routing T_13_25.sp4_v_b_22 <X> T_13_25.lc_trk_g0_6
 (21 4)  (675 404)  (675 404)  routing T_13_25.sp4_v_b_3 <X> T_13_25.lc_trk_g1_3
 (22 4)  (676 404)  (676 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (677 404)  (677 404)  routing T_13_25.sp4_v_b_3 <X> T_13_25.lc_trk_g1_3
 (26 4)  (680 404)  (680 404)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 404)  (681 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 404)  (683 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 404)  (684 404)  routing T_13_25.lc_trk_g1_4 <X> T_13_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 404)  (685 404)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 404)  (686 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 404)  (687 404)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 404)  (690 404)  LC_2 Logic Functioning bit
 (38 4)  (692 404)  (692 404)  LC_2 Logic Functioning bit
 (41 4)  (695 404)  (695 404)  LC_2 Logic Functioning bit
 (43 4)  (697 404)  (697 404)  LC_2 Logic Functioning bit
 (47 4)  (701 404)  (701 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (680 405)  (680 405)  routing T_13_25.lc_trk_g0_6 <X> T_13_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 405)  (683 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 405)  (685 405)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 405)  (690 405)  LC_2 Logic Functioning bit
 (38 5)  (692 405)  (692 405)  LC_2 Logic Functioning bit
 (40 5)  (694 405)  (694 405)  LC_2 Logic Functioning bit
 (42 5)  (696 405)  (696 405)  LC_2 Logic Functioning bit
 (14 6)  (668 406)  (668 406)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (14 7)  (668 407)  (668 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (15 7)  (669 407)  (669 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (16 7)  (670 407)  (670 407)  routing T_13_25.sp4_h_l_9 <X> T_13_25.lc_trk_g1_4
 (17 7)  (671 407)  (671 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (17 8)  (671 408)  (671 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (672 409)  (672 409)  routing T_13_25.sp4_r_v_b_33 <X> T_13_25.lc_trk_g2_1
 (22 10)  (676 410)  (676 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 410)  (677 410)  routing T_13_25.sp4_v_b_47 <X> T_13_25.lc_trk_g2_7
 (24 10)  (678 410)  (678 410)  routing T_13_25.sp4_v_b_47 <X> T_13_25.lc_trk_g2_7
 (27 10)  (681 410)  (681 410)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 410)  (687 410)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 410)  (688 410)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (41 10)  (695 410)  (695 410)  LC_5 Logic Functioning bit
 (43 10)  (697 410)  (697 410)  LC_5 Logic Functioning bit
 (52 10)  (706 410)  (706 410)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (681 411)  (681 411)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 411)  (682 411)  routing T_13_25.lc_trk_g3_0 <X> T_13_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 411)  (683 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 411)  (684 411)  routing T_13_25.lc_trk_g1_3 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 411)  (685 411)  routing T_13_25.lc_trk_g3_3 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (38 11)  (692 411)  (692 411)  LC_5 Logic Functioning bit
 (40 11)  (694 411)  (694 411)  LC_5 Logic Functioning bit
 (42 11)  (696 411)  (696 411)  LC_5 Logic Functioning bit
 (14 12)  (668 412)  (668 412)  routing T_13_25.sp4_v_b_24 <X> T_13_25.lc_trk_g3_0
 (22 12)  (676 412)  (676 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 412)  (677 412)  routing T_13_25.sp4_v_t_30 <X> T_13_25.lc_trk_g3_3
 (24 12)  (678 412)  (678 412)  routing T_13_25.sp4_v_t_30 <X> T_13_25.lc_trk_g3_3
 (26 12)  (680 412)  (680 412)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 412)  (682 412)  routing T_13_25.lc_trk_g2_1 <X> T_13_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 412)  (683 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 412)  (685 412)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 412)  (686 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 412)  (687 412)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 412)  (690 412)  LC_6 Logic Functioning bit
 (38 12)  (692 412)  (692 412)  LC_6 Logic Functioning bit
 (41 12)  (695 412)  (695 412)  LC_6 Logic Functioning bit
 (43 12)  (697 412)  (697 412)  LC_6 Logic Functioning bit
 (52 12)  (706 412)  (706 412)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (16 13)  (670 413)  (670 413)  routing T_13_25.sp4_v_b_24 <X> T_13_25.lc_trk_g3_0
 (17 13)  (671 413)  (671 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (680 413)  (680 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 413)  (681 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 413)  (682 413)  routing T_13_25.lc_trk_g3_7 <X> T_13_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 413)  (683 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 413)  (685 413)  routing T_13_25.lc_trk_g2_7 <X> T_13_25.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 413)  (691 413)  LC_6 Logic Functioning bit
 (39 13)  (693 413)  (693 413)  LC_6 Logic Functioning bit
 (41 13)  (695 413)  (695 413)  LC_6 Logic Functioning bit
 (43 13)  (697 413)  (697 413)  LC_6 Logic Functioning bit
 (22 14)  (676 414)  (676 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 415)  (675 415)  routing T_13_25.sp4_r_v_b_47 <X> T_13_25.lc_trk_g3_7


LogicTile_14_25

 (3 0)  (711 400)  (711 400)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0
 (22 0)  (730 400)  (730 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (731 400)  (731 400)  routing T_14_25.sp12_h_l_16 <X> T_14_25.lc_trk_g0_3
 (3 1)  (711 401)  (711 401)  routing T_14_25.sp12_h_r_0 <X> T_14_25.sp12_v_b_0
 (21 1)  (729 401)  (729 401)  routing T_14_25.sp12_h_l_16 <X> T_14_25.lc_trk_g0_3
 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 402)  (741 402)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (41 2)  (749 402)  (749 402)  LC_1 Logic Functioning bit
 (43 2)  (751 402)  (751 402)  LC_1 Logic Functioning bit
 (52 2)  (760 402)  (760 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (734 403)  (734 403)  routing T_14_25.lc_trk_g0_3 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 403)  (738 403)  routing T_14_25.lc_trk_g1_3 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 403)  (739 403)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (38 3)  (746 403)  (746 403)  LC_1 Logic Functioning bit
 (40 3)  (748 403)  (748 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (19 4)  (727 404)  (727 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (729 404)  (729 404)  routing T_14_25.sp4_v_b_3 <X> T_14_25.lc_trk_g1_3
 (22 4)  (730 404)  (730 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 404)  (731 404)  routing T_14_25.sp4_v_b_3 <X> T_14_25.lc_trk_g1_3
 (15 5)  (723 405)  (723 405)  routing T_14_25.sp4_v_t_5 <X> T_14_25.lc_trk_g1_0
 (16 5)  (724 405)  (724 405)  routing T_14_25.sp4_v_t_5 <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (730 405)  (730 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (731 405)  (731 405)  routing T_14_25.sp4_h_r_2 <X> T_14_25.lc_trk_g1_2
 (24 5)  (732 405)  (732 405)  routing T_14_25.sp4_h_r_2 <X> T_14_25.lc_trk_g1_2
 (25 5)  (733 405)  (733 405)  routing T_14_25.sp4_h_r_2 <X> T_14_25.lc_trk_g1_2
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (736 406)  (736 406)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 406)  (737 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 406)  (738 406)  routing T_14_25.lc_trk_g2_4 <X> T_14_25.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 406)  (739 406)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 406)  (740 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 406)  (741 406)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 406)  (744 406)  LC_3 Logic Functioning bit
 (38 6)  (746 406)  (746 406)  LC_3 Logic Functioning bit
 (41 6)  (749 406)  (749 406)  LC_3 Logic Functioning bit
 (43 6)  (751 406)  (751 406)  LC_3 Logic Functioning bit
 (47 6)  (755 406)  (755 406)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (726 407)  (726 407)  routing T_14_25.sp4_r_v_b_29 <X> T_14_25.lc_trk_g1_5
 (27 7)  (735 407)  (735 407)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 407)  (737 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 407)  (739 407)  routing T_14_25.lc_trk_g2_6 <X> T_14_25.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 407)  (745 407)  LC_3 Logic Functioning bit
 (39 7)  (747 407)  (747 407)  LC_3 Logic Functioning bit
 (41 7)  (749 407)  (749 407)  LC_3 Logic Functioning bit
 (43 7)  (751 407)  (751 407)  LC_3 Logic Functioning bit
 (4 8)  (712 408)  (712 408)  routing T_14_25.sp4_h_l_43 <X> T_14_25.sp4_v_b_6
 (11 8)  (719 408)  (719 408)  routing T_14_25.sp4_h_r_3 <X> T_14_25.sp4_v_b_8
 (26 8)  (734 408)  (734 408)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 408)  (735 408)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 408)  (737 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 408)  (739 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 408)  (740 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 408)  (741 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 408)  (742 408)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 408)  (744 408)  LC_4 Logic Functioning bit
 (38 8)  (746 408)  (746 408)  LC_4 Logic Functioning bit
 (52 8)  (760 408)  (760 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (5 9)  (713 409)  (713 409)  routing T_14_25.sp4_h_l_43 <X> T_14_25.sp4_v_b_6
 (27 9)  (735 409)  (735 409)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 409)  (737 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 409)  (738 409)  routing T_14_25.lc_trk_g1_2 <X> T_14_25.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 409)  (744 409)  LC_4 Logic Functioning bit
 (37 9)  (745 409)  (745 409)  LC_4 Logic Functioning bit
 (38 9)  (746 409)  (746 409)  LC_4 Logic Functioning bit
 (39 9)  (747 409)  (747 409)  LC_4 Logic Functioning bit
 (41 9)  (749 409)  (749 409)  LC_4 Logic Functioning bit
 (43 9)  (751 409)  (751 409)  LC_4 Logic Functioning bit
 (14 11)  (722 411)  (722 411)  routing T_14_25.sp4_r_v_b_36 <X> T_14_25.lc_trk_g2_4
 (17 11)  (725 411)  (725 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 411)  (730 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 411)  (731 411)  routing T_14_25.sp4_v_b_46 <X> T_14_25.lc_trk_g2_6
 (24 11)  (732 411)  (732 411)  routing T_14_25.sp4_v_b_46 <X> T_14_25.lc_trk_g2_6
 (3 12)  (711 412)  (711 412)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (3 13)  (711 413)  (711 413)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (14 14)  (722 414)  (722 414)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (14 15)  (722 415)  (722 415)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (15 15)  (723 415)  (723 415)  routing T_14_25.sp12_v_t_3 <X> T_14_25.lc_trk_g3_4
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_15_25

 (19 15)  (781 415)  (781 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_25

 (19 2)  (835 402)  (835 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 15)  (820 415)  (820 415)  routing T_16_25.sp4_v_b_4 <X> T_16_25.sp4_h_l_44


LogicTile_17_25



LogicTile_18_25

 (12 2)  (940 402)  (940 402)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_h_l_39
 (11 3)  (939 403)  (939 403)  routing T_18_25.sp4_v_t_39 <X> T_18_25.sp4_h_l_39


LogicTile_19_25

 (3 13)  (985 413)  (985 413)  routing T_19_25.sp12_h_l_22 <X> T_19_25.sp12_h_r_1


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (3 2)  (1309 402)  (1309 402)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_h_l_23
 (2 14)  (1308 414)  (1308 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23


LogicTile_27_25



LogicTile_28_25

 (6 6)  (1462 406)  (1462 406)  routing T_28_25.sp4_h_l_47 <X> T_28_25.sp4_v_t_38


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25

 (3 15)  (1621 415)  (1621 415)  routing T_31_25.sp12_h_l_22 <X> T_31_25.sp12_v_t_22


LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 412)  (1737 412)  routing T_33_25.span4_vert_b_3 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 390)  (6 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14
 (12 6)  (5 390)  (5 390)  routing T_0_24.span4_horz_13 <X> T_0_24.span4_vert_t_14


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (5 2)  (131 386)  (131 386)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_h_l_37
 (4 3)  (130 387)  (130 387)  routing T_3_24.sp4_h_r_9 <X> T_3_24.sp4_h_l_37


LogicTile_4_24

 (3 6)  (183 390)  (183 390)  routing T_4_24.sp12_h_r_0 <X> T_4_24.sp12_v_t_23
 (3 7)  (183 391)  (183 391)  routing T_4_24.sp12_h_r_0 <X> T_4_24.sp12_v_t_23


LogicTile_5_24



LogicTile_6_24

 (19 8)  (307 392)  (307 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_7_24

 (4 15)  (346 399)  (346 399)  routing T_7_24.sp4_h_r_1 <X> T_7_24.sp4_h_l_44
 (6 15)  (348 399)  (348 399)  routing T_7_24.sp4_h_r_1 <X> T_7_24.sp4_h_l_44


RAM_Tile_8_24



LogicTile_9_24

 (19 4)  (457 388)  (457 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_10_24



LogicTile_11_24

 (9 2)  (555 386)  (555 386)  routing T_11_24.sp4_v_b_1 <X> T_11_24.sp4_h_l_36
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (4 6)  (604 390)  (604 390)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_v_t_38
 (6 6)  (606 390)  (606 390)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_v_t_38
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (4 14)  (604 398)  (604 398)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_v_t_44
 (5 15)  (605 399)  (605 399)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_v_t_44
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (26 0)  (680 384)  (680 384)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 384)  (682 384)  routing T_13_24.lc_trk_g3_0 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (38 0)  (692 384)  (692 384)  LC_0 Logic Functioning bit
 (41 0)  (695 384)  (695 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (52 0)  (706 384)  (706 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (663 385)  (663 385)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_v_b_1
 (10 1)  (664 385)  (664 385)  routing T_13_24.sp4_v_t_40 <X> T_13_24.sp4_v_b_1
 (28 1)  (682 385)  (682 385)  routing T_13_24.lc_trk_g2_4 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 385)  (685 385)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (41 1)  (695 385)  (695 385)  LC_0 Logic Functioning bit
 (43 1)  (697 385)  (697 385)  LC_0 Logic Functioning bit
 (14 2)  (668 386)  (668 386)  routing T_13_24.sp4_v_t_1 <X> T_13_24.lc_trk_g0_4
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g0_4 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (38 2)  (692 386)  (692 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (47 2)  (701 386)  (701 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (668 387)  (668 387)  routing T_13_24.sp4_v_t_1 <X> T_13_24.lc_trk_g0_4
 (16 3)  (670 387)  (670 387)  routing T_13_24.sp4_v_t_1 <X> T_13_24.lc_trk_g0_4
 (17 3)  (671 387)  (671 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (680 387)  (680 387)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 387)  (681 387)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 387)  (682 387)  routing T_13_24.lc_trk_g3_2 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (37 3)  (691 387)  (691 387)  LC_1 Logic Functioning bit
 (38 3)  (692 387)  (692 387)  LC_1 Logic Functioning bit
 (39 3)  (693 387)  (693 387)  LC_1 Logic Functioning bit
 (40 3)  (694 387)  (694 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (8 4)  (662 388)  (662 388)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_h_r_4
 (9 4)  (663 388)  (663 388)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_h_r_4
 (10 4)  (664 388)  (664 388)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_h_r_4
 (21 4)  (675 388)  (675 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 388)  (677 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (25 4)  (679 388)  (679 388)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (21 5)  (675 389)  (675 389)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (677 389)  (677 389)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (25 5)  (679 389)  (679 389)  routing T_13_24.sp4_v_b_10 <X> T_13_24.lc_trk_g1_2
 (21 6)  (675 390)  (675 390)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g1_7
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (677 390)  (677 390)  routing T_13_24.sp4_v_b_7 <X> T_13_24.lc_trk_g1_7
 (27 6)  (681 390)  (681 390)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 390)  (683 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 390)  (685 390)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 390)  (688 390)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (38 6)  (692 390)  (692 390)  LC_3 Logic Functioning bit
 (41 6)  (695 390)  (695 390)  LC_3 Logic Functioning bit
 (43 6)  (697 390)  (697 390)  LC_3 Logic Functioning bit
 (51 6)  (705 390)  (705 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (680 391)  (680 391)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 391)  (682 391)  routing T_13_24.lc_trk_g2_3 <X> T_13_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 391)  (684 391)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 391)  (690 391)  LC_3 Logic Functioning bit
 (38 7)  (692 391)  (692 391)  LC_3 Logic Functioning bit
 (40 7)  (694 391)  (694 391)  LC_3 Logic Functioning bit
 (42 7)  (696 391)  (696 391)  LC_3 Logic Functioning bit
 (22 8)  (676 392)  (676 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 392)  (677 392)  routing T_13_24.sp4_v_t_30 <X> T_13_24.lc_trk_g2_3
 (24 8)  (678 392)  (678 392)  routing T_13_24.sp4_v_t_30 <X> T_13_24.lc_trk_g2_3
 (4 10)  (658 394)  (658 394)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_v_t_43
 (6 10)  (660 394)  (660 394)  routing T_13_24.sp4_v_b_10 <X> T_13_24.sp4_v_t_43
 (14 10)  (668 394)  (668 394)  routing T_13_24.sp12_v_t_3 <X> T_13_24.lc_trk_g2_4
 (7 11)  (661 395)  (661 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (668 395)  (668 395)  routing T_13_24.sp12_v_t_3 <X> T_13_24.lc_trk_g2_4
 (15 11)  (669 395)  (669 395)  routing T_13_24.sp12_v_t_3 <X> T_13_24.lc_trk_g2_4
 (17 11)  (671 395)  (671 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 13)  (671 397)  (671 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 397)  (676 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 397)  (679 397)  routing T_13_24.sp4_r_v_b_42 <X> T_13_24.lc_trk_g3_2
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (662 399)  (662 399)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_v_t_47
 (10 15)  (664 399)  (664 399)  routing T_13_24.sp4_v_b_7 <X> T_13_24.sp4_v_t_47


LogicTile_14_24

 (28 0)  (736 384)  (736 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 384)  (737 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 384)  (738 384)  routing T_14_24.lc_trk_g2_5 <X> T_14_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 384)  (739 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 384)  (740 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 384)  (741 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 384)  (742 384)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 384)  (744 384)  LC_0 Logic Functioning bit
 (38 0)  (746 384)  (746 384)  LC_0 Logic Functioning bit
 (47 0)  (755 384)  (755 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (735 385)  (735 385)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 385)  (737 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 385)  (739 385)  routing T_14_24.lc_trk_g3_6 <X> T_14_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 385)  (744 385)  LC_0 Logic Functioning bit
 (37 1)  (745 385)  (745 385)  LC_0 Logic Functioning bit
 (38 1)  (746 385)  (746 385)  LC_0 Logic Functioning bit
 (39 1)  (747 385)  (747 385)  LC_0 Logic Functioning bit
 (41 1)  (749 385)  (749 385)  LC_0 Logic Functioning bit
 (43 1)  (751 385)  (751 385)  LC_0 Logic Functioning bit
 (28 2)  (736 386)  (736 386)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 386)  (737 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 386)  (738 386)  routing T_14_24.lc_trk_g2_4 <X> T_14_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 386)  (740 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 386)  (742 386)  routing T_14_24.lc_trk_g1_1 <X> T_14_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 386)  (744 386)  LC_1 Logic Functioning bit
 (38 2)  (746 386)  (746 386)  LC_1 Logic Functioning bit
 (41 2)  (749 386)  (749 386)  LC_1 Logic Functioning bit
 (43 2)  (751 386)  (751 386)  LC_1 Logic Functioning bit
 (51 2)  (759 386)  (759 386)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (735 387)  (735 387)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 387)  (736 387)  routing T_14_24.lc_trk_g3_0 <X> T_14_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 387)  (737 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 387)  (745 387)  LC_1 Logic Functioning bit
 (39 3)  (747 387)  (747 387)  LC_1 Logic Functioning bit
 (41 3)  (749 387)  (749 387)  LC_1 Logic Functioning bit
 (43 3)  (751 387)  (751 387)  LC_1 Logic Functioning bit
 (15 4)  (723 388)  (723 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (16 4)  (724 388)  (724 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (17 4)  (725 388)  (725 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 388)  (726 388)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (18 5)  (726 389)  (726 389)  routing T_14_24.sp4_h_l_4 <X> T_14_24.lc_trk_g1_1
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (18 7)  (726 391)  (726 391)  routing T_14_24.sp4_v_b_13 <X> T_14_24.lc_trk_g1_5
 (15 8)  (723 392)  (723 392)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g2_1
 (16 8)  (724 392)  (724 392)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g2_1
 (17 8)  (725 392)  (725 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 392)  (726 392)  routing T_14_24.sp4_h_r_33 <X> T_14_24.lc_trk_g2_1
 (26 8)  (734 392)  (734 392)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 392)  (741 392)  routing T_14_24.lc_trk_g2_1 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 392)  (745 392)  LC_4 Logic Functioning bit
 (39 8)  (747 392)  (747 392)  LC_4 Logic Functioning bit
 (27 9)  (735 393)  (735 393)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (46 9)  (754 393)  (754 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (725 394)  (725 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (722 395)  (722 395)  routing T_14_24.sp4_r_v_b_36 <X> T_14_24.lc_trk_g2_4
 (17 11)  (725 395)  (725 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (726 395)  (726 395)  routing T_14_24.sp4_r_v_b_37 <X> T_14_24.lc_trk_g2_5
 (16 13)  (724 397)  (724 397)  routing T_14_24.sp12_v_b_8 <X> T_14_24.lc_trk_g3_0
 (17 13)  (725 397)  (725 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (13 14)  (721 398)  (721 398)  routing T_14_24.sp4_v_b_11 <X> T_14_24.sp4_v_t_46
 (25 14)  (733 398)  (733 398)  routing T_14_24.sp12_v_b_6 <X> T_14_24.lc_trk_g3_6
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6

 (9 15)  (717 399)  (717 399)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_v_t_47
 (10 15)  (718 399)  (718 399)  routing T_14_24.sp4_v_b_2 <X> T_14_24.sp4_v_t_47
 (22 15)  (730 399)  (730 399)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (732 399)  (732 399)  routing T_14_24.sp12_v_b_6 <X> T_14_24.lc_trk_g3_6
 (25 15)  (733 399)  (733 399)  routing T_14_24.sp12_v_b_6 <X> T_14_24.lc_trk_g3_6


LogicTile_15_24



LogicTile_16_24

 (3 2)  (819 386)  (819 386)  routing T_16_24.sp12_v_t_23 <X> T_16_24.sp12_h_l_23
 (19 4)  (835 388)  (835 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 10)  (821 394)  (821 394)  routing T_16_24.sp4_v_b_6 <X> T_16_24.sp4_h_l_43
 (4 15)  (820 399)  (820 399)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_h_l_44


LogicTile_17_24



LogicTile_18_24

 (12 11)  (940 395)  (940 395)  routing T_18_24.sp4_h_l_45 <X> T_18_24.sp4_v_t_45


LogicTile_19_24



LogicTile_20_24

 (3 15)  (1039 399)  (1039 399)  routing T_20_24.sp12_h_l_22 <X> T_20_24.sp12_v_t_22


LogicTile_21_24



LogicTile_22_24

 (3 5)  (1147 389)  (1147 389)  routing T_22_24.sp12_h_l_23 <X> T_22_24.sp12_h_r_0


LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (2 4)  (1458 388)  (1458 388)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_24



LogicTile_30_24



LogicTile_31_24

 (6 2)  (1624 386)  (1624 386)  routing T_31_24.sp4_h_l_42 <X> T_31_24.sp4_v_t_37


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_23

 (9 1)  (501 369)  (501 369)  routing T_10_23.sp4_v_t_40 <X> T_10_23.sp4_v_b_1
 (10 1)  (502 369)  (502 369)  routing T_10_23.sp4_v_t_40 <X> T_10_23.sp4_v_b_1
 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_23

 (12 4)  (558 372)  (558 372)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_5
 (11 5)  (557 373)  (557 373)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_h_r_5
 (11 10)  (557 378)  (557 378)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_v_t_45
 (12 11)  (558 379)  (558 379)  routing T_11_23.sp4_v_b_5 <X> T_11_23.sp4_v_t_45
 (11 12)  (557 380)  (557 380)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_v_b_11
 (13 12)  (559 380)  (559 380)  routing T_11_23.sp4_v_t_38 <X> T_11_23.sp4_v_b_11


LogicTile_12_23

 (12 0)  (612 368)  (612 368)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (11 1)  (611 369)  (611 369)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (13 1)  (613 369)  (613 369)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_h_r_2
 (4 4)  (604 372)  (604 372)  routing T_12_23.sp4_v_t_42 <X> T_12_23.sp4_v_b_3
 (6 4)  (606 372)  (606 372)  routing T_12_23.sp4_v_t_42 <X> T_12_23.sp4_v_b_3
 (4 10)  (604 378)  (604 378)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_v_t_43
 (6 10)  (606 378)  (606 378)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_v_t_43
 (5 11)  (605 379)  (605 379)  routing T_12_23.sp4_h_r_0 <X> T_12_23.sp4_v_t_43
 (11 14)  (611 382)  (611 382)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_v_t_46
 (12 15)  (612 383)  (612 383)  routing T_12_23.sp4_v_b_8 <X> T_12_23.sp4_v_t_46


LogicTile_13_23

 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 368)  (677 368)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g0_3
 (8 1)  (662 369)  (662 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (9 1)  (663 369)  (663 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (10 1)  (664 369)  (664 369)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_1
 (21 1)  (675 369)  (675 369)  routing T_13_23.sp12_h_l_16 <X> T_13_23.lc_trk_g0_3
 (22 2)  (676 370)  (676 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 370)  (677 370)  routing T_13_23.sp4_v_b_23 <X> T_13_23.lc_trk_g0_7
 (24 2)  (678 370)  (678 370)  routing T_13_23.sp4_v_b_23 <X> T_13_23.lc_trk_g0_7
 (6 4)  (660 372)  (660 372)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_3
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 372)  (685 372)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 372)  (690 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (52 4)  (706 372)  (706 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (5 5)  (659 373)  (659 373)  routing T_13_23.sp4_v_t_37 <X> T_13_23.sp4_v_b_3
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 373)  (681 373)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g3_3 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 373)  (684 373)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (39 5)  (693 373)  (693 373)  LC_2 Logic Functioning bit
 (41 5)  (695 373)  (695 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (21 8)  (675 376)  (675 376)  routing T_13_23.sp12_v_t_0 <X> T_13_23.lc_trk_g2_3
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.sp12_v_t_0 <X> T_13_23.lc_trk_g2_3
 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (21 9)  (675 377)  (675 377)  routing T_13_23.sp12_v_t_0 <X> T_13_23.lc_trk_g2_3
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 378)  (684 378)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (38 10)  (692 378)  (692 378)  LC_5 Logic Functioning bit
 (47 10)  (701 378)  (701 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (669 379)  (669 379)  routing T_13_23.sp4_v_t_33 <X> T_13_23.lc_trk_g2_4
 (16 11)  (670 379)  (670 379)  routing T_13_23.sp4_v_t_33 <X> T_13_23.lc_trk_g2_4
 (17 11)  (671 379)  (671 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (37 11)  (691 379)  (691 379)  LC_5 Logic Functioning bit
 (38 11)  (692 379)  (692 379)  LC_5 Logic Functioning bit
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (43 11)  (697 379)  (697 379)  LC_5 Logic Functioning bit
 (22 12)  (676 380)  (676 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (677 380)  (677 380)  routing T_13_23.sp12_v_b_11 <X> T_13_23.lc_trk_g3_3
 (26 12)  (680 380)  (680 380)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 380)  (690 380)  LC_6 Logic Functioning bit
 (38 12)  (692 380)  (692 380)  LC_6 Logic Functioning bit
 (41 12)  (695 380)  (695 380)  LC_6 Logic Functioning bit
 (43 12)  (697 380)  (697 380)  LC_6 Logic Functioning bit
 (47 12)  (701 380)  (701 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (680 381)  (680 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 381)  (682 381)  routing T_13_23.lc_trk_g3_7 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 381)  (684 381)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g0_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 381)  (690 381)  LC_6 Logic Functioning bit
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (40 13)  (694 381)  (694 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (15 14)  (669 382)  (669 382)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (672 382)  (672 382)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g3_5
 (21 14)  (675 382)  (675 382)  routing T_13_23.sp4_v_t_18 <X> T_13_23.lc_trk_g3_7
 (22 14)  (676 382)  (676 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 382)  (677 382)  routing T_13_23.sp4_v_t_18 <X> T_13_23.lc_trk_g3_7
 (18 15)  (672 383)  (672 383)  routing T_13_23.sp12_v_t_2 <X> T_13_23.lc_trk_g3_5


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (19 2)  (727 370)  (727 370)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23


LogicTile_15_23

 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_v_t_36 <X> T_15_23.sp4_v_b_1
 (12 7)  (774 375)  (774 375)  routing T_15_23.sp4_h_l_40 <X> T_15_23.sp4_v_t_40


LogicTile_16_23

 (5 2)  (821 370)  (821 370)  routing T_16_23.sp4_v_b_0 <X> T_16_23.sp4_h_l_37
 (12 3)  (828 371)  (828 371)  routing T_16_23.sp4_h_l_39 <X> T_16_23.sp4_v_t_39
 (19 6)  (835 374)  (835 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (11 10)  (827 378)  (827 378)  routing T_16_23.sp4_v_b_0 <X> T_16_23.sp4_v_t_45
 (13 10)  (829 378)  (829 378)  routing T_16_23.sp4_v_b_0 <X> T_16_23.sp4_v_t_45


LogicTile_17_23

 (8 11)  (882 379)  (882 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (9 11)  (883 379)  (883 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42
 (10 11)  (884 379)  (884 379)  routing T_17_23.sp4_h_r_1 <X> T_17_23.sp4_v_t_42


LogicTile_18_23

 (19 13)  (947 381)  (947 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_23_23

 (3 7)  (1201 375)  (1201 375)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_v_t_23
 (2 14)  (1200 382)  (1200 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (8 15)  (1356 383)  (1356 383)  routing T_26_23.sp4_h_l_47 <X> T_26_23.sp4_v_t_47


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 376)  (1730 376)  routing T_33_23.span4_vert_b_8 <X> T_33_23.lc_trk_g1_0
 (5 8)  (1731 376)  (1731 376)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g1_1
 (7 8)  (1733 376)  (1733 376)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 376)  (1734 376)  routing T_33_23.span4_vert_b_9 <X> T_33_23.lc_trk_g1_1
 (5 9)  (1731 377)  (1731 377)  routing T_33_23.span4_vert_b_8 <X> T_33_23.lc_trk_g1_0
 (7 9)  (1733 377)  (1733 377)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_1 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_0 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 356)  (6 356)  routing T_0_22.lc_trk_g1_4 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (4 10)  (13 362)  (13 362)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g1_2
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (4 11)  (13 363)  (13 363)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g1_2
 (5 11)  (12 363)  (12 363)  routing T_0_22.span12_horz_2 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 364)  (13 364)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (5 13)  (12 365)  (12 365)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g1_4
 (7 13)  (10 365)  (10 365)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (2 8)  (494 360)  (494 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_22

 (3 11)  (549 363)  (549 363)  routing T_11_22.sp12_v_b_1 <X> T_11_22.sp12_h_l_22


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0
 (19 2)  (619 354)  (619 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 3)  (609 355)  (609 355)  routing T_12_22.sp4_v_b_1 <X> T_12_22.sp4_v_t_36


LogicTile_13_22

 (9 1)  (663 353)  (663 353)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_1
 (10 1)  (664 353)  (664 353)  routing T_13_22.sp4_v_t_40 <X> T_13_22.sp4_v_b_1
 (4 12)  (658 364)  (658 364)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9
 (5 13)  (659 365)  (659 365)  routing T_13_22.sp4_h_l_44 <X> T_13_22.sp4_v_b_9


LogicTile_14_22

 (11 6)  (719 358)  (719 358)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_v_t_40
 (12 7)  (720 359)  (720 359)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_v_t_40
 (3 12)  (711 364)  (711 364)  routing T_14_22.sp12_v_t_22 <X> T_14_22.sp12_h_r_1


LogicTile_17_22

 (11 14)  (885 366)  (885 366)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46
 (13 14)  (887 366)  (887 366)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46
 (12 15)  (886 367)  (886 367)  routing T_17_22.sp4_h_r_5 <X> T_17_22.sp4_v_t_46


LogicTile_18_22

 (2 0)  (930 352)  (930 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_19_22

 (19 8)  (1001 360)  (1001 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_26_22

 (3 3)  (1351 355)  (1351 355)  routing T_26_22.sp12_v_b_0 <X> T_26_22.sp12_h_l_23
 (3 15)  (1351 367)  (1351 367)  routing T_26_22.sp12_h_l_22 <X> T_26_22.sp12_v_t_22


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_vert_b_0 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_6_21

 (12 8)  (300 344)  (300 344)  routing T_6_21.sp4_v_t_45 <X> T_6_21.sp4_h_r_8


LogicTile_7_21

 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0


LogicTile_9_21

 (13 9)  (451 345)  (451 345)  routing T_9_21.sp4_v_t_38 <X> T_9_21.sp4_h_r_8
 (19 15)  (457 351)  (457 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (511 342)  (511 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (13 8)  (505 344)  (505 344)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8
 (12 9)  (504 345)  (504 345)  routing T_10_21.sp4_h_l_45 <X> T_10_21.sp4_v_b_8


LogicTile_11_21

 (2 0)  (548 336)  (548 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp12_h_l_12 <X> T_11_21.lc_trk_g0_7
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 338)  (582 338)  LC_1 Logic Functioning bit
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (43 2)  (589 338)  (589 338)  LC_1 Logic Functioning bit
 (51 2)  (597 338)  (597 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.sp4_r_v_b_26 <X> T_11_21.lc_trk_g1_2
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 341)  (573 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (38 5)  (584 341)  (584 341)  LC_2 Logic Functioning bit
 (51 5)  (597 341)  (597 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 7)  (561 343)  (561 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (16 7)  (562 343)  (562 343)  routing T_11_21.sp4_v_t_9 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (47 8)  (593 344)  (593 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (8 11)  (554 347)  (554 347)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_42
 (9 11)  (555 347)  (555 347)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_42
 (21 12)  (567 348)  (567 348)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (570 348)  (570 348)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp12_v_t_0 <X> T_11_21.lc_trk_g3_3
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_12_21

 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_v_t_1 <X> T_12_21.lc_trk_g0_4
 (14 3)  (614 339)  (614 339)  routing T_12_21.sp4_v_t_1 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_v_t_1 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (2 4)  (602 340)  (602 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 4)  (604 340)  (604 340)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3
 (5 5)  (605 341)  (605 341)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3
 (3 6)  (603 342)  (603 342)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (3 7)  (603 343)  (603 343)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (47 10)  (647 346)  (647 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (14 12)  (614 348)  (614 348)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp12_v_b_11 <X> T_12_21.lc_trk_g3_3
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (47 12)  (647 348)  (647 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (614 349)  (614 349)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_v_t_21 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 349)  (628 349)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (15 14)  (615 350)  (615 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (618 351)  (618 351)  routing T_12_21.sp4_h_r_45 <X> T_12_21.lc_trk_g3_5


LogicTile_13_21

 (8 1)  (662 337)  (662 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_b_1
 (9 3)  (663 339)  (663 339)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_v_t_36
 (10 3)  (664 339)  (664 339)  routing T_13_21.sp4_v_b_5 <X> T_13_21.sp4_v_t_36
 (3 4)  (657 340)  (657 340)  routing T_13_21.sp12_v_t_23 <X> T_13_21.sp12_h_r_0
 (4 6)  (658 342)  (658 342)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_38
 (6 6)  (660 342)  (660 342)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_38
 (8 11)  (662 347)  (662 347)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_t_42


LogicTile_14_21

 (4 2)  (712 338)  (712 338)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_v_t_37
 (6 2)  (714 338)  (714 338)  routing T_14_21.sp4_v_b_4 <X> T_14_21.sp4_v_t_37
 (6 4)  (714 340)  (714 340)  routing T_14_21.sp4_h_r_10 <X> T_14_21.sp4_v_b_3
 (4 6)  (712 342)  (712 342)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_38
 (6 6)  (714 342)  (714 342)  routing T_14_21.sp4_v_b_7 <X> T_14_21.sp4_v_t_38
 (12 7)  (720 343)  (720 343)  routing T_14_21.sp4_h_l_40 <X> T_14_21.sp4_v_t_40
 (4 8)  (712 344)  (712 344)  routing T_14_21.sp4_v_t_43 <X> T_14_21.sp4_v_b_6
 (10 12)  (718 348)  (718 348)  routing T_14_21.sp4_v_t_40 <X> T_14_21.sp4_h_r_10
 (11 12)  (719 348)  (719 348)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_v_b_11
 (12 13)  (720 349)  (720 349)  routing T_14_21.sp4_v_t_45 <X> T_14_21.sp4_v_b_11


LogicTile_15_21

 (8 1)  (770 337)  (770 337)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_1


LogicTile_16_21

 (3 0)  (819 336)  (819 336)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (3 1)  (819 337)  (819 337)  routing T_16_21.sp12_h_r_0 <X> T_16_21.sp12_v_b_0
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_21

 (11 8)  (885 344)  (885 344)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_8


LogicTile_18_21

 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (3 3)  (931 339)  (931 339)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_21

 (3 5)  (1147 341)  (1147 341)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_h_r_0


LogicTile_23_21

 (3 5)  (1201 341)  (1201 341)  routing T_23_21.sp12_h_l_23 <X> T_23_21.sp12_h_r_0
 (3 13)  (1201 349)  (1201 349)  routing T_23_21.sp12_h_l_22 <X> T_23_21.sp12_h_r_1


LogicTile_24_21

 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 6)  (1255 342)  (1255 342)  routing T_24_21.sp12_v_b_0 <X> T_24_21.sp12_v_t_23


RAM_Tile_25_21

 (3 7)  (1309 343)  (1309 343)  routing T_25_21.sp12_h_l_23 <X> T_25_21.sp12_v_t_23


LogicTile_27_21

 (2 0)  (1404 336)  (1404 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (8 0)  (1572 336)  (1572 336)  routing T_30_21.sp4_h_l_40 <X> T_30_21.sp4_h_r_1
 (10 0)  (1574 336)  (1574 336)  routing T_30_21.sp4_h_l_40 <X> T_30_21.sp4_h_r_1
 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (2 6)  (1566 342)  (1566 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_21

 (12 0)  (1738 336)  (1738 336)  routing T_33_21.span4_horz_25 <X> T_33_21.span4_vert_t_12
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (11 2)  (1737 338)  (1737 338)  routing T_33_21.span4_vert_b_1 <X> T_33_21.span4_vert_t_13
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 344)  (1731 344)  routing T_33_21.span4_vert_b_1 <X> T_33_21.lc_trk_g1_1
 (7 8)  (1733 344)  (1733 344)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (8 9)  (1734 345)  (1734 345)  routing T_33_21.span4_vert_b_1 <X> T_33_21.lc_trk_g1_1
 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_1 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_4 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 348)  (1738 348)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_t_15
 (4 13)  (1730 349)  (1730 349)  routing T_33_21.span12_horz_20 <X> T_33_21.lc_trk_g1_4
 (6 13)  (1732 349)  (1732 349)  routing T_33_21.span12_horz_20 <X> T_33_21.lc_trk_g1_4
 (7 13)  (1733 349)  (1733 349)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_4 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (4 5)  (13 325)  (13 325)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g0_4
 (5 5)  (12 325)  (12 325)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g0_4
 (7 5)  (10 325)  (10 325)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 328)  (1 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_4 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 330)  (5 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 333)  (13 333)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g1_4
 (5 13)  (12 333)  (12 333)  routing T_0_20.span4_vert_b_4 <X> T_0_20.lc_trk_g1_4
 (7 13)  (10 333)  (10 333)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (4 14)  (13 334)  (13 334)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g1_6
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (6 15)  (11 335)  (11 335)  routing T_0_20.span4_horz_6 <X> T_0_20.lc_trk_g1_6
 (7 15)  (10 335)  (10 335)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6


LogicTile_2_20

 (3 5)  (75 325)  (75 325)  routing T_2_20.sp12_h_l_23 <X> T_2_20.sp12_h_r_0
 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_4_20

 (5 10)  (185 330)  (185 330)  routing T_4_20.sp4_v_b_6 <X> T_4_20.sp4_h_l_43


LogicTile_11_20

 (12 13)  (558 333)  (558 333)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_b_11


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0
 (8 11)  (608 331)  (608 331)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_v_t_42
 (10 11)  (610 331)  (610 331)  routing T_12_20.sp4_v_b_4 <X> T_12_20.sp4_v_t_42
 (2 12)  (602 332)  (602 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_20

 (6 8)  (660 328)  (660 328)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_b_6
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_v_t_42
 (4 12)  (658 332)  (658 332)  routing T_13_20.sp4_v_t_36 <X> T_13_20.sp4_v_b_9
 (6 12)  (660 332)  (660 332)  routing T_13_20.sp4_v_t_36 <X> T_13_20.sp4_v_b_9
 (9 15)  (663 335)  (663 335)  routing T_13_20.sp4_v_b_10 <X> T_13_20.sp4_v_t_47


LogicTile_14_20

 (3 1)  (711 321)  (711 321)  routing T_14_20.sp12_h_l_23 <X> T_14_20.sp12_v_b_0
 (19 13)  (727 333)  (727 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (13 14)  (721 334)  (721 334)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_v_t_46


LogicTile_15_20

 (11 8)  (773 328)  (773 328)  routing T_15_20.sp4_h_r_3 <X> T_15_20.sp4_v_b_8
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_11


LogicTile_16_20

 (9 7)  (825 327)  (825 327)  routing T_16_20.sp4_v_b_4 <X> T_16_20.sp4_v_t_41
 (19 15)  (835 335)  (835 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_26_20

 (3 2)  (1351 322)  (1351 322)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 3)  (1351 323)  (1351 323)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 329)  (1743 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 1)  (91 305)  (91 305)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 8)  (75 312)  (75 312)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_b_1
 (3 9)  (75 313)  (75 313)  routing T_2_19.sp12_h_r_1 <X> T_2_19.sp12_v_b_1


LogicTile_4_19

 (19 6)  (199 310)  (199 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_10_19

 (3 0)  (495 304)  (495 304)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_b_0
 (3 1)  (495 305)  (495 305)  routing T_10_19.sp12_h_r_0 <X> T_10_19.sp12_v_b_0
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_1


LogicTile_11_19

 (11 0)  (557 304)  (557 304)  routing T_11_19.sp4_v_t_46 <X> T_11_19.sp4_v_b_2
 (12 1)  (558 305)  (558 305)  routing T_11_19.sp4_v_t_46 <X> T_11_19.sp4_v_b_2
 (11 6)  (557 310)  (557 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (13 6)  (559 310)  (559 310)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_v_t_40
 (12 12)  (558 316)  (558 316)  routing T_11_19.sp4_v_t_46 <X> T_11_19.sp4_h_r_11


LogicTile_12_19

 (14 4)  (614 308)  (614 308)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp4_v_b_8 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (37 6)  (637 310)  (637 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (47 6)  (647 310)  (647 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp4_v_t_14 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 312)  (623 312)  routing T_12_19.sp4_v_t_14 <X> T_12_19.lc_trk_g2_3
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (47 8)  (647 312)  (647 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (13 10)  (613 314)  (613 314)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_v_t_45
 (14 11)  (614 315)  (614 315)  routing T_12_19.sp4_r_v_b_36 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (11 12)  (611 316)  (611 316)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_v_b_11
 (13 12)  (613 316)  (613 316)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_v_b_11
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (21 14)  (621 318)  (621 318)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7
 (21 15)  (621 319)  (621 319)  routing T_12_19.sp12_v_b_7 <X> T_12_19.lc_trk_g3_7


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (47 2)  (701 306)  (701 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp4_v_t_9 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_v_t_9 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (0 8)  (654 312)  (654 312)  routing T_13_19.glb_netwk_2 <X> T_13_19.glb2local_1
 (1 8)  (655 312)  (655 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_2 glb2local_1
 (6 8)  (660 312)  (660 312)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_6
 (5 9)  (659 313)  (659 313)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_6
 (9 9)  (663 313)  (663 313)  routing T_13_19.sp4_v_t_42 <X> T_13_19.sp4_v_b_7
 (26 14)  (680 318)  (680 318)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (48 14)  (702 318)  (702 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (706 318)  (706 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (11 4)  (773 308)  (773 308)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_b_5
 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_b_5
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_46 <X> T_15_19.sp4_v_b_5
 (12 9)  (774 313)  (774 313)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_b_8


LogicTile_16_19

 (6 2)  (822 306)  (822 306)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37
 (5 3)  (821 307)  (821 307)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_v_t_37


LogicTile_17_19

 (3 13)  (877 317)  (877 317)  routing T_17_19.sp12_h_l_22 <X> T_17_19.sp12_h_r_1


LogicTile_19_19

 (12 10)  (994 314)  (994 314)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_45
 (11 11)  (993 315)  (993 315)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_45


LogicTile_20_19

 (3 13)  (1039 317)  (1039 317)  routing T_20_19.sp12_h_l_22 <X> T_20_19.sp12_h_r_1


LogicTile_22_19

 (3 2)  (1147 306)  (1147 306)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (3 3)  (1147 307)  (1147 307)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_h_l_23
 (2 12)  (1146 316)  (1146 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_19

 (8 8)  (1314 312)  (1314 312)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_h_r_7
 (10 8)  (1316 312)  (1316 312)  routing T_25_19.sp4_h_l_46 <X> T_25_19.sp4_h_r_7


LogicTile_26_19

 (2 10)  (1350 314)  (1350 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_19

 (13 8)  (1523 312)  (1523 312)  routing T_29_19.sp4_h_l_45 <X> T_29_19.sp4_v_b_8
 (8 9)  (1518 313)  (1518 313)  routing T_29_19.sp4_h_l_42 <X> T_29_19.sp4_v_b_7
 (9 9)  (1519 313)  (1519 313)  routing T_29_19.sp4_h_l_42 <X> T_29_19.sp4_v_b_7
 (12 9)  (1522 313)  (1522 313)  routing T_29_19.sp4_h_l_45 <X> T_29_19.sp4_v_b_8


LogicTile_32_19

 (3 15)  (1675 319)  (1675 319)  routing T_32_19.sp12_h_l_22 <X> T_32_19.sp12_v_t_22


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (5 8)  (1731 312)  (1731 312)  routing T_33_19.span4_vert_b_9 <X> T_33_19.lc_trk_g1_1
 (7 8)  (1733 312)  (1733 312)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 312)  (1734 312)  routing T_33_19.span4_vert_b_9 <X> T_33_19.lc_trk_g1_1
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_1 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 316)  (1730 316)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g1_4
 (5 13)  (1731 317)  (1731 317)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g1_4
 (7 13)  (1733 317)  (1733 317)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 292)  (6 292)  routing T_0_18.lc_trk_g1_4 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (5 5)  (12 293)  (12 293)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 296)  (13 296)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g1_0
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 297)  (12 297)  routing T_0_18.span4_vert_b_8 <X> T_0_18.lc_trk_g1_0
 (7 9)  (10 297)  (10 297)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 298)  (7 298)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_0 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 300)  (13 300)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_horz_29 <X> T_0_18.lc_trk_g1_5
 (6 12)  (11 300)  (11 300)  routing T_0_18.span4_horz_29 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_29 lc_trk_g1_5
 (5 13)  (12 301)  (12 301)  routing T_0_18.span4_vert_b_12 <X> T_0_18.lc_trk_g1_4
 (7 13)  (10 301)  (10 301)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (8 13)  (9 301)  (9 301)  routing T_0_18.span4_horz_29 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_2_18

 (13 7)  (85 295)  (85 295)  routing T_2_18.sp4_v_b_0 <X> T_2_18.sp4_h_l_40


LogicTile_4_18

 (2 12)  (182 300)  (182 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_18

 (3 14)  (237 302)  (237 302)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22
 (3 15)  (237 303)  (237 303)  routing T_5_18.sp12_h_r_1 <X> T_5_18.sp12_v_t_22


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


LogicTile_7_18

 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7
 (10 8)  (352 296)  (352 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 290)  (522 290)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (41 2)  (533 290)  (533 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (47 2)  (539 290)  (539 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (506 291)  (506 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (16 3)  (508 291)  (508 291)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g0_4
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (519 291)  (519 291)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 291)  (522 291)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_r_v_b_31 <X> T_10_18.lc_trk_g1_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (47 10)  (539 298)  (539 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (13 13)  (505 301)  (505 301)  routing T_10_18.sp4_v_t_43 <X> T_10_18.sp4_h_r_11
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp12_v_t_0 <X> T_10_18.lc_trk_g3_3
 (15 14)  (507 302)  (507 302)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g3_5
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp4_v_t_32 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_18

 (9 12)  (555 300)  (555 300)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_h_r_10
 (10 12)  (556 300)  (556 300)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_h_r_10
 (4 14)  (550 302)  (550 302)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_t_44
 (6 14)  (552 302)  (552 302)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_t_44
 (5 15)  (551 303)  (551 303)  routing T_11_18.sp4_h_r_3 <X> T_11_18.sp4_v_t_44


LogicTile_12_18

 (2 0)  (602 288)  (602 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (614 288)  (614 288)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g0_0
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (52 0)  (652 288)  (652 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_2 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (621 290)  (621 290)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (8 3)  (608 291)  (608 291)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_v_t_36
 (9 3)  (609 291)  (609 291)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_v_t_36
 (10 3)  (610 291)  (610 291)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_v_t_36
 (21 3)  (621 291)  (621 291)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g0_7
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g0_6
 (21 6)  (621 294)  (621 294)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (621 295)  (621 295)  routing T_12_18.bnr_op_7 <X> T_12_18.lc_trk_g1_7
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (24 8)  (624 296)  (624 296)  routing T_12_18.sp4_h_r_35 <X> T_12_18.lc_trk_g2_3
 (13 10)  (613 298)  (613 298)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_v_t_45
 (14 10)  (614 298)  (614 298)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (25 10)  (625 298)  (625 298)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g2_6
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (43 10)  (643 298)  (643 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (46 10)  (646 298)  (646 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_r_44 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 299)  (633 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (43 11)  (643 299)  (643 299)  LC_5 Logic Functioning bit
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 300)  (635 300)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_6
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (51 13)  (651 301)  (651 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g3_5
 (0 15)  (600 303)  (600 303)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (19 15)  (619 303)  (619 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_18

 (16 0)  (670 288)  (670 288)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (52 0)  (706 288)  (706 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (672 289)  (672 289)  routing T_13_18.sp4_v_b_9 <X> T_13_18.lc_trk_g0_1
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_2 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp4_v_b_23 <X> T_13_18.lc_trk_g0_7
 (24 2)  (678 290)  (678 290)  routing T_13_18.sp4_v_b_23 <X> T_13_18.lc_trk_g0_7
 (25 2)  (679 290)  (679 290)  routing T_13_18.wire_logic_cluster/lc_6/out <X> T_13_18.lc_trk_g0_6
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (46 2)  (700 290)  (700 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (669 291)  (669 291)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 291)  (687 291)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.input_2_1
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (51 3)  (705 291)  (705 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (707 291)  (707 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (52 4)  (706 292)  (706 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_v_b_4
 (10 5)  (664 293)  (664 293)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_v_b_4
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (14 6)  (668 294)  (668 294)  routing T_13_18.sp4_v_b_4 <X> T_13_18.lc_trk_g1_4
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (16 7)  (670 295)  (670 295)  routing T_13_18.sp4_v_b_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 295)  (677 295)  routing T_13_18.sp4_v_b_22 <X> T_13_18.lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.sp4_v_b_22 <X> T_13_18.lc_trk_g1_6
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.input_2_3
 (42 7)  (696 295)  (696 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g2_1
 (21 8)  (675 296)  (675 296)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 296)  (688 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_4
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (51 8)  (705 296)  (705 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_4
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (53 9)  (707 297)  (707 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (668 298)  (668 298)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g2_4
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 298)  (682 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (45 10)  (699 298)  (699 298)  LC_5 Logic Functioning bit
 (51 10)  (705 298)  (705 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 299)  (679 299)  routing T_13_18.sp4_r_v_b_38 <X> T_13_18.lc_trk_g2_6
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 299)  (689 299)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_5
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (41 11)  (695 299)  (695 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (25 12)  (679 300)  (679 300)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g3_2
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 300)  (682 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 300)  (688 300)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 300)  (689 300)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (45 12)  (699 300)  (699 300)  LC_6 Logic Functioning bit
 (52 12)  (706 300)  (706 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g3_1
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 301)  (689 301)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 302)  (659 302)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.wire_logic_cluster/lc_5/out <X> T_13_18.lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 302)  (689 302)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.input_2_7
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (52 14)  (706 302)  (706 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (654 303)  (654 303)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (660 303)  (660 303)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_l_44
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.input_2_7
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_2 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (5 2)  (713 290)  (713 290)  routing T_14_18.sp4_v_b_0 <X> T_14_18.sp4_h_l_37
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (52 2)  (760 290)  (760 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (720 291)  (720 291)  routing T_14_18.sp4_h_l_39 <X> T_14_18.sp4_v_t_39
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_v_b_19 <X> T_14_18.lc_trk_g1_3
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (52 4)  (760 292)  (760 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23
 (19 6)  (727 294)  (727 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g2_1
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_v_t_30 <X> T_14_18.lc_trk_g2_3
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (21 10)  (729 298)  (729 298)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (51 10)  (759 298)  (759 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (729 299)  (729 299)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g2_7
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g2_6
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (733 300)  (733 300)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_6
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (48 13)  (756 301)  (756 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (759 301)  (759 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 302)  (722 302)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (21 14)  (729 302)  (729 302)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (0 15)  (708 303)  (708 303)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 303)  (722 303)  routing T_14_18.bnl_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (729 303)  (729 303)  routing T_14_18.bnl_op_7 <X> T_14_18.lc_trk_g3_7
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_18

 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (21 1)  (783 289)  (783 289)  routing T_15_18.sp12_h_l_16 <X> T_15_18.lc_trk_g0_3
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp12_h_l_12 <X> T_15_18.lc_trk_g0_7
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (47 4)  (809 292)  (809 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (25 8)  (787 296)  (787 296)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (47 12)  (809 300)  (809 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (8 13)  (770 301)  (770 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (9 13)  (771 301)  (771 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (21 14)  (783 302)  (783 302)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (783 303)  (783 303)  routing T_15_18.bnl_op_7 <X> T_15_18.lc_trk_g3_7


LogicTile_16_18

 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_v_b_0 <X> T_16_18.sp12_v_t_23
 (8 9)  (824 297)  (824 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7
 (9 9)  (825 297)  (825 297)  routing T_16_18.sp4_h_l_42 <X> T_16_18.sp4_v_b_7


LogicTile_21_18

 (3 5)  (1093 293)  (1093 293)  routing T_21_18.sp12_h_l_23 <X> T_21_18.sp12_h_r_0
 (3 9)  (1093 297)  (1093 297)  routing T_21_18.sp12_h_l_22 <X> T_21_18.sp12_v_b_1


LogicTile_22_18

 (3 2)  (1147 290)  (1147 290)  routing T_22_18.sp12_v_t_23 <X> T_22_18.sp12_h_l_23


RAM_Tile_25_18

 (3 5)  (1309 293)  (1309 293)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_h_r_0


LogicTile_27_18

 (2 4)  (1404 292)  (1404 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_18

 (2 0)  (1512 288)  (1512 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_18

 (8 8)  (1572 296)  (1572 296)  routing T_30_18.sp4_h_l_42 <X> T_30_18.sp4_h_r_7


LogicTile_32_18

 (8 0)  (1680 288)  (1680 288)  routing T_32_18.sp4_h_l_40 <X> T_32_18.sp4_h_r_1
 (10 0)  (1682 288)  (1682 288)  routing T_32_18.sp4_h_l_40 <X> T_32_18.sp4_h_r_1


IO_Tile_33_18

 (11 0)  (1737 288)  (1737 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12
 (12 0)  (1738 288)  (1738 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12
 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (13 3)  (1739 291)  (1739 291)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_b_1
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (11 0)  (6 272)  (6 272)  routing T_0_17.span4_vert_b_0 <X> T_0_17.span4_vert_t_12
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (10 11)  (7 283)  (7 283)  routing T_0_17.lc_trk_g1_7 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (5 14)  (12 286)  (12 286)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g1_7
 (7 14)  (10 286)  (10 286)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 286)  (9 286)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g1_7
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit
 (8 15)  (9 287)  (9 287)  routing T_0_17.span12_horz_7 <X> T_0_17.lc_trk_g1_7


LogicTile_2_17

 (19 0)  (91 272)  (91 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_17

 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_17

 (3 0)  (441 272)  (441 272)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (3 1)  (441 273)  (441 273)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_b_0
 (3 2)  (441 274)  (441 274)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_h_l_23
 (3 3)  (441 275)  (441 275)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_h_l_23
 (3 6)  (441 278)  (441 278)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23
 (3 7)  (441 279)  (441 279)  routing T_9_17.sp12_h_r_0 <X> T_9_17.sp12_v_t_23


LogicTile_10_17

 (3 6)  (495 278)  (495 278)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_v_t_23
 (12 8)  (504 280)  (504 280)  routing T_10_17.sp4_v_t_45 <X> T_10_17.sp4_h_r_8


LogicTile_11_17

 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_2 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (561 274)  (561 274)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g0_5
 (16 2)  (562 274)  (562 274)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g0_5
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (52 2)  (598 274)  (598 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (10 3)  (556 275)  (556 275)  routing T_11_17.sp4_h_r_7 <X> T_11_17.sp4_v_t_36
 (18 3)  (564 275)  (564 275)  routing T_11_17.sp4_h_r_21 <X> T_11_17.lc_trk_g0_5
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (24 3)  (570 275)  (570 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (25 3)  (571 275)  (571 275)  routing T_11_17.sp4_h_r_6 <X> T_11_17.lc_trk_g0_6
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 280)  (564 280)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g2_1
 (12 12)  (558 284)  (558 284)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (13 12)  (559 284)  (559 284)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (11 13)  (557 285)  (557 285)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (12 13)  (558 285)  (558 285)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11
 (13 13)  (559 285)  (559 285)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_h_r_11
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_r_v_b_43 <X> T_11_17.lc_trk_g3_3
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (25 0)  (625 272)  (625 272)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g0_2
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_0
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (15 1)  (615 273)  (615 273)  routing T_12_17.bot_op_0 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 273)  (630 273)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_0
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_2 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 274)  (635 274)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_1
 (38 2)  (638 274)  (638 274)  LC_1 Logic Functioning bit
 (39 2)  (639 274)  (639 274)  LC_1 Logic Functioning bit
 (45 2)  (645 274)  (645 274)  LC_1 Logic Functioning bit
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp12_h_r_20 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.input_2_1
 (38 3)  (638 275)  (638 275)  LC_1 Logic Functioning bit
 (40 3)  (640 275)  (640 275)  LC_1 Logic Functioning bit
 (2 4)  (602 276)  (602 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (614 276)  (614 276)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g1_0
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (618 279)  (618 279)  routing T_12_17.sp4_r_v_b_29 <X> T_12_17.lc_trk_g1_5
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g2_1
 (21 8)  (621 280)  (621 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 280)  (623 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.sp4_h_r_35 <X> T_12_17.lc_trk_g2_3
 (25 8)  (625 280)  (625 280)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g2_2
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (625 281)  (625 281)  routing T_12_17.bnl_op_2 <X> T_12_17.lc_trk_g2_2
 (27 9)  (627 281)  (627 281)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 281)  (635 281)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.input_2_4
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (42 9)  (642 281)  (642 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g2_4
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_v_t_16 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_v_t_16 <X> T_12_17.lc_trk_g2_5
 (25 10)  (625 282)  (625 282)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g2_6
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 282)  (637 282)  LC_5 Logic Functioning bit
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (42 10)  (642 282)  (642 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (615 283)  (615 283)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g2_6
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 284)  (618 284)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g3_1
 (25 12)  (625 284)  (625 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 286)  (604 286)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_44
 (6 14)  (606 286)  (606 286)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_44
 (14 14)  (614 286)  (614 286)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (25 14)  (625 286)  (625 286)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g3_6
 (0 15)  (600 287)  (600 287)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 287)  (605 287)  routing T_12_17.sp4_h_r_3 <X> T_12_17.sp4_v_t_44
 (15 15)  (615 287)  (615 287)  routing T_12_17.rgt_op_4 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 287)  (624 287)  routing T_12_17.rgt_op_6 <X> T_12_17.lc_trk_g3_6


LogicTile_13_17

 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_h_r_8 <X> T_13_17.lc_trk_g0_0
 (21 0)  (675 272)  (675 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (678 272)  (678 272)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (706 272)  (706 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (669 273)  (669 273)  routing T_13_17.sp4_h_r_8 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_h_r_8 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp12_h_r_3 <X> T_13_17.lc_trk_g0_3
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_2 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (668 274)  (668 274)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g0_4
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (14 3)  (668 275)  (668 275)  routing T_13_17.bnr_op_4 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (51 3)  (705 275)  (705 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 276)  (668 276)  routing T_13_17.bnr_op_0 <X> T_13_17.lc_trk_g1_0
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (14 5)  (668 277)  (668 277)  routing T_13_17.bnr_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (675 277)  (675 277)  routing T_13_17.sp12_h_l_16 <X> T_13_17.lc_trk_g1_3
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (15 6)  (669 278)  (669 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g1_5
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.input_2_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_v_t_30 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g2_2
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (39 9)  (693 281)  (693 281)  LC_4 Logic Functioning bit
 (14 10)  (668 282)  (668 282)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g2_5
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (42 10)  (696 282)  (696 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (15 11)  (669 283)  (669 283)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.input_2_5
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.bnl_op_0 <X> T_13_17.lc_trk_g3_0
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g3_2
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 284)  (689 284)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_6
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (40 12)  (694 284)  (694 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (14 13)  (668 285)  (668 285)  routing T_13_17.bnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g3_2
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (687 285)  (687 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_6
 (34 13)  (688 285)  (688 285)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.input_2_6
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (40 13)  (694 285)  (694 285)  LC_6 Logic Functioning bit
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (15 14)  (669 286)  (669 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 286)  (682 286)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 286)  (687 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (46 14)  (700 286)  (700 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 287)  (677 287)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g3_6
 (24 15)  (678 287)  (678 287)  routing T_13_17.sp4_v_b_46 <X> T_13_17.lc_trk_g3_6
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1


LogicTile_14_17

 (11 0)  (719 272)  (719 272)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_v_b_2
 (13 0)  (721 272)  (721 272)  routing T_14_17.sp4_v_t_43 <X> T_14_17.sp4_v_b_2
 (21 0)  (729 272)  (729 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.lft_op_3 <X> T_14_17.lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (711 274)  (711 274)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (21 2)  (729 274)  (729 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g0_7
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 274)  (743 274)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.input_2_1
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (45 2)  (753 274)  (753 274)  LC_1 Logic Functioning bit
 (3 3)  (711 275)  (711 275)  routing T_14_17.sp12_h_r_0 <X> T_14_17.sp12_h_l_23
 (15 3)  (723 275)  (723 275)  routing T_14_17.bot_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.input_2_1
 (35 3)  (743 275)  (743 275)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (34 5)  (742 277)  (742 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.input_2_2
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g1_4
 (15 6)  (723 278)  (723 278)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g1_5
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g1_5
 (21 6)  (729 278)  (729 278)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g1_7
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (723 279)  (723 279)  routing T_14_17.lft_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_h_r_21 <X> T_14_17.lc_trk_g1_5
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_4
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (742 281)  (742 281)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_4
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g2_4
 (21 10)  (729 282)  (729 282)  routing T_14_17.sp12_v_b_7 <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp12_v_b_7 <X> T_14_17.lc_trk_g2_7
 (25 10)  (733 282)  (733 282)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g2_6
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp12_v_b_7 <X> T_14_17.lc_trk_g2_7
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (25 12)  (733 284)  (733 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (39 12)  (747 284)  (747 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (47 12)  (755 284)  (755 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 286)  (720 286)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_46
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (45 14)  (753 286)  (753 286)  LC_7 Logic Functioning bit
 (0 15)  (708 287)  (708 287)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (719 287)  (719 287)  routing T_14_17.sp4_v_t_46 <X> T_14_17.sp4_h_l_46
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_r_v_b_44 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 287)  (740 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (741 287)  (741 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.input_2_7
 (34 15)  (742 287)  (742 287)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.input_2_7
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (810 272)  (810 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (771 273)  (771 273)  routing T_15_17.sp4_v_t_36 <X> T_15_17.sp4_v_b_1
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (53 1)  (815 273)  (815 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 2)  (787 274)  (787 274)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (26 2)  (788 274)  (788 274)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 274)  (813 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (814 274)  (814 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (15 4)  (777 276)  (777 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.lft_op_1 <X> T_15_17.lc_trk_g1_1
 (12 6)  (774 278)  (774 278)  routing T_15_17.sp4_v_b_5 <X> T_15_17.sp4_h_l_40
 (15 10)  (777 282)  (777 282)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g2_5
 (16 10)  (778 282)  (778 282)  routing T_15_17.sp4_v_t_32 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (47 10)  (809 282)  (809 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 283)  (785 283)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g2_6
 (24 11)  (786 283)  (786 283)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g2_6
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (776 286)  (776 286)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g3_4
 (14 15)  (776 287)  (776 287)  routing T_15_17.bnl_op_4 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_16_17

 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (5 6)  (821 278)  (821 278)  routing T_16_17.sp4_v_b_3 <X> T_16_17.sp4_h_l_38
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23


LogicTile_17_17

 (12 10)  (886 282)  (886 282)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_h_l_45
 (11 11)  (885 283)  (885 283)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_h_l_45


LogicTile_18_17

 (3 2)  (931 274)  (931 274)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_h_l_23
 (3 3)  (931 275)  (931 275)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_h_l_23


LogicTile_22_17

 (3 9)  (1147 281)  (1147 281)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_b_1
 (3 13)  (1147 285)  (1147 285)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_h_r_1
 (3 15)  (1147 287)  (1147 287)  routing T_22_17.sp12_h_l_22 <X> T_22_17.sp12_v_t_22


LogicTile_23_17

 (3 7)  (1201 279)  (1201 279)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_v_t_23


RAM_Tile_25_17

 (2 14)  (1308 286)  (1308 286)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_r_22 sp4_h_r_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_27_17

 (1 3)  (1403 275)  (1403 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_28_17

 (9 0)  (1465 272)  (1465 272)  routing T_28_17.sp4_h_l_47 <X> T_28_17.sp4_h_r_1
 (10 0)  (1466 272)  (1466 272)  routing T_28_17.sp4_h_l_47 <X> T_28_17.sp4_h_r_1
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23
 (9 8)  (1573 280)  (1573 280)  routing T_30_17.sp4_h_l_41 <X> T_30_17.sp4_h_r_7
 (10 8)  (1574 280)  (1574 280)  routing T_30_17.sp4_h_l_41 <X> T_30_17.sp4_h_r_7


LogicTile_32_17

 (8 0)  (1680 272)  (1680 272)  routing T_32_17.sp4_h_l_36 <X> T_32_17.sp4_h_r_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 1)  (1739 273)  (1739 273)  routing T_33_17.span4_horz_1 <X> T_33_17.span4_vert_b_0
 (14 1)  (1740 273)  (1740 273)  routing T_33_17.span4_horz_1 <X> T_33_17.span4_vert_b_0
 (12 2)  (1738 274)  (1738 274)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_t_13
 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 14)  (1731 286)  (1731 286)  routing T_33_17.span4_vert_b_15 <X> T_33_17.lc_trk_g1_7
 (7 14)  (1733 286)  (1733 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 286)  (1734 286)  routing T_33_17.span4_vert_b_15 <X> T_33_17.lc_trk_g1_7


IO_Tile_0_16

 (5 0)  (12 256)  (12 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
 (8 0)  (9 256)  (9 256)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (11 0)  (6 256)  (6 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (12 0)  (5 256)  (5 256)  routing T_0_16.span4_horz_1 <X> T_0_16.span4_vert_t_12
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (8 1)  (9 257)  (9 257)  routing T_0_16.span12_horz_1 <X> T_0_16.lc_trk_g0_1
 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (10 4)  (7 260)  (7 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 260)  (6 260)  routing T_0_16.lc_trk_g1_4 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (5 6)  (12 262)  (12 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (6 6)  (11 262)  (11 262)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span4_horz_31 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 269)  (13 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (5 13)  (12 269)  (12 269)  routing T_0_16.span4_vert_b_4 <X> T_0_16.lc_trk_g1_4
 (7 13)  (10 269)  (10 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_2_16

 (8 10)  (80 266)  (80 266)  routing T_2_16.sp4_v_t_36 <X> T_2_16.sp4_h_l_42
 (9 10)  (81 266)  (81 266)  routing T_2_16.sp4_v_t_36 <X> T_2_16.sp4_h_l_42
 (10 10)  (82 266)  (82 266)  routing T_2_16.sp4_v_t_36 <X> T_2_16.sp4_h_l_42


LogicTile_4_16

 (8 2)  (188 258)  (188 258)  routing T_4_16.sp4_h_r_1 <X> T_4_16.sp4_h_l_36
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42


LogicTile_5_16

 (32 2)  (266 258)  (266 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 258)  (268 258)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 258)  (274 258)  LC_1 Logic Functioning bit
 (41 2)  (275 258)  (275 258)  LC_1 Logic Functioning bit
 (42 2)  (276 258)  (276 258)  LC_1 Logic Functioning bit
 (43 2)  (277 258)  (277 258)  LC_1 Logic Functioning bit
 (47 2)  (281 258)  (281 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (265 259)  (265 259)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 259)  (274 259)  LC_1 Logic Functioning bit
 (41 3)  (275 259)  (275 259)  LC_1 Logic Functioning bit
 (42 3)  (276 259)  (276 259)  LC_1 Logic Functioning bit
 (43 3)  (277 259)  (277 259)  LC_1 Logic Functioning bit
 (21 4)  (255 260)  (255 260)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (258 260)  (258 260)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3
 (21 5)  (255 261)  (255 261)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g1_3


RAM_Tile_8_16

 (9 2)  (405 258)  (405 258)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_36
 (10 2)  (406 258)  (406 258)  routing T_8_16.sp4_h_r_10 <X> T_8_16.sp4_h_l_36


LogicTile_10_16

 (3 0)  (495 256)  (495 256)  routing T_10_16.sp12_v_t_23 <X> T_10_16.sp12_v_b_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 258)  (525 258)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (38 2)  (530 258)  (530 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 259)  (519 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 259)  (522 259)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (47 3)  (539 259)  (539 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 7)  (506 263)  (506 263)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g1_4
 (16 7)  (508 263)  (508 263)  routing T_10_16.sp12_h_r_20 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (47 8)  (539 264)  (539 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (19 10)  (511 266)  (511 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (517 266)  (517 266)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g2_6
 (21 11)  (513 267)  (513 267)  routing T_10_16.sp4_r_v_b_39 <X> T_10_16.lc_trk_g2_7
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 267)  (516 267)  routing T_10_16.rgt_op_6 <X> T_10_16.lc_trk_g2_6
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp12_v_b_19 <X> T_10_16.lc_trk_g3_3
 (26 12)  (518 268)  (518 268)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 268)  (522 268)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 268)  (523 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (37 12)  (529 268)  (529 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (39 12)  (531 268)  (531 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (47 12)  (539 268)  (539 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (21 13)  (513 269)  (513 269)  routing T_10_16.sp12_v_b_19 <X> T_10_16.lc_trk_g3_3
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_r_v_b_42 <X> T_10_16.lc_trk_g3_2
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 269)  (522 269)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (38 13)  (530 269)  (530 269)  LC_6 Logic Functioning bit
 (14 14)  (506 270)  (506 270)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (14 15)  (506 271)  (506 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (16 15)  (508 271)  (508 271)  routing T_10_16.sp4_v_b_36 <X> T_10_16.lc_trk_g3_4
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_16

 (11 0)  (557 256)  (557 256)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_2
 (25 0)  (571 256)  (571 256)  routing T_11_16.wire_logic_cluster/lc_2/out <X> T_11_16.lc_trk_g0_2
 (12 1)  (558 257)  (558 257)  routing T_11_16.sp4_v_t_46 <X> T_11_16.sp4_v_b_2
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_2 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (567 258)  (567 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_h_l_10 <X> T_11_16.lc_trk_g0_7
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (40 3)  (586 259)  (586 259)  LC_1 Logic Functioning bit
 (42 3)  (588 259)  (588 259)  LC_1 Logic Functioning bit
 (51 3)  (597 259)  (597 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (45 4)  (591 260)  (591 260)  LC_2 Logic Functioning bit
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 261)  (579 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (34 5)  (580 261)  (580 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (35 5)  (581 261)  (581 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_v_b_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 262)  (564 262)  routing T_11_16.sp4_v_b_5 <X> T_11_16.lc_trk_g1_5
 (25 6)  (571 262)  (571 262)  routing T_11_16.wire_logic_cluster/lc_6/out <X> T_11_16.lc_trk_g1_6
 (22 7)  (568 263)  (568 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g2_1
 (14 10)  (560 266)  (560 266)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (9 11)  (555 267)  (555 267)  routing T_11_16.sp4_h_r_7 <X> T_11_16.sp4_v_t_42
 (15 11)  (561 267)  (561 267)  routing T_11_16.rgt_op_4 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (560 268)  (560 268)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 268)  (581 268)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_6
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (46 12)  (592 268)  (592 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (593 268)  (593 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (597 268)  (597 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (598 268)  (598 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (561 269)  (561 269)  routing T_11_16.rgt_op_0 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g1_6 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_6
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (40 13)  (586 269)  (586 269)  LC_6 Logic Functioning bit
 (41 13)  (587 269)  (587 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (53 13)  (599 269)  (599 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 270)  (561 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 270)  (564 270)  routing T_11_16.rgt_op_5 <X> T_11_16.lc_trk_g3_5
 (0 15)  (546 271)  (546 271)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 256)  (630 256)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.input_2_0
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (53 1)  (653 257)  (653 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_2 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (14 3)  (614 259)  (614 259)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g0_4
 (15 3)  (615 259)  (615 259)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.input_2_1
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (2 4)  (602 260)  (602 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (615 260)  (615 260)  routing T_12_16.bot_op_1 <X> T_12_16.lc_trk_g1_1
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (625 260)  (625 260)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (37 4)  (637 260)  (637 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (39 4)  (639 260)  (639 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (46 4)  (646 260)  (646 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (614 261)  (614 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (15 5)  (615 261)  (615 261)  routing T_12_16.top_op_0 <X> T_12_16.lc_trk_g1_0
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 261)  (624 261)  routing T_12_16.lft_op_2 <X> T_12_16.lc_trk_g1_2
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (26 6)  (626 262)  (626 262)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 262)  (628 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 262)  (630 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (14 8)  (614 264)  (614 264)  routing T_12_16.sp12_v_b_0 <X> T_12_16.lc_trk_g2_0
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (27 8)  (627 264)  (627 264)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 264)  (631 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (641 264)  (641 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp12_v_b_0 <X> T_12_16.lc_trk_g2_0
 (15 9)  (615 265)  (615 265)  routing T_12_16.sp12_v_b_0 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (628 265)  (628 265)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 265)  (631 265)  routing T_12_16.lc_trk_g3_6 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (53 9)  (653 265)  (653 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (604 266)  (604 266)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_t_43
 (6 10)  (606 266)  (606 266)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_t_43
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g2_5
 (21 10)  (621 266)  (621 266)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 266)  (625 266)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (5 11)  (605 267)  (605 267)  routing T_12_16.sp4_h_r_0 <X> T_12_16.sp4_v_t_43
 (15 11)  (615 267)  (615 267)  routing T_12_16.tnr_op_4 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 267)  (623 267)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (25 11)  (625 267)  (625 267)  routing T_12_16.sp4_v_b_38 <X> T_12_16.lc_trk_g2_6
 (27 11)  (627 267)  (627 267)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (38 11)  (638 267)  (638 267)  LC_5 Logic Functioning bit
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.tnr_op_3 <X> T_12_16.lc_trk_g3_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_v_t_29 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 269)  (634 269)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.input_2_6
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (15 14)  (615 270)  (615 270)  routing T_12_16.tnr_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 270)  (633 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (50 14)  (650 270)  (650 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 271)  (615 271)  routing T_12_16.sp4_v_t_33 <X> T_12_16.lc_trk_g3_4
 (16 15)  (616 271)  (616 271)  routing T_12_16.sp4_v_t_33 <X> T_12_16.lc_trk_g3_4
 (17 15)  (617 271)  (617 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 271)  (622 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 271)  (624 271)  routing T_12_16.tnr_op_6 <X> T_12_16.lc_trk_g3_6
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (6 0)  (660 256)  (660 256)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_v_b_0
 (14 0)  (668 256)  (668 256)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (15 0)  (669 256)  (669 256)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 256)  (689 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_0
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (39 0)  (693 256)  (693 256)  LC_0 Logic Functioning bit
 (40 0)  (694 256)  (694 256)  LC_0 Logic Functioning bit
 (42 0)  (696 256)  (696 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (51 0)  (705 256)  (705 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (659 257)  (659 257)  routing T_13_16.sp4_v_t_44 <X> T_13_16.sp4_v_b_0
 (15 1)  (669 257)  (669 257)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (40 1)  (694 257)  (694 257)  LC_0 Logic Functioning bit
 (41 1)  (695 257)  (695 257)  LC_0 Logic Functioning bit
 (43 1)  (697 257)  (697 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_2 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.sp4_h_l_9 <X> T_13_16.lc_trk_g0_4
 (15 2)  (669 258)  (669 258)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g0_5
 (16 2)  (670 258)  (670 258)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (14 3)  (668 259)  (668 259)  routing T_13_16.sp4_h_l_9 <X> T_13_16.lc_trk_g0_4
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_h_l_9 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_h_l_9 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (8 5)  (662 261)  (662 261)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_4
 (9 5)  (663 261)  (663 261)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_b_4
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp12_h_l_16 <X> T_13_16.lc_trk_g1_3
 (8 7)  (662 263)  (662 263)  routing T_13_16.sp4_h_l_41 <X> T_13_16.sp4_v_t_41
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_r_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (668 268)  (668 268)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g3_0
 (15 13)  (669 269)  (669 269)  routing T_13_16.rgt_op_0 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (40 14)  (694 270)  (694 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (42 14)  (696 270)  (696 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (51 14)  (705 270)  (705 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (41 0)  (749 256)  (749 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_2 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g2_3
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (46 8)  (754 264)  (754 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (729 265)  (729 265)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g2_3
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (51 9)  (759 265)  (759 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (761 265)  (761 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (716 270)  (716 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (9 14)  (717 270)  (717 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (10 14)  (718 270)  (718 270)  routing T_14_16.sp4_v_t_41 <X> T_14_16.sp4_h_l_47
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (708 271)  (708 271)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_r_v_b_45 <X> T_14_16.lc_trk_g3_5


LogicTile_15_16

 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_h_l_44 <X> T_15_16.sp4_v_t_44


LogicTile_16_16

 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (830 260)  (830 260)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (52 4)  (868 260)  (868 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp12_h_r_0 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (0 6)  (816 262)  (816 262)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_0
 (1 6)  (817 262)  (817 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 262)  (839 262)  routing T_16_16.sp12_h_l_12 <X> T_16_16.lc_trk_g1_7
 (0 7)  (816 263)  (816 263)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_0
 (1 7)  (817 263)  (817 263)  routing T_16_16.glb_netwk_7 <X> T_16_16.glb2local_0
 (9 7)  (825 263)  (825 263)  routing T_16_16.sp4_v_b_4 <X> T_16_16.sp4_v_t_41
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (47 14)  (863 270)  (863 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (864 270)  (864 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (4 15)  (820 271)  (820 271)  routing T_16_16.sp4_v_b_4 <X> T_16_16.sp4_h_l_44
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (3 9)  (877 265)  (877 265)  routing T_17_16.sp12_h_l_22 <X> T_17_16.sp12_v_b_1


LogicTile_18_16

 (3 3)  (931 259)  (931 259)  routing T_18_16.sp12_v_b_0 <X> T_18_16.sp12_h_l_23


LogicTile_20_16

 (3 5)  (1039 261)  (1039 261)  routing T_20_16.sp12_h_l_23 <X> T_20_16.sp12_h_r_0


LogicTile_22_16

 (3 5)  (1147 261)  (1147 261)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_h_r_0


RAM_Tile_25_16

 (3 13)  (1309 269)  (1309 269)  routing T_25_16.sp12_h_l_22 <X> T_25_16.sp12_h_r_1


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (2 4)  (1458 260)  (1458 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_31_16

 (8 9)  (1626 265)  (1626 265)  routing T_31_16.sp4_h_l_42 <X> T_31_16.sp4_v_b_7
 (9 9)  (1627 265)  (1627 265)  routing T_31_16.sp4_h_l_42 <X> T_31_16.sp4_v_b_7


LogicTile_32_16

 (3 1)  (1675 257)  (1675 257)  routing T_32_16.sp12_h_l_23 <X> T_32_16.sp12_v_b_0
 (2 6)  (1674 262)  (1674 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (5 2)  (1731 258)  (1731 258)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g0_3
 (7 2)  (1733 258)  (1733 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 258)  (1734 258)  routing T_33_16.span4_vert_b_11 <X> T_33_16.lc_trk_g0_3
 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g0_4 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (4 5)  (1730 261)  (1730 261)  routing T_33_16.span4_vert_b_4 <X> T_33_16.lc_trk_g0_4
 (5 5)  (1731 261)  (1731 261)  routing T_33_16.span4_vert_b_4 <X> T_33_16.lc_trk_g0_4
 (7 5)  (1733 261)  (1733 261)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (8 5)  (1734 261)  (1734 261)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_3 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 268)  (1737 268)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_t_15
 (12 12)  (1738 268)  (1738 268)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_t_15
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (13 3)  (4 243)  (4 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (14 3)  (3 243)  (3 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_l_42
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_15

 (6 0)  (552 240)  (552 240)  routing T_11_15.sp4_h_r_7 <X> T_11_15.sp4_v_b_0
 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (11 4)  (557 244)  (557 244)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_v_b_5
 (13 4)  (559 244)  (559 244)  routing T_11_15.sp4_v_t_44 <X> T_11_15.sp4_v_b_5
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_v_t_23
 (8 11)  (554 251)  (554 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (9 11)  (555 251)  (555 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42
 (10 11)  (556 251)  (556 251)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_v_t_42


LogicTile_12_15

 (14 0)  (614 240)  (614 240)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g0_0
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (14 1)  (614 241)  (614 241)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g0_0
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_h_l_5 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_2 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 242)  (631 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (41 2)  (641 242)  (641 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (626 243)  (626 243)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (21 4)  (621 244)  (621 244)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp12_h_r_3 <X> T_12_15.lc_trk_g1_3
 (3 6)  (603 246)  (603 246)  routing T_12_15.sp12_v_b_0 <X> T_12_15.sp12_v_t_23
 (4 6)  (604 246)  (604 246)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38
 (11 6)  (611 246)  (611 246)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_40
 (13 6)  (613 246)  (613 246)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_40
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (5 7)  (605 247)  (605 247)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_38
 (12 7)  (612 247)  (612 247)  routing T_12_15.sp4_h_r_11 <X> T_12_15.sp4_v_t_40
 (14 7)  (614 247)  (614 247)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g1_4
 (15 7)  (615 247)  (615 247)  routing T_12_15.top_op_4 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (17 8)  (617 248)  (617 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 248)  (618 248)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g2_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g2_1 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (19 13)  (619 253)  (619 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (621 253)  (621 253)  routing T_12_15.sp12_v_t_0 <X> T_12_15.lc_trk_g3_3
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 253)  (627 253)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (5 15)  (605 255)  (605 255)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_2 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (675 242)  (675 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (25 2)  (679 242)  (679 242)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 242)  (689 242)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_1
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.input_2_1
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (13 6)  (667 246)  (667 246)  routing T_13_15.sp4_h_r_5 <X> T_13_15.sp4_v_t_40
 (12 7)  (666 247)  (666 247)  routing T_13_15.sp4_h_r_5 <X> T_13_15.sp4_v_t_40
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 255)  (654 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (19 15)  (673 255)  (673 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6


LogicTile_14_15

 (2 0)  (710 240)  (710 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23


LogicTile_15_15

 (3 3)  (765 243)  (765 243)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_l_23
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (13 7)  (775 247)  (775 247)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_l_40
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_42
 (9 10)  (771 250)  (771 250)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_42
 (10 10)  (772 250)  (772 250)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_l_42


LogicTile_16_15

 (11 15)  (827 255)  (827 255)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_46
 (13 15)  (829 255)  (829 255)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_46


LogicTile_17_15

 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_15

 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_22_15

 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_v_b_0 <X> T_22_15.sp12_h_l_23


LogicTile_24_15

 (3 2)  (1255 242)  (1255 242)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (3 3)  (1255 243)  (1255 243)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_29_15

 (4 1)  (1514 241)  (1514 241)  routing T_29_15.sp4_v_t_42 <X> T_29_15.sp4_h_r_0
 (12 8)  (1522 248)  (1522 248)  routing T_29_15.sp4_v_t_45 <X> T_29_15.sp4_h_r_8


LogicTile_30_15

 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_v_b_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (5 0)  (1731 240)  (1731 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (7 0)  (1733 240)  (1733 240)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 240)  (1734 240)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g0_1
 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (5 4)  (1731 244)  (1731 244)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g0_5
 (6 4)  (1732 244)  (1732 244)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g0_5
 (7 4)  (1733 244)  (1733 244)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 244)  (1734 244)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g0_5
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_5 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g1_5 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (8 5)  (1734 245)  (1734 245)  routing T_33_15.span4_horz_45 <X> T_33_15.lc_trk_g0_5
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 247)  (1739 247)  routing T_33_15.span4_horz_37 <X> T_33_15.span4_vert_b_2
 (5 8)  (1731 248)  (1731 248)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g1_1
 (7 8)  (1733 248)  (1733 248)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 248)  (1734 248)  routing T_33_15.span4_vert_b_9 <X> T_33_15.lc_trk_g1_1
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 250)  (1737 250)  routing T_33_15.lc_trk_g1_1 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_5 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 252)  (1731 252)  routing T_33_15.span4_vert_b_13 <X> T_33_15.lc_trk_g1_5
 (7 12)  (1733 252)  (1733 252)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 252)  (1734 252)  routing T_33_15.span4_vert_b_13 <X> T_33_15.lc_trk_g1_5
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 6)  (183 230)  (183 230)  routing T_4_14.sp12_h_r_0 <X> T_4_14.sp12_v_t_23
 (3 7)  (183 231)  (183 231)  routing T_4_14.sp12_h_r_0 <X> T_4_14.sp12_v_t_23


LogicTile_7_14

 (6 12)  (348 236)  (348 236)  routing T_7_14.sp4_h_r_4 <X> T_7_14.sp4_v_b_9


LogicTile_10_14

 (3 6)  (495 230)  (495 230)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_t_23
 (3 7)  (495 231)  (495 231)  routing T_10_14.sp12_h_r_0 <X> T_10_14.sp12_v_t_23


LogicTile_11_14

 (8 6)  (554 230)  (554 230)  routing T_11_14.sp4_v_t_47 <X> T_11_14.sp4_h_l_41
 (9 6)  (555 230)  (555 230)  routing T_11_14.sp4_v_t_47 <X> T_11_14.sp4_h_l_41
 (10 6)  (556 230)  (556 230)  routing T_11_14.sp4_v_t_47 <X> T_11_14.sp4_h_l_41


LogicTile_12_14

 (11 10)  (611 234)  (611 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45
 (13 10)  (613 234)  (613 234)  routing T_12_14.sp4_v_b_0 <X> T_12_14.sp4_v_t_45


LogicTile_13_14

 (3 8)  (657 232)  (657 232)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_v_b_1
 (3 12)  (657 236)  (657 236)  routing T_13_14.sp12_v_t_22 <X> T_13_14.sp12_h_r_1


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 6)  (711 230)  (711 230)  routing T_14_14.sp12_v_b_0 <X> T_14_14.sp12_v_t_23


LogicTile_15_14

 (19 0)  (781 224)  (781 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (13 4)  (775 228)  (775 228)  routing T_15_14.sp4_v_t_40 <X> T_15_14.sp4_v_b_5
 (3 8)  (765 232)  (765 232)  routing T_15_14.sp12_v_t_22 <X> T_15_14.sp12_v_b_1
 (4 8)  (766 232)  (766 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_v_t_47 <X> T_15_14.sp4_v_b_6


LogicTile_16_14

 (3 2)  (819 226)  (819 226)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_h_l_23


LogicTile_22_14

 (3 2)  (1147 226)  (1147 226)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_h_l_23
 (3 3)  (1147 227)  (1147 227)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_h_l_23


RAM_Tile_25_14

 (3 13)  (1309 237)  (1309 237)  routing T_25_14.sp12_h_l_22 <X> T_25_14.sp12_h_r_1


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23


LogicTile_32_14

 (2 6)  (1674 230)  (1674 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g1_5 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_5 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g1_6 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 236)  (1731 236)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g1_5
 (7 12)  (1733 236)  (1733 236)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 236)  (1734 236)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g1_5
 (11 12)  (1737 236)  (1737 236)  routing T_33_14.span4_horz_19 <X> T_33_14.span4_vert_t_15
 (12 12)  (1738 236)  (1738 236)  routing T_33_14.span4_horz_19 <X> T_33_14.span4_vert_t_15
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit
 (4 15)  (1730 239)  (1730 239)  routing T_33_14.span4_vert_b_6 <X> T_33_14.lc_trk_g1_6
 (5 15)  (1731 239)  (1731 239)  routing T_33_14.span4_vert_b_6 <X> T_33_14.lc_trk_g1_6
 (7 15)  (1733 239)  (1733 239)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


IO_Tile_0_13

 (11 0)  (6 208)  (6 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12
 (12 0)  (5 208)  (5 208)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_t_12
 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 209)  (3 209)  routing T_0_13.span4_vert_t_12 <X> T_0_13.span4_vert_b_0
 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_1_13

 (19 13)  (37 221)  (37 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (5 8)  (401 216)  (401 216)  routing T_8_13.sp4_v_b_0 <X> T_8_13.sp4_h_r_6
 (4 9)  (400 217)  (400 217)  routing T_8_13.sp4_v_b_0 <X> T_8_13.sp4_h_r_6
 (6 9)  (402 217)  (402 217)  routing T_8_13.sp4_v_b_0 <X> T_8_13.sp4_h_r_6


LogicTile_10_13

 (3 6)  (495 214)  (495 214)  routing T_10_13.sp12_v_b_0 <X> T_10_13.sp12_v_t_23
 (9 13)  (501 221)  (501 221)  routing T_10_13.sp4_v_t_47 <X> T_10_13.sp4_v_b_10
 (19 15)  (511 223)  (511 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_13

 (11 6)  (557 214)  (557 214)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_v_t_40
 (21 6)  (567 214)  (567 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_v_t_40
 (21 7)  (567 215)  (567 215)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (16 8)  (562 216)  (562 216)  routing T_11_13.sp4_v_t_12 <X> T_11_13.lc_trk_g2_1
 (17 8)  (563 216)  (563 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 216)  (564 216)  routing T_11_13.sp4_v_t_12 <X> T_11_13.lc_trk_g2_1
 (26 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 216)  (579 216)  routing T_11_13.lc_trk_g2_1 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (51 8)  (597 216)  (597 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (14 12)  (560 220)  (560 220)  routing T_11_13.sp4_v_b_24 <X> T_11_13.lc_trk_g3_0
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp12_v_b_19 <X> T_11_13.lc_trk_g3_3
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 220)  (574 220)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 220)  (577 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 220)  (579 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 220)  (580 220)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (41 12)  (587 220)  (587 220)  LC_6 Logic Functioning bit
 (43 12)  (589 220)  (589 220)  LC_6 Logic Functioning bit
 (47 12)  (593 220)  (593 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (16 13)  (562 221)  (562 221)  routing T_11_13.sp4_v_b_24 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (567 221)  (567 221)  routing T_11_13.sp12_v_b_19 <X> T_11_13.lc_trk_g3_3
 (26 13)  (572 221)  (572 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 221)  (573 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 221)  (574 221)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 221)  (575 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 221)  (577 221)  routing T_11_13.lc_trk_g3_6 <X> T_11_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 221)  (582 221)  LC_6 Logic Functioning bit
 (38 13)  (584 221)  (584 221)  LC_6 Logic Functioning bit
 (22 15)  (568 223)  (568 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 223)  (569 223)  routing T_11_13.sp4_v_b_46 <X> T_11_13.lc_trk_g3_6
 (24 15)  (570 223)  (570 223)  routing T_11_13.sp4_v_b_46 <X> T_11_13.lc_trk_g3_6


LogicTile_12_13

 (19 0)  (619 208)  (619 208)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (21 5)  (621 213)  (621 213)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 214)  (640 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (52 6)  (652 214)  (652 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (631 215)  (631 215)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 215)  (640 215)  LC_3 Logic Functioning bit
 (41 7)  (641 215)  (641 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (28 8)  (628 216)  (628 216)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (52 8)  (652 216)  (652 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp12_v_b_23 <X> T_12_13.lc_trk_g2_7
 (5 11)  (605 219)  (605 219)  routing T_12_13.sp4_h_l_43 <X> T_12_13.sp4_v_t_43
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_r_v_b_37 <X> T_12_13.lc_trk_g2_5
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp12_v_b_23 <X> T_12_13.lc_trk_g2_7
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 221)  (618 221)  routing T_12_13.sp4_r_v_b_41 <X> T_12_13.lc_trk_g3_1


LogicTile_13_13

 (3 2)  (657 210)  (657 210)  routing T_13_13.sp12_v_t_23 <X> T_13_13.sp12_h_l_23
 (11 10)  (665 218)  (665 218)  routing T_13_13.sp4_h_l_38 <X> T_13_13.sp4_v_t_45


LogicTile_14_13

 (13 0)  (721 208)  (721 208)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_v_b_2


LogicTile_15_13

 (11 6)  (773 214)  (773 214)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_v_t_40
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_v_b_2 <X> T_15_13.sp4_v_t_40
 (5 10)  (767 218)  (767 218)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43
 (4 11)  (766 219)  (766 219)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43
 (6 11)  (768 219)  (768 219)  routing T_15_13.sp4_v_t_37 <X> T_15_13.sp4_h_l_43


LogicTile_16_13

 (6 6)  (822 214)  (822 214)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_38
 (5 7)  (821 215)  (821 215)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_38


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_21_13

 (3 5)  (1093 213)  (1093 213)  routing T_21_13.sp12_h_l_23 <X> T_21_13.sp12_h_r_0


LogicTile_27_13

 (2 4)  (1404 212)  (1404 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_30_13

 (8 1)  (1572 209)  (1572 209)  routing T_30_13.sp4_h_l_42 <X> T_30_13.sp4_v_b_1
 (9 1)  (1573 209)  (1573 209)  routing T_30_13.sp4_h_l_42 <X> T_30_13.sp4_v_b_1
 (10 1)  (1574 209)  (1574 209)  routing T_30_13.sp4_h_l_42 <X> T_30_13.sp4_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (14 3)  (1740 211)  (1740 211)  routing T_33_13.span4_vert_t_13 <X> T_33_13.span4_vert_b_1
 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_4 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 201)  (1 201)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 202)  (7 202)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (4 13)  (13 205)  (13 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (5 13)  (12 205)  (12 205)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g1_4
 (7 13)  (10 205)  (10 205)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


RAM_Tile_8_12

 (19 0)  (415 192)  (415 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (2 12)  (398 204)  (398 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_11_12

 (19 2)  (565 194)  (565 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (11 4)  (557 196)  (557 196)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_v_b_5
 (12 5)  (558 197)  (558 197)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_v_b_5
 (12 15)  (558 207)  (558 207)  routing T_11_12.sp4_h_l_46 <X> T_11_12.sp4_v_t_46


LogicTile_12_12

 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23
 (3 8)  (603 200)  (603 200)  routing T_12_12.sp12_v_t_22 <X> T_12_12.sp12_v_b_1


LogicTile_13_12

 (4 13)  (658 205)  (658 205)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_r_9


LogicTile_14_12

 (21 2)  (729 194)  (729 194)  routing T_14_12.sp4_v_b_15 <X> T_14_12.lc_trk_g0_7
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 194)  (731 194)  routing T_14_12.sp4_v_b_15 <X> T_14_12.lc_trk_g0_7
 (21 3)  (729 195)  (729 195)  routing T_14_12.sp4_v_b_15 <X> T_14_12.lc_trk_g0_7
 (14 6)  (722 198)  (722 198)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 198)  (734 198)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (43 6)  (751 198)  (751 198)  LC_3 Logic Functioning bit
 (52 6)  (760 198)  (760 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (722 199)  (722 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (15 7)  (723 199)  (723 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (16 7)  (724 199)  (724 199)  routing T_14_12.sp4_h_l_9 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (726 199)  (726 199)  routing T_14_12.sp4_r_v_b_29 <X> T_14_12.lc_trk_g1_5
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 203)  (733 203)  routing T_14_12.sp4_r_v_b_38 <X> T_14_12.lc_trk_g2_6
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (47 12)  (755 204)  (755 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp12_v_b_23 <X> T_14_12.lc_trk_g3_7


LogicTile_15_12

 (19 2)  (781 194)  (781 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_16_12

 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (9 7)  (825 199)  (825 199)  routing T_16_12.sp4_v_b_4 <X> T_16_12.sp4_v_t_41


LogicTile_22_12

 (2 12)  (1146 204)  (1146 204)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_12

 (8 8)  (1314 200)  (1314 200)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_h_r_7
 (10 8)  (1316 200)  (1316 200)  routing T_25_12.sp4_h_l_46 <X> T_25_12.sp4_h_r_7


LogicTile_29_12

 (8 9)  (1518 201)  (1518 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7
 (9 9)  (1519 201)  (1519 201)  routing T_29_12.sp4_h_l_42 <X> T_29_12.sp4_v_b_7


LogicTile_31_12

 (4 1)  (1622 193)  (1622 193)  routing T_31_12.sp4_v_t_42 <X> T_31_12.sp4_h_r_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 199)  (1739 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2
 (14 7)  (1740 199)  (1740 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2


IO_Tile_0_11

 (4 0)  (13 176)  (13 176)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g0_0
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 177)  (12 177)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g0_0
 (7 1)  (10 177)  (10 177)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (11 4)  (6 180)  (6 180)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g0_6 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (4 7)  (13 183)  (13 183)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g0_6
 (5 7)  (12 183)  (12 183)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g0_6
 (7 7)  (10 183)  (10 183)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g0_7
 (4 8)  (13 184)  (13 184)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g1_0
 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 185)  (12 185)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_10_11

 (19 10)  (511 186)  (511 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_11

 (9 1)  (555 177)  (555 177)  routing T_11_11.sp4_v_t_40 <X> T_11_11.sp4_v_b_1
 (10 1)  (556 177)  (556 177)  routing T_11_11.sp4_v_t_40 <X> T_11_11.sp4_v_b_1
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_v_b_10 <X> T_11_11.sp4_v_t_36
 (10 3)  (556 179)  (556 179)  routing T_11_11.sp4_v_b_10 <X> T_11_11.sp4_v_t_36
 (19 10)  (565 186)  (565 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_11

 (3 7)  (711 183)  (711 183)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_v_t_23
 (3 12)  (711 188)  (711 188)  routing T_14_11.sp12_v_t_22 <X> T_14_11.sp12_h_r_1


LogicTile_15_11

 (4 6)  (766 182)  (766 182)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_38
 (6 6)  (768 182)  (768 182)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_38
 (5 7)  (767 183)  (767 183)  routing T_15_11.sp4_h_r_9 <X> T_15_11.sp4_v_t_38


LogicTile_16_11

 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_11

 (3 9)  (1351 185)  (1351 185)  routing T_26_11.sp12_h_l_22 <X> T_26_11.sp12_v_b_1


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_10

 (6 0)  (348 160)  (348 160)  routing T_7_10.sp4_v_t_44 <X> T_7_10.sp4_v_b_0
 (5 1)  (347 161)  (347 161)  routing T_7_10.sp4_v_t_44 <X> T_7_10.sp4_v_b_0


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (6 12)  (768 172)  (768 172)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_v_b_9
 (5 13)  (767 173)  (767 173)  routing T_15_10.sp4_v_t_43 <X> T_15_10.sp4_v_b_9


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (10 10)  (1736 170)  (1736 170)  routing T_33_10.lc_trk_g1_5 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_5 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 172)  (1731 172)  routing T_33_10.span4_vert_b_13 <X> T_33_10.lc_trk_g1_5
 (7 12)  (1733 172)  (1733 172)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 172)  (1734 172)  routing T_33_10.span4_vert_b_13 <X> T_33_10.lc_trk_g1_5
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 145)  (3 145)  routing T_0_9.span4_vert_t_12 <X> T_0_9.span4_vert_b_0
 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (26 2)  (518 146)  (518 146)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 146)  (519 146)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 146)  (520 146)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 146)  (521 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 146)  (522 146)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 146)  (524 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 146)  (526 146)  routing T_10_9.lc_trk_g1_1 <X> T_10_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 146)  (528 146)  LC_1 Logic Functioning bit
 (38 2)  (530 146)  (530 146)  LC_1 Logic Functioning bit
 (41 2)  (533 146)  (533 146)  LC_1 Logic Functioning bit
 (43 2)  (535 146)  (535 146)  LC_1 Logic Functioning bit
 (47 2)  (539 146)  (539 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (519 147)  (519 147)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 147)  (520 147)  routing T_10_9.lc_trk_g3_4 <X> T_10_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 147)  (521 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 147)  (522 147)  routing T_10_9.lc_trk_g3_7 <X> T_10_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (528 147)  (528 147)  LC_1 Logic Functioning bit
 (38 3)  (530 147)  (530 147)  LC_1 Logic Functioning bit
 (40 3)  (532 147)  (532 147)  LC_1 Logic Functioning bit
 (42 3)  (534 147)  (534 147)  LC_1 Logic Functioning bit
 (17 4)  (509 148)  (509 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (510 149)  (510 149)  routing T_10_9.sp4_r_v_b_25 <X> T_10_9.lc_trk_g1_1
 (22 8)  (514 152)  (514 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 152)  (515 152)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g2_3
 (28 8)  (520 152)  (520 152)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 152)  (521 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 152)  (522 152)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 152)  (524 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 152)  (525 152)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 152)  (528 152)  LC_4 Logic Functioning bit
 (37 8)  (529 152)  (529 152)  LC_4 Logic Functioning bit
 (38 8)  (530 152)  (530 152)  LC_4 Logic Functioning bit
 (39 8)  (531 152)  (531 152)  LC_4 Logic Functioning bit
 (41 8)  (533 152)  (533 152)  LC_4 Logic Functioning bit
 (43 8)  (535 152)  (535 152)  LC_4 Logic Functioning bit
 (47 8)  (539 152)  (539 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (21 9)  (513 153)  (513 153)  routing T_10_9.sp12_v_b_19 <X> T_10_9.lc_trk_g2_3
 (27 9)  (519 153)  (519 153)  routing T_10_9.lc_trk_g1_1 <X> T_10_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 153)  (521 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 153)  (522 153)  routing T_10_9.lc_trk_g2_7 <X> T_10_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 153)  (523 153)  routing T_10_9.lc_trk_g2_3 <X> T_10_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 153)  (528 153)  LC_4 Logic Functioning bit
 (38 9)  (530 153)  (530 153)  LC_4 Logic Functioning bit
 (22 10)  (514 154)  (514 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 154)  (515 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (24 10)  (516 154)  (516 154)  routing T_10_9.sp4_v_b_47 <X> T_10_9.lc_trk_g2_7
 (9 12)  (501 156)  (501 156)  routing T_10_9.sp4_v_t_47 <X> T_10_9.sp4_h_r_10
 (22 14)  (514 158)  (514 158)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (515 158)  (515 158)  routing T_10_9.sp12_v_t_12 <X> T_10_9.lc_trk_g3_7
 (17 15)  (509 159)  (509 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_9

 (21 2)  (567 146)  (567 146)  routing T_11_9.sp4_h_l_10 <X> T_11_9.lc_trk_g0_7
 (22 2)  (568 146)  (568 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (569 146)  (569 146)  routing T_11_9.sp4_h_l_10 <X> T_11_9.lc_trk_g0_7
 (24 2)  (570 146)  (570 146)  routing T_11_9.sp4_h_l_10 <X> T_11_9.lc_trk_g0_7
 (21 3)  (567 147)  (567 147)  routing T_11_9.sp4_h_l_10 <X> T_11_9.lc_trk_g0_7
 (25 4)  (571 148)  (571 148)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g1_2
 (22 5)  (568 149)  (568 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (569 149)  (569 149)  routing T_11_9.sp4_v_b_2 <X> T_11_9.lc_trk_g1_2
 (14 6)  (560 150)  (560 150)  routing T_11_9.sp4_v_b_4 <X> T_11_9.lc_trk_g1_4
 (26 6)  (572 150)  (572 150)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 150)  (574 150)  routing T_11_9.lc_trk_g2_0 <X> T_11_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 150)  (575 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 150)  (577 150)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 150)  (578 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 150)  (579 150)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 150)  (580 150)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 150)  (582 150)  LC_3 Logic Functioning bit
 (38 6)  (584 150)  (584 150)  LC_3 Logic Functioning bit
 (41 6)  (587 150)  (587 150)  LC_3 Logic Functioning bit
 (43 6)  (589 150)  (589 150)  LC_3 Logic Functioning bit
 (52 6)  (598 150)  (598 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (562 151)  (562 151)  routing T_11_9.sp4_v_b_4 <X> T_11_9.lc_trk_g1_4
 (17 7)  (563 151)  (563 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 7)  (573 151)  (573 151)  routing T_11_9.lc_trk_g1_4 <X> T_11_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 151)  (575 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 151)  (577 151)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 151)  (582 151)  LC_3 Logic Functioning bit
 (38 7)  (584 151)  (584 151)  LC_3 Logic Functioning bit
 (40 7)  (586 151)  (586 151)  LC_3 Logic Functioning bit
 (42 7)  (588 151)  (588 151)  LC_3 Logic Functioning bit
 (15 9)  (561 153)  (561 153)  routing T_11_9.sp4_v_t_29 <X> T_11_9.lc_trk_g2_0
 (16 9)  (562 153)  (562 153)  routing T_11_9.sp4_v_t_29 <X> T_11_9.lc_trk_g2_0
 (17 9)  (563 153)  (563 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (7 11)  (553 155)  (553 155)  Column buffer control bit: LH_colbuf_cntl_2

 (26 12)  (572 156)  (572 156)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 156)  (575 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 156)  (576 156)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 156)  (578 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 156)  (580 156)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 156)  (582 156)  LC_6 Logic Functioning bit
 (37 12)  (583 156)  (583 156)  LC_6 Logic Functioning bit
 (38 12)  (584 156)  (584 156)  LC_6 Logic Functioning bit
 (39 12)  (585 156)  (585 156)  LC_6 Logic Functioning bit
 (41 12)  (587 156)  (587 156)  LC_6 Logic Functioning bit
 (43 12)  (589 156)  (589 156)  LC_6 Logic Functioning bit
 (47 12)  (593 156)  (593 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (572 157)  (572 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 157)  (573 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 157)  (574 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 157)  (575 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 157)  (576 157)  routing T_11_9.lc_trk_g0_7 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 157)  (577 157)  routing T_11_9.lc_trk_g1_2 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 157)  (582 157)  LC_6 Logic Functioning bit
 (38 13)  (584 157)  (584 157)  LC_6 Logic Functioning bit
 (22 14)  (568 158)  (568 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 158)  (569 158)  routing T_11_9.sp4_v_b_47 <X> T_11_9.lc_trk_g3_7
 (24 14)  (570 158)  (570 158)  routing T_11_9.sp4_v_b_47 <X> T_11_9.lc_trk_g3_7
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (7 11)  (607 155)  (607 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_13_9

 (7 11)  (661 155)  (661 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 11)  (715 155)  (715 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9



LogicTile_16_9

 (7 14)  (823 158)  (823 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_9

 (3 13)  (877 157)  (877 157)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_h_r_1


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9

 (3 5)  (1093 149)  (1093 149)  routing T_21_9.sp12_h_l_23 <X> T_21_9.sp12_h_r_0


LogicTile_22_9

 (3 5)  (1147 149)  (1147 149)  routing T_22_9.sp12_h_l_23 <X> T_22_9.sp12_h_r_0


LogicTile_23_9



LogicTile_24_9

 (3 7)  (1255 151)  (1255 151)  routing T_24_9.sp12_h_l_23 <X> T_24_9.sp12_v_t_23


RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9

 (2 4)  (1404 148)  (1404 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_9

 (2 4)  (1458 148)  (1458 148)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_9

 (3 9)  (1513 153)  (1513 153)  routing T_29_9.sp12_h_l_22 <X> T_29_9.sp12_v_b_1


LogicTile_30_9

 (8 1)  (1572 145)  (1572 145)  routing T_30_9.sp4_h_l_42 <X> T_30_9.sp4_v_b_1
 (9 1)  (1573 145)  (1573 145)  routing T_30_9.sp4_h_l_42 <X> T_30_9.sp4_v_b_1
 (10 1)  (1574 145)  (1574 145)  routing T_30_9.sp4_h_l_42 <X> T_30_9.sp4_v_b_1
 (8 5)  (1572 149)  (1572 149)  routing T_30_9.sp4_v_t_36 <X> T_30_9.sp4_v_b_4
 (10 5)  (1574 149)  (1574 149)  routing T_30_9.sp4_v_t_36 <X> T_30_9.sp4_v_b_4


LogicTile_31_9

 (8 1)  (1626 145)  (1626 145)  routing T_31_9.sp4_h_l_42 <X> T_31_9.sp4_v_b_1
 (9 1)  (1627 145)  (1627 145)  routing T_31_9.sp4_h_l_42 <X> T_31_9.sp4_v_b_1
 (10 1)  (1628 145)  (1628 145)  routing T_31_9.sp4_h_l_42 <X> T_31_9.sp4_v_b_1


LogicTile_32_9

 (19 6)  (1691 150)  (1691 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (12 6)  (5 134)  (5 134)  routing T_0_8.span4_horz_37 <X> T_0_8.span4_vert_t_14
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15
 (12 12)  (5 140)  (5 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15


LogicTile_1_8

 (4 3)  (22 131)  (22 131)  routing T_1_8.sp4_v_b_7 <X> T_1_8.sp4_h_l_37


LogicTile_2_8



LogicTile_3_8

 (4 11)  (130 139)  (130 139)  routing T_3_8.sp4_v_b_1 <X> T_3_8.sp4_h_l_43


LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (4 5)  (550 133)  (550 133)  routing T_11_8.sp4_v_t_47 <X> T_11_8.sp4_h_r_3
 (3 12)  (549 140)  (549 140)  routing T_11_8.sp12_v_t_22 <X> T_11_8.sp12_h_r_1


LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (4 4)  (766 132)  (766 132)  routing T_15_8.sp4_h_l_38 <X> T_15_8.sp4_v_b_3
 (5 5)  (767 133)  (767 133)  routing T_15_8.sp4_h_l_38 <X> T_15_8.sp4_v_b_3


LogicTile_16_8

 (8 7)  (824 135)  (824 135)  routing T_16_8.sp4_v_b_1 <X> T_16_8.sp4_v_t_41
 (10 7)  (826 135)  (826 135)  routing T_16_8.sp4_v_b_1 <X> T_16_8.sp4_v_t_41


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (3 13)  (1201 141)  (1201 141)  routing T_23_8.sp12_h_l_22 <X> T_23_8.sp12_h_r_1


LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (4 4)  (1514 132)  (1514 132)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_v_b_3
 (6 4)  (1516 132)  (1516 132)  routing T_29_8.sp4_v_t_42 <X> T_29_8.sp4_v_b_3


LogicTile_30_8

 (2 6)  (1566 134)  (1566 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_43 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (12 8)  (192 120)  (192 120)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (11 9)  (191 121)  (191 121)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8


LogicTile_6_7

 (8 1)  (296 113)  (296 113)  routing T_6_7.sp4_h_r_1 <X> T_6_7.sp4_v_b_1


LogicTile_7_7

 (29 0)  (371 112)  (371 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 112)  (372 112)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 112)  (373 112)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 112)  (374 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 112)  (375 112)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 112)  (378 112)  LC_0 Logic Functioning bit
 (37 0)  (379 112)  (379 112)  LC_0 Logic Functioning bit
 (38 0)  (380 112)  (380 112)  LC_0 Logic Functioning bit
 (39 0)  (381 112)  (381 112)  LC_0 Logic Functioning bit
 (41 0)  (383 112)  (383 112)  LC_0 Logic Functioning bit
 (43 0)  (385 112)  (385 112)  LC_0 Logic Functioning bit
 (51 0)  (393 112)  (393 112)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (30 1)  (372 113)  (372 113)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 113)  (378 113)  LC_0 Logic Functioning bit
 (37 1)  (379 113)  (379 113)  LC_0 Logic Functioning bit
 (38 1)  (380 113)  (380 113)  LC_0 Logic Functioning bit
 (39 1)  (381 113)  (381 113)  LC_0 Logic Functioning bit
 (41 1)  (383 113)  (383 113)  LC_0 Logic Functioning bit
 (43 1)  (385 113)  (385 113)  LC_0 Logic Functioning bit
 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (16 10)  (358 122)  (358 122)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g2_5
 (17 10)  (359 122)  (359 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 122)  (360 122)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g2_5
 (18 11)  (360 123)  (360 123)  routing T_7_7.sp4_v_b_37 <X> T_7_7.lc_trk_g2_5
 (26 12)  (368 124)  (368 124)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (31 12)  (373 124)  (373 124)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 124)  (374 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 124)  (375 124)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_6/in_3
 (41 12)  (383 124)  (383 124)  LC_6 Logic Functioning bit
 (43 12)  (385 124)  (385 124)  LC_6 Logic Functioning bit
 (27 13)  (369 125)  (369 125)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 125)  (370 125)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 125)  (371 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (40 13)  (382 125)  (382 125)  LC_6 Logic Functioning bit
 (42 13)  (384 125)  (384 125)  LC_6 Logic Functioning bit
 (46 13)  (388 125)  (388 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (357 126)  (357 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (16 14)  (358 126)  (358 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (17 14)  (359 126)  (359 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 126)  (360 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (18 15)  (360 127)  (360 127)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5


RAM_Tile_8_7

 (2 0)  (398 112)  (398 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_11_7

 (10 15)  (556 127)  (556 127)  routing T_11_7.sp4_h_l_40 <X> T_11_7.sp4_v_t_47


LogicTile_15_7

 (22 1)  (784 113)  (784 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 113)  (785 113)  routing T_15_7.sp4_v_b_18 <X> T_15_7.lc_trk_g0_2
 (24 1)  (786 113)  (786 113)  routing T_15_7.sp4_v_b_18 <X> T_15_7.lc_trk_g0_2
 (26 2)  (788 114)  (788 114)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (37 2)  (799 114)  (799 114)  LC_1 Logic Functioning bit
 (39 2)  (801 114)  (801 114)  LC_1 Logic Functioning bit
 (40 2)  (802 114)  (802 114)  LC_1 Logic Functioning bit
 (42 2)  (804 114)  (804 114)  LC_1 Logic Functioning bit
 (51 2)  (813 114)  (813 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (789 115)  (789 115)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 115)  (791 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 115)  (798 115)  LC_1 Logic Functioning bit
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (41 3)  (803 115)  (803 115)  LC_1 Logic Functioning bit
 (43 3)  (805 115)  (805 115)  LC_1 Logic Functioning bit
 (27 4)  (789 116)  (789 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 116)  (790 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 116)  (791 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 116)  (792 116)  routing T_15_7.lc_trk_g3_4 <X> T_15_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 116)  (793 116)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 116)  (794 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 116)  (796 116)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 116)  (798 116)  LC_2 Logic Functioning bit
 (38 4)  (800 116)  (800 116)  LC_2 Logic Functioning bit
 (41 4)  (803 116)  (803 116)  LC_2 Logic Functioning bit
 (43 4)  (805 116)  (805 116)  LC_2 Logic Functioning bit
 (52 4)  (814 116)  (814 116)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 117)  (788 117)  routing T_15_7.lc_trk_g0_2 <X> T_15_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 117)  (791 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 117)  (793 117)  routing T_15_7.lc_trk_g1_6 <X> T_15_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 117)  (798 117)  LC_2 Logic Functioning bit
 (38 5)  (800 117)  (800 117)  LC_2 Logic Functioning bit
 (40 5)  (802 117)  (802 117)  LC_2 Logic Functioning bit
 (42 5)  (804 117)  (804 117)  LC_2 Logic Functioning bit
 (25 6)  (787 118)  (787 118)  routing T_15_7.sp4_v_t_3 <X> T_15_7.lc_trk_g1_6
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (784 119)  (784 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (785 119)  (785 119)  routing T_15_7.sp4_v_t_3 <X> T_15_7.lc_trk_g1_6
 (25 7)  (787 119)  (787 119)  routing T_15_7.sp4_v_t_3 <X> T_15_7.lc_trk_g1_6
 (15 15)  (777 127)  (777 127)  routing T_15_7.sp4_v_t_33 <X> T_15_7.lc_trk_g3_4
 (16 15)  (778 127)  (778 127)  routing T_15_7.sp4_v_t_33 <X> T_15_7.lc_trk_g3_4
 (17 15)  (779 127)  (779 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_26_7

 (19 5)  (1367 117)  (1367 117)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (4 4)  (13 100)  (13 100)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g0_4
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_4 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_7 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (6 9)  (11 105)  (11 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 108)  (13 108)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (5 13)  (12 109)  (12 109)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g1_4
 (7 13)  (10 109)  (10 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (6 14)  (11 110)  (11 110)  routing T_0_6.span4_horz_15 <X> T_0_6.lc_trk_g1_7
 (7 14)  (10 110)  (10 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
 (8 14)  (9 110)  (9 110)  routing T_0_6.span4_horz_15 <X> T_0_6.lc_trk_g1_7
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit
 (8 15)  (9 111)  (9 111)  routing T_0_6.span4_horz_15 <X> T_0_6.lc_trk_g1_7


LogicTile_2_6

 (3 6)  (75 102)  (75 102)  routing T_2_6.sp12_h_r_0 <X> T_2_6.sp12_v_t_23
 (3 7)  (75 103)  (75 103)  routing T_2_6.sp12_h_r_0 <X> T_2_6.sp12_v_t_23


LogicTile_3_6

 (13 3)  (139 99)  (139 99)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_39


LogicTile_4_6

 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (12 10)  (192 106)  (192 106)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_45


RAM_Tile_8_6

 (2 8)  (398 104)  (398 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_6

 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_v_t_23


LogicTile_11_6

 (5 15)  (551 111)  (551 111)  routing T_11_6.sp4_h_l_44 <X> T_11_6.sp4_v_t_44


LogicTile_14_6

 (3 2)  (711 98)  (711 98)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_h_l_23
 (3 3)  (711 99)  (711 99)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_h_l_23
 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (3 12)  (765 108)  (765 108)  routing T_15_6.sp12_v_t_22 <X> T_15_6.sp12_h_r_1


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 6)  (819 102)  (819 102)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23
 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_v_t_23


LogicTile_21_6

 (3 12)  (1093 108)  (1093 108)  routing T_21_6.sp12_v_t_22 <X> T_21_6.sp12_h_r_1


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (2 14)  (1350 110)  (1350 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_6

 (3 13)  (1405 109)  (1405 109)  routing T_27_6.sp12_h_l_22 <X> T_27_6.sp12_h_r_1


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


LogicTile_29_6

 (4 9)  (1514 105)  (1514 105)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_h_r_6
 (6 9)  (1516 105)  (1516 105)  routing T_29_6.sp4_h_l_47 <X> T_29_6.sp4_h_r_6


LogicTile_32_6

 (13 13)  (1685 109)  (1685 109)  routing T_32_6.sp4_v_t_43 <X> T_32_6.sp4_h_r_11


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span12_horz_10 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (11 4)  (1737 100)  (1737 100)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (10 5)  (1736 101)  (1736 101)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span12_horz_10 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (8 11)  (1734 107)  (1734 107)  routing T_33_6.span4_horz_11 <X> T_33_6.lc_trk_g1_3
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (4 15)  (1730 111)  (1730 111)  routing T_33_6.span12_horz_22 <X> T_33_6.lc_trk_g1_6
 (6 15)  (1732 111)  (1732 111)  routing T_33_6.span12_horz_22 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 81)  (3 81)  routing T_0_5.span4_vert_t_12 <X> T_0_5.span4_vert_b_0
 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (10 5)  (7 85)  (7 85)  routing T_0_5.lc_trk_g0_7 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 86)  (12 86)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g0_7
 (7 6)  (10 86)  (10 86)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (9 86)  (9 86)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g0_7
 (8 7)  (9 87)  (9 87)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g0_7
 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 90)  (6 90)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (10 11)  (7 91)  (7 91)  routing T_0_5.lc_trk_g1_7 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (5 14)  (12 94)  (12 94)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g1_7
 (7 14)  (10 94)  (10 94)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 94)  (9 94)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g1_7
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit
 (8 15)  (9 95)  (9 95)  routing T_0_5.span12_horz_7 <X> T_0_5.lc_trk_g1_7


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_5

 (2 8)  (398 88)  (398 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 92)  (398 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_5

 (3 2)  (441 82)  (441 82)  routing T_9_5.sp12_v_t_23 <X> T_9_5.sp12_h_l_23


LogicTile_10_5

 (3 6)  (495 86)  (495 86)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_v_t_23
 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_r_0 <X> T_10_5.sp12_v_t_23


LogicTile_11_5

 (11 2)  (557 82)  (557 82)  routing T_11_5.sp4_h_l_44 <X> T_11_5.sp4_v_t_39
 (10 7)  (556 87)  (556 87)  routing T_11_5.sp4_h_l_46 <X> T_11_5.sp4_v_t_41


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_t_23 <X> T_12_5.sp12_h_r_0


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23


LogicTile_15_5

 (3 4)  (765 84)  (765 84)  routing T_15_5.sp12_v_t_23 <X> T_15_5.sp12_h_r_0


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_v_b_0 <X> T_16_5.sp12_v_t_23


LogicTile_22_5

 (3 2)  (1147 82)  (1147 82)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 3)  (1147 83)  (1147 83)  routing T_22_5.sp12_h_r_0 <X> T_22_5.sp12_h_l_23
 (3 12)  (1147 92)  (1147 92)  routing T_22_5.sp12_v_t_22 <X> T_22_5.sp12_h_r_1


LogicTile_23_5

 (2 8)  (1200 88)  (1200 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_5

 (3 5)  (1255 85)  (1255 85)  routing T_24_5.sp12_h_l_23 <X> T_24_5.sp12_h_r_0


LogicTile_26_5

 (5 0)  (1353 80)  (1353 80)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_h_r_0
 (4 1)  (1352 81)  (1352 81)  routing T_26_5.sp4_h_l_44 <X> T_26_5.sp4_h_r_0
 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


LogicTile_29_5

 (19 5)  (1529 85)  (1529 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_30_5

 (4 0)  (1568 80)  (1568 80)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_v_b_0
 (5 1)  (1569 81)  (1569 81)  routing T_30_5.sp4_h_l_37 <X> T_30_5.sp4_v_b_0
 (4 12)  (1568 92)  (1568 92)  routing T_30_5.sp4_v_t_36 <X> T_30_5.sp4_v_b_9
 (6 12)  (1570 92)  (1570 92)  routing T_30_5.sp4_v_t_36 <X> T_30_5.sp4_v_b_9
 (4 13)  (1568 93)  (1568 93)  routing T_30_5.sp4_v_t_41 <X> T_30_5.sp4_h_r_9


LogicTile_31_5

 (4 9)  (1622 89)  (1622 89)  routing T_31_5.sp4_v_t_36 <X> T_31_5.sp4_h_r_6


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 81)  (1730 81)  routing T_33_5.span12_horz_16 <X> T_33_5.lc_trk_g0_0
 (6 1)  (1732 81)  (1732 81)  routing T_33_5.span12_horz_16 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (6 4)  (1732 84)  (1732 84)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g0_5
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 88)  (1742 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1732 92)  (1732 92)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span12_horz_21 <X> T_33_5.lc_trk_g1_5
 (13 13)  (1739 93)  (1739 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_horz_19 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (4 5)  (13 69)  (13 69)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g0_4
 (5 5)  (12 69)  (12 69)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g0_4
 (7 5)  (10 69)  (10 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g0_4 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_1_4

 (8 11)  (26 75)  (26 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42
 (9 11)  (27 75)  (27 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42
 (10 11)  (28 75)  (28 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42


LogicTile_2_4

 (19 13)  (91 77)  (91 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_3_4

 (8 3)  (134 67)  (134 67)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_36
 (9 3)  (135 67)  (135 67)  routing T_3_4.sp4_h_r_1 <X> T_3_4.sp4_v_t_36


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 13)  (199 77)  (199 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_4

 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_12_4

 (8 1)  (608 65)  (608 65)  routing T_12_4.sp4_h_r_1 <X> T_12_4.sp4_v_b_1
 (2 4)  (602 68)  (602 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_13_4

 (3 4)  (657 68)  (657 68)  routing T_13_4.sp12_v_t_23 <X> T_13_4.sp12_h_r_0
 (19 11)  (673 75)  (673 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (19 13)  (673 77)  (673 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (8 11)  (770 75)  (770 75)  routing T_15_4.sp4_h_l_42 <X> T_15_4.sp4_v_t_42


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (9 3)  (825 67)  (825 67)  routing T_16_4.sp4_v_b_5 <X> T_16_4.sp4_v_t_36
 (10 3)  (826 67)  (826 67)  routing T_16_4.sp4_v_b_5 <X> T_16_4.sp4_v_t_36
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23


LogicTile_17_4

 (3 8)  (877 72)  (877 72)  routing T_17_4.sp12_v_t_22 <X> T_17_4.sp12_v_b_1


LogicTile_18_4

 (3 6)  (931 70)  (931 70)  routing T_18_4.sp12_h_r_0 <X> T_18_4.sp12_v_t_23
 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_r_0 <X> T_18_4.sp12_v_t_23


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (12 4)  (1360 68)  (1360 68)  routing T_26_4.sp4_v_t_40 <X> T_26_4.sp4_h_r_5


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (13 9)  (1523 73)  (1523 73)  routing T_29_4.sp4_v_t_38 <X> T_29_4.sp4_h_r_8


LogicTile_30_4

 (3 2)  (1567 66)  (1567 66)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_h_l_23
 (3 3)  (1567 67)  (1567 67)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_h_l_23
 (12 8)  (1576 72)  (1576 72)  routing T_30_4.sp4_h_l_40 <X> T_30_4.sp4_h_r_8
 (13 9)  (1577 73)  (1577 73)  routing T_30_4.sp4_h_l_40 <X> T_30_4.sp4_h_r_8


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 74)  (1731 74)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g1_3
 (7 10)  (1733 74)  (1733 74)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 74)  (1734 74)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g1_3
 (11 10)  (1737 74)  (1737 74)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (10 11)  (1736 75)  (1736 75)  routing T_33_4.lc_trk_g1_3 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (6 12)  (1732 76)  (1732 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 76)  (1734 76)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_horz_45 <X> T_33_4.lc_trk_g1_5
 (14 13)  (1740 77)  (1740 77)  routing T_33_4.span4_vert_t_15 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (11 10)  (191 58)  (191 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (13 10)  (193 58)  (193 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (4 12)  (292 60)  (292 60)  routing T_6_3.sp4_v_t_36 <X> T_6_3.sp4_v_b_9
 (6 12)  (294 60)  (294 60)  routing T_6_3.sp4_v_t_36 <X> T_6_3.sp4_v_b_9


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (3 6)  (603 54)  (603 54)  routing T_12_3.sp12_v_b_0 <X> T_12_3.sp12_v_t_23


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_v_b_0 <X> T_22_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_30_3

 (3 6)  (1567 54)  (1567 54)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_v_t_23
 (3 7)  (1567 55)  (1567 55)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_v_t_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (16 9)  (1742 57)  (1742 57)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (10 11)  (1736 59)  (1736 59)  routing T_33_3.lc_trk_g1_7 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (5 14)  (1731 62)  (1731 62)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g1_7
 (7 14)  (1733 62)  (1733 62)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 62)  (1734 62)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g1_7
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_2

 (3 6)  (603 38)  (603 38)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23
 (3 7)  (603 39)  (603 39)  routing T_12_2.sp12_h_r_0 <X> T_12_2.sp12_v_t_23


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 6)  (711 38)  (711 38)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23
 (3 7)  (711 39)  (711 39)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_v_t_23


LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_24_2

 (3 2)  (1255 34)  (1255 34)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23
 (3 3)  (1255 35)  (1255 35)  routing T_24_2.sp12_h_r_0 <X> T_24_2.sp12_h_l_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23


LogicTile_27_2

 (3 13)  (1405 45)  (1405 45)  routing T_27_2.sp12_h_l_22 <X> T_27_2.sp12_h_r_1


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (12 4)  (1522 36)  (1522 36)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_5


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (6 3)  (1732 35)  (1732 35)  routing T_33_2.span12_horz_10 <X> T_33_2.lc_trk_g0_2
 (7 3)  (1733 35)  (1733 35)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (11 4)  (1737 36)  (1737 36)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g1_2 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 37)  (1743 37)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (4 8)  (1730 40)  (1730 40)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (4 9)  (1730 41)  (1730 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (5 9)  (1731 41)  (1731 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (6 9)  (1732 41)  (1732 41)  routing T_33_2.span4_horz_40 <X> T_33_2.lc_trk_g1_0
 (7 9)  (1733 41)  (1733 41)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_0 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (6 11)  (1732 43)  (1732 43)  routing T_33_2.span12_horz_10 <X> T_33_2.lc_trk_g1_2
 (7 11)  (1733 43)  (1733 43)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
 (10 11)  (1736 43)  (1736 43)  routing T_33_2.lc_trk_g0_2 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 45)  (1740 45)  routing T_33_2.span4_vert_t_15 <X> T_33_2.span4_vert_b_3
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_vert_b_15 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_1

 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_v_b_0 <X> T_8_1.sp12_v_t_23


LogicTile_10_1

 (3 6)  (495 22)  (495 22)  routing T_10_1.sp12_h_r_0 <X> T_10_1.sp12_v_t_23
 (3 7)  (495 23)  (495 23)  routing T_10_1.sp12_h_r_0 <X> T_10_1.sp12_v_t_23


LogicTile_13_1

 (9 9)  (663 25)  (663 25)  routing T_13_1.sp4_v_t_46 <X> T_13_1.sp4_v_b_7
 (10 9)  (664 25)  (664 25)  routing T_13_1.sp4_v_t_46 <X> T_13_1.sp4_v_b_7


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_22_1

 (3 2)  (1147 18)  (1147 18)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_h_l_23
 (3 3)  (1147 19)  (1147 19)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_h_l_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_30_1

 (5 0)  (1569 16)  (1569 16)  routing T_30_1.sp4_v_t_37 <X> T_30_1.sp4_h_r_0
 (13 1)  (1577 17)  (1577 17)  routing T_30_1.sp4_v_t_44 <X> T_30_1.sp4_h_r_2


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (4 3)  (1730 19)  (1730 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (10 5)  (1736 21)  (1736 21)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 22)  (1731 22)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 23)  (1734 23)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g0_7
 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (4 9)  (1730 25)  (1730 25)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g1_0
 (5 9)  (1731 25)  (1731 25)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g1_0
 (6 9)  (1732 25)  (1732 25)  routing T_33_1.span4_horz_24 <X> T_33_1.lc_trk_g1_0
 (7 9)  (1733 25)  (1733 25)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 26)  (1737 26)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_0 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (10 11)  (1736 27)  (1736 27)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (5 0)  (305 15)  (305 15)  routing T_6_0.span4_vert_33 <X> T_6_0.lc_trk_g0_1
 (6 0)  (306 15)  (306 15)  routing T_6_0.span4_vert_33 <X> T_6_0.lc_trk_g0_1
 (7 0)  (307 15)  (307 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (308 15)  (308 15)  routing T_6_0.span4_vert_33 <X> T_6_0.lc_trk_g0_1
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_4 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g1_4 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (360 2)  (360 2)  routing T_7_0.span12_vert_12 <X> T_7_0.lc_trk_g1_4
 (7 13)  (361 2)  (361 2)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (401 14)  (401 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (4 7)  (616 9)  (616 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (6 7)  (618 9)  (618 9)  routing T_12_0.span12_vert_22 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (16 9)  (604 6)  (604 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (616 3)  (616 3)  routing T_12_0.span4_vert_36 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_vert_36 <X> T_12_0.lc_trk_g1_4
 (6 13)  (618 2)  (618 2)  routing T_12_0.span4_vert_36 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (689 13)  (689 13)  routing T_13_0.span4_vert_7 <X> T_13_0.span4_horz_r_1
 (14 3)  (690 13)  (690 13)  routing T_13_0.span4_vert_7 <X> T_13_0.span4_horz_r_1
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (6 7)  (780 9)  (780 9)  routing T_15_0.span12_vert_14 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 2)  (821 12)  (821 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (839 13)  (839 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (5 4)  (833 11)  (833 11)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g0_5
 (7 4)  (835 11)  (835 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (836 11)  (836 11)  routing T_16_0.span4_horz_r_13 <X> T_16_0.lc_trk_g0_5
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g0_5 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (14 3)  (910 13)  (910 13)  routing T_17_0.span4_horz_l_13 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g0_6 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (4 6)  (890 8)  (890 8)  routing T_17_0.span12_vert_6 <X> T_17_0.lc_trk_g0_6
 (4 7)  (890 9)  (890 9)  routing T_17_0.span12_vert_6 <X> T_17_0.lc_trk_g0_6
 (5 7)  (891 9)  (891 9)  routing T_17_0.span12_vert_6 <X> T_17_0.lc_trk_g0_6
 (7 7)  (893 9)  (893 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (14 3)  (1126 13)  (1126 13)  routing T_21_0.span4_horz_l_13 <X> T_21_0.span4_horz_r_1
 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (1148 6)  (1148 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1269 3)  (1269 3)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1272 3)  (1272 3)  routing T_24_0.span4_horz_r_13 <X> T_24_0.lc_trk_g1_5


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


