[â† Previous: Formatters](formatters.txt) | [ğŸ  Back to README](../README.md) | [Next: Game Dev â†’](game-dev.txt)

---

# FPGA

**58 repositories**

---

## [doonny/PipeCNN](https://github.com/doonny/PipeCNN)

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

ğŸ”— [https://github.com/doonny/PipeCNN](https://github.com/doonny/PipeCNN)

---

## [zama-ai/hpu_fpga](https://github.com/zama-ai/hpu_fpga)

Zama's Homomorphic Processing Unit implementation on FPGA

ğŸ”— [https://github.com/zama-ai/hpu_fpga](https://github.com/zama-ai/hpu_fpga)

---

## [maia-sdr/maia-sdr](https://github.com/maia-sdr/maia-sdr)

Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto

ğŸ”— [https://github.com/maia-sdr/maia-sdr](https://github.com/maia-sdr/maia-sdr)

---

## [fastmachinelearning/hls4ml](https://github.com/fastmachinelearning/hls4ml)

Machine learning on FPGAs using HLS

ğŸ”— [https://github.com/fastmachinelearning/hls4ml](https://github.com/fastmachinelearning/hls4ml)

---

## [Xilinx/XRT](https://github.com/Xilinx/XRT)

Run Time for AIE and FPGA based platforms

ğŸ”— [https://github.com/Xilinx/XRT](https://github.com/Xilinx/XRT)

---

## [darklife/darkriscv](https://github.com/darklife/darkriscv)

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

ğŸ”— [https://github.com/darklife/darkriscv](https://github.com/darklife/darkriscv)

---

## [SpinalHDL/VexRiscv](https://github.com/SpinalHDL/VexRiscv)

A FPGA friendly 32 bit RISC-V CPU implementation

ğŸ”— [https://github.com/SpinalHDL/VexRiscv](https://github.com/SpinalHDL/VexRiscv)

---

## [Choaib-ELMADI/fpga-programming-for-beginners](https://github.com/Choaib-ELMADI/fpga-programming-for-beginners)

A collection of notes, summaries, and projects based on the book "FPGA Programming for Beginners" by Frank Bruno.

ğŸ”— [https://github.com/Choaib-ELMADI/fpga-programming-for-beginners](https://github.com/Choaib-ELMADI/fpga-programming-for-beginners)

---

## [fm4dd/gatemate-riscv](https://github.com/fm4dd/gatemate-riscv)

RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga

ğŸ”— [https://github.com/fm4dd/gatemate-riscv](https://github.com/fm4dd/gatemate-riscv)

---

## [PremRL/fix-tcpip-project](https://github.com/PremRL/fix-tcpip-project)

Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.

ğŸ”— [https://github.com/PremRL/fix-tcpip-project](https://github.com/PremRL/fix-tcpip-project)

---

## [Xilinx/mali-userspace-binaries](https://github.com/Xilinx/mali-userspace-binaries)



ğŸ”— [https://github.com/Xilinx/mali-userspace-binaries](https://github.com/Xilinx/mali-userspace-binaries)

---

## [shirriff/xc2064](https://github.com/shirriff/xc2064)

Reverse engineering the XC2064 FPGA

ğŸ”— [https://github.com/shirriff/xc2064](https://github.com/shirriff/xc2064)

---

## [Heber-co-uk/Multisystem](https://github.com/Heber-co-uk/Multisystem)

The MiSTer Multisystem console Hardware PCB - FPGA platform

ğŸ”— [https://github.com/Heber-co-uk/Multisystem](https://github.com/Heber-co-uk/Multisystem)

---

## [MicroCoreLabs/Projects](https://github.com/MicroCoreLabs/Projects)

Ted Fried's MicroCore Labs Projects which include microsequencer-based FPGA cores and emulators for the 8088, 8086, 8051, 6502, 68000, Z80, Risc-V, and also Typewriter and EPROM Emulator projects.  MCL51, MCL64, MCL65, MCL65+, MCL68, MCL86, MCL86+, MCL86jr, MCLR5, MCLZ8, MCL6809, XTMax

ğŸ”— [https://github.com/MicroCoreLabs/Projects](https://github.com/MicroCoreLabs/Projects)

---

## [stnolting/neorv32](https://github.com/stnolting/neorv32)

ğŸ–¥ï¸ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

ğŸ”— [https://github.com/stnolting/neorv32](https://github.com/stnolting/neorv32)

---

## [dan-rodrigues/icestation-32](https://github.com/dan-rodrigues/icestation-32)

Compact FPGA game console

ğŸ”— [https://github.com/dan-rodrigues/icestation-32](https://github.com/dan-rodrigues/icestation-32)

---

## [lromor/fpga-assembler](https://github.com/lromor/fpga-assembler)

Generate bitstream from FPGA assembly.

ğŸ”— [https://github.com/lromor/fpga-assembler](https://github.com/lromor/fpga-assembler)

---

## [chipsalliance/fasm](https://github.com/chipsalliance/fasm)

FPGA Assembly (FASM) Parser and Generator

ğŸ”— [https://github.com/chipsalliance/fasm](https://github.com/chipsalliance/fasm)

---

## [ElsevierSoftwareX/SOFTX-D-20-00073](https://github.com/ElsevierSoftwareX/SOFTX-D-20-00073)

C++ code generation tools for real-time CPU or FPGA simulation solvers of electrical and power electronic systems. To cite this software publication: https://www.sciencedirect.com/science/article/pii/S2352711021000054

ğŸ”— [https://github.com/ElsevierSoftwareX/SOFTX-D-20-00073](https://github.com/ElsevierSoftwareX/SOFTX-D-20-00073)

---

## [spcl/apfp](https://github.com/spcl/apfp)

FPGA acceleration of arbitrary precision floating point computations.

ğŸ”— [https://github.com/spcl/apfp](https://github.com/spcl/apfp)

---

## [wel97459/FPGACosmacELF](https://github.com/wel97459/FPGACosmacELF)

A re-creation of a Cosmac ELF computer, Coded in SpinalHDL

ğŸ”— [https://github.com/wel97459/FPGACosmacELF](https://github.com/wel97459/FPGACosmacELF)

---

## [sehugg/fpga-examples](https://github.com/sehugg/fpga-examples)

FPGA examples for 8bitworkshop.com

ğŸ”— [https://github.com/sehugg/fpga-examples](https://github.com/sehugg/fpga-examples)

---

## [olofk/fusesoc](https://github.com/olofk/fusesoc)

Package manager and build abstraction tool for FPGA/ASIC development

ğŸ”— [https://github.com/olofk/fusesoc](https://github.com/olofk/fusesoc)

---

## [FPGAwars/apio](https://github.com/FPGAwars/apio)

:seedling: Open source ecosystem for open FPGA boards

ğŸ”— [https://github.com/FPGAwars/apio](https://github.com/FPGAwars/apio)

---

## [projecthira/qudi-hira](https://github.com/projecthira/qudi-hira)

Control suite for FPGA based qubit time-series photonics

ğŸ”— [https://github.com/projecthira/qudi-hira](https://github.com/projecthira/qudi-hira)

---

## [NamiLiy/Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)

FPGA implementation of distributed union find algorithm

ğŸ”— [https://github.com/NamiLiy/Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)

---

## [zsc/qubit-fpga](https://github.com/zsc/qubit-fpga)

An implementation of Deutschâ€“Jozsa algorithm on FPGA.

ğŸ”— [https://github.com/zsc/qubit-fpga](https://github.com/zsc/qubit-fpga)

---

## [NikhilRout/NTT-FPGA](https://github.com/NikhilRout/NTT-FPGA)

Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-based PQC on FPGAs

ğŸ”— [https://github.com/NikhilRout/NTT-FPGA](https://github.com/NikhilRout/NTT-FPGA)

---

## [kelu124/awesome-latticeFPGAs](https://github.com/kelu124/awesome-latticeFPGAs)

:book: List of FPGA Lattice boards using open tools

ğŸ”— [https://github.com/kelu124/awesome-latticeFPGAs](https://github.com/kelu124/awesome-latticeFPGAs)

---

## [corundum/corundum](https://github.com/corundum/corundum)

Open source FPGA-based NIC and platform for in-network compute

ğŸ”— [https://github.com/corundum/corundum](https://github.com/corundum/corundum)

---

## [FPGAwars/icestudio](https://github.com/FPGAwars/icestudio)

:snowflake: Visual editor for open FPGA boards

ğŸ”— [https://github.com/FPGAwars/icestudio](https://github.com/FPGAwars/icestudio)

---

## [UofT-HPRC/fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)

A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark

ğŸ”— [https://github.com/UofT-HPRC/fpga-bpf](https://github.com/UofT-HPRC/fpga-bpf)

---

## [intel/hexl-fpga](https://github.com/intel/hexl-fpga)

Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, INTT, Keyswitch and Dyadic Multiplication modular arithmetic operations, FPGA runtime, and host APIs for connecting to third-party homomorphic encryption libraries.

ğŸ”— [https://github.com/intel/hexl-fpga](https://github.com/intel/hexl-fpga)

---

## [hughperkins/VeriGPU](https://github.com/hughperkins/VeriGPU)

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

ğŸ”— [https://github.com/hughperkins/VeriGPU](https://github.com/hughperkins/VeriGPU)

---

## [icebreaker-fpga/icebreaker](https://github.com/icebreaker-fpga/icebreaker)

Small and low cost FPGA educational and development board

ğŸ”— [https://github.com/icebreaker-fpga/icebreaker](https://github.com/icebreaker-fpga/icebreaker)

---

## [trabucayre/openFPGALoader](https://github.com/trabucayre/openFPGALoader)

Universal utility for programming FPGA

ğŸ”— [https://github.com/trabucayre/openFPGALoader](https://github.com/trabucayre/openFPGALoader)

---

## [asankaSovis/eight_bit_computer](https://github.com/asankaSovis/eight_bit_computer)

ğŸ›ï¸ FPGAs are an interesting invention that is expected to revolutionize the digital industry. This series will focus on building the 8-bit computer that Ben Eater built on his youtube channel. However, it will be done not with actual chips and hardware, but with Verilog code and FPGA simulations.

ğŸ”— [https://github.com/asankaSovis/eight_bit_computer](https://github.com/asankaSovis/eight_bit_computer)

---

## [Kodoh/Orderbook](https://github.com/Kodoh/Orderbook)

Open source High-Frequency Trading Order Book with FPGA Acceleration

ğŸ”— [https://github.com/Kodoh/Orderbook](https://github.com/Kodoh/Orderbook)

---

## [abs-tudelft/fletcher](https://github.com/abs-tudelft/fletcher)

Fletcher: A framework to integrate FPGA accelerators with Apache Arrow

ğŸ”— [https://github.com/abs-tudelft/fletcher](https://github.com/abs-tudelft/fletcher)

---

## [secworks/aes](https://github.com/secworks/aes)

Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.

ğŸ”— [https://github.com/secworks/aes](https://github.com/secworks/aes)

---

## [openwall/john](https://github.com/openwall/john)

John the Ripper jumbo - advanced offline password cracker, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

ğŸ”— [https://github.com/openwall/john](https://github.com/openwall/john)

---

## [Xilinx/Alveo-PYNQ](https://github.com/Xilinx/Alveo-PYNQ)

Introductory examples for using PYNQ with Alveo

ğŸ”— [https://github.com/Xilinx/Alveo-PYNQ](https://github.com/Xilinx/Alveo-PYNQ)

---

## [Xilinx/ACCL](https://github.com/Xilinx/ACCL)

Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

ğŸ”— [https://github.com/Xilinx/ACCL](https://github.com/Xilinx/ACCL)

---

## [pulp-platform/axi](https://github.com/pulp-platform/axi)

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

ğŸ”— [https://github.com/pulp-platform/axi](https://github.com/pulp-platform/axi)

---

## [firesim/firesim](https://github.com/firesim/firesim)

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

ğŸ”— [https://github.com/firesim/firesim](https://github.com/firesim/firesim)

---

## [adam-maj/tiny-gpu](https://github.com/adam-maj/tiny-gpu)

A minimal GPU design in Verilog to learn how GPUs work from the ground up

ğŸ”— [https://github.com/adam-maj/tiny-gpu](https://github.com/adam-maj/tiny-gpu)

---

## [hakan-demirli/FQ-Control-Center](https://github.com/hakan-demirli/FQ-Control-Center)

FQ-Control-Center is a utility software that combines ARM and FPGA controls. It provides a simple GUI and touchscreen interface and highly customizable config files for development.

ğŸ”— [https://github.com/hakan-demirli/FQ-Control-Center](https://github.com/hakan-demirli/FQ-Control-Center)

---

## [GMUCERG/Dilithium](https://github.com/GMUCERG/Dilithium)

High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.

ğŸ”— [https://github.com/GMUCERG/Dilithium](https://github.com/GMUCERG/Dilithium)

---

## [getinstachip/vpm](https://github.com/getinstachip/vpm)

Verilog package manager written in Rust

ğŸ”— [https://github.com/getinstachip/vpm](https://github.com/getinstachip/vpm)

---

## [ingonyama-zk/blaze](https://github.com/ingonyama-zk/blaze)

blaze is a Rust library for ZK acceleration on Xilinx FPGAs.

ğŸ”— [https://github.com/ingonyama-zk/blaze](https://github.com/ingonyama-zk/blaze)

---

## [sehugg/8bitworkshop](https://github.com/sehugg/8bitworkshop)

web-based IDE for 8-bit programming and Verilog development

ğŸ”— [https://github.com/sehugg/8bitworkshop](https://github.com/sehugg/8bitworkshop)

---

## [antonblanchard/microwatt](https://github.com/antonblanchard/microwatt)

A tiny Open POWER ISA softcore written in VHDL 2008

ğŸ”— [https://github.com/antonblanchard/microwatt](https://github.com/antonblanchard/microwatt)

---

## [Xilinx/Vitis_Accel_Examples](https://github.com/Xilinx/Vitis_Accel_Examples)

Vitis_Accel_Examples

ğŸ”— [https://github.com/Xilinx/Vitis_Accel_Examples](https://github.com/Xilinx/Vitis_Accel_Examples)

---

## [Xilinx/AVED](https://github.com/Xilinx/AVED)

Alveo Versal Example Design

ğŸ”— [https://github.com/Xilinx/AVED](https://github.com/Xilinx/AVED)

---

## [lixilinx/FilterbanksBestPractices](https://github.com/lixilinx/FilterbanksBestPractices)

Tips for best practices with filterbanks

ğŸ”— [https://github.com/lixilinx/FilterbanksBestPractices](https://github.com/lixilinx/FilterbanksBestPractices)

---


[â† Previous: Formatters](formatters.txt) | [ğŸ  Back to README](../README.md) | [Next: Game Dev â†’](game-dev.txt)
