***************************************************************************
                               Status Report
                          Mon Jul 27 16:27:19 2020 ***************************************************************************

Product: Designer
Release: v11.9 SP2
Version: 11.9.2.1
File Name: Z:\windows\lvr_fw\lvr_fw_2020\designer\impl1\top_lvr_fw.adb
Design Name: top_lvr_fw  Design State: layout
Last Saved: Mon Jul 27 16:20:47 2020

***** Device Data **************************************************

Family: ProASIC3  Die: A3PN250  Package: 100 VQFP
Speed: STD  Voltage: 1.5

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   COM
Voltage Range:   COM

***** Import Variables *********************************************

Source File(s) Imported on Mon Jul 27 16:18:20 2020:
        Z:\windows\lvr_fw\lvr_fw_2020\synthesis\top_lvr_fw.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: OFF


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3PN250
Package     : 100 VQFP
Source      : Z:\windows\lvr_fw\lvr_fw_2020\synthesis\top_lvr_fw.edn
Format      : EDIF
Topcell     : top_lvr_fw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net glob_buff/GLA drives no load.
Warning: CMP201: Net glob_buff/LOCK drives no load.
Warning: CMP201: Net glob_buff/SDOUT drives no load.
Warning: CMP201: Net glob_buff/Core_YB drives no load.
Warning: CMP201: Net glob_buff/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                2
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        124

    Total macros optimized  126
Warning: CMP800: Global Output GLA of PLL instance 'glob_buff/Core' is floating. This will waste
         one global resource.

There were 0 error(s) and 5 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   4500  Total:   6144   (73.24%)
    IO (W/ clocks)             Used:     61  Total:     68   (89.71%)
    GLOBAL (Chip+Quadrant)     Used:      6  Total:     18   (33.33%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 6      | 6  (100.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 2418         | 2418
    SEQ     | 1650         | 2082

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 26            | 0            | 0
    Output I/O                            | 35            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 2     | 26     | 0
    LVCMOS15                        | 1.50v | N/A   | 24    | 9      | 0

I/O Placement:

    Locked  :  61 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    1312    CLK_NET       Net   : clk_5m_gl
                          Driver: clk_5m_gl_keep
                          Source: NETLIST
    1115    SET/RESET_NET Net   : master_rst_b
                          Driver: master_rst_b_maj_RNISMD4
                          Source: NETLIST
    330     INT_NET       Net   : GLB
                          Driver: glob_buff/Core
                          Source: ESSENTIAL
    225     SET/RESET_NET Net   : gb_spi_rst_b
                          Driver: glob_buff/Core
                          Source: ESSENTIAL
    205     INT_NET       Net   : spi_slave_pm/spi_clr
                          Driver: spi_slave_pm/spi_clr_maj_RNIJTU1
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    111     INT_NET       Net   : i_spi_rx_strb
                          Driver: spi_slave_pm/i_spi_rx_strb_maj
    48      INT_NET       Net   : SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_1
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_1
    48      INT_NET       Net   : N_23_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD
    48      INT_NET       Net   : N_23_0_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_0
    48      INT_NET       Net   : un1_master_rst_b_1_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_2
    36      CLK_NET       Net   : spi_slave_pm/spi_sm[2]
                          Driver: spi_slave_pm/spi_sm_maj[2]
    24      INT_NET       Net   : tx_prompt/un9_cnt_val
                          Driver: tx_prompt/CNT_VAL_maj_RNIBMM35_0[20]
    23      INT_NET       Net   : N_196
                          Driver: spi_rx_command_reg_maj_RNIVFQQ[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_276_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state1_maj_RNI3K5U_0[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_380_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state0_maj_RNI0BGQ_0[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    111     INT_NET       Net   : i_spi_rx_strb
                          Driver: spi_slave_pm/i_spi_rx_strb_maj
    48      INT_NET       Net   : SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_1
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_1
    48      INT_NET       Net   : N_23_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD
    48      INT_NET       Net   : N_23_0_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_0
    48      INT_NET       Net   : un1_master_rst_b_1_0
                          Driver: SW5_DEFAULT_TURNON_BAR_pad_RNIC1MD_2
    36      CLK_NET       Net   : spi_slave_pm/spi_sm[2]
                          Driver: spi_slave_pm/spi_sm_maj[2]
    24      INT_NET       Net   : tx_prompt/un9_cnt_val
                          Driver: tx_prompt/CNT_VAL_maj_RNIBMM35_0[20]
    23      INT_NET       Net   : N_196
                          Driver: spi_rx_command_reg_maj_RNIVFQQ[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_276_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state1_maj_RNI3K5U_0[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_380_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state0_maj_RNI0BGQ_0[0]


Layout Output:
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.


Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Jul 27 16:21:43 2020

Placer Finished: Mon Jul 27 16:26:17 2020
Total Placer CPU Time:     00:04:34

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Mon Jul 27 16:26:25 2020

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Mon Jul 27 16:27:08 2020
Total CPU Time:     00:00:40            Total Elapsed Time: 00:00:43
Total Memory Usage: 246.5 Mbytes
                        o - o - o - o - o - o



