//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_per_fused__native_batch_norm_legit_convolution_elu_7 // -- Begin function triton_per_fused__native_batch_norm_legit_convolution_elu_7
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_per_fused__native_batch_norm_legit_convolution_elu_7
.visible .entry triton_per_fused__native_batch_norm_legit_convolution_elu_7(
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_0,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_1,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_2,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_3,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_4,
	.param .u32 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_5,
	.param .u32 triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_6
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<79>;
	.reg .b32 	%r<128>;
	.reg .f32 	%f<295>;
	.reg .b64 	%rd<27>;
	.loc	1 19 0                          // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd17, [triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_0];
	ld.param.u64 	%rd18, [triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_1];
$L__tmp0:
	.loc	1 23 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:23:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 23 33                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:23:33
	shl.b32 	%r70, %r1, 5;
	ld.param.u64 	%rd19, [triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_2];
	ld.param.u64 	%rd20, [triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_3];
	.loc	1 24 44                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:24:44
	mov.u32 	%r71, %tid.x;
	ld.param.u64 	%rd21, [triton_per_fused__native_batch_norm_legit_convolution_elu_7_param_4];
	bfe.u32 	%r72, %r71, 4, 4;
	and.b32  	%r73, %r71, 31;
	.loc	1 24 23                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:24:23
	or.b32  	%r74, %r70, %r72;
	or.b32  	%r75, %r74, 16;
	.loc	1 25 21                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:25:21
	setp.lt.s32 	%p1, %r74, 2048;
	setp.lt.s32 	%p6, %r75, 2048;
	.loc	1 26 34                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:26:34
	shl.b32 	%r76, %r71, 2;
	and.b32  	%r77, %r76, 60;
	.loc	1 31 19                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:31:19
	bfe.s32 	%r78, %r1, 26, 1;
	shr.u32 	%r79, %r78, 23;
	add.s32 	%r80, %r74, %r79;
	and.b32  	%r81, %r80, -512;
	sub.s32 	%r82, %r74, %r81;
	add.s32 	%r83, %r75, %r79;
	and.b32  	%r84, %r83, -512;
	sub.s32 	%r85, %r75, %r84;
	.loc	1 32 42                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:32:42
	shl.b32 	%r86, %r74, 6;
	shl.b32 	%r87, %r75, 6;
	.loc	1 32 39                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:32:39
	or.b32  	%r88, %r86, %r77;
	or.b32  	%r89, %r87, %r77;
	.loc	1 32 34                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:32:34
	mul.wide.s32 	%rd22, %r88, 4;
	add.s64 	%rd1, %rd17, %rd22;
	mul.wide.s32 	%rd23, %r89, 4;
	add.s64 	%rd2, %rd17, %rd23;
	mov.b32 	%r6, 0;
	.loc	1 32 47                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:32:47
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r6;
	@!%p1 mov.u32 %r3, %r6;
	@!%p1 mov.u32 %r4, %r6;
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p6 ld.global.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd2 + 0 ];
	@!%p6 mov.u32 %r10, %r6;
	@!%p6 mov.u32 %r11, %r6;
	@!%p6 mov.u32 %r12, %r6;
	@!%p6 mov.u32 %r13, %r6;
	// end inline asm
	.loc	1 33 30                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:33:30
	mul.wide.s32 	%rd24, %r82, 4;
	add.s64 	%rd3, %rd19, %rd24;
	mul.wide.s32 	%rd25, %r85, 4;
	add.s64 	%rd7, %rd19, %rd25;
	.loc	1 33 35                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:33:35
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r22 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r23 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r24 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r25 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 42 19                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:42:19
	shl.b32 	%r90, %r72, 2;
	mov.u32 	%r91, global_smem;
	add.s32 	%r26, %r91, %r90;
	add.s32 	%r28, %r26, 64;
	shl.b32 	%r92, %r73, 2;
	add.s32 	%r93, %r91, %r92;
	.loc	1 32 47                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:32:47
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	mov.b32 	%f5, %r10;
	mov.b32 	%f6, %r11;
	mov.b32 	%f7, %r12;
	mov.b32 	%f8, %r13;
	.loc	1 33 35                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:33:35
	mov.b32 	%f9, %r21;
	mov.b32 	%f10, %r25;
	.loc	1 34 18                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:34:18
	add.f32 	%f11, %f10, %f8;
	add.f32 	%f12, %f10, %f7;
	add.f32 	%f13, %f10, %f6;
	add.f32 	%f14, %f10, %f5;
	add.f32 	%f15, %f9, %f4;
	add.f32 	%f16, %f9, %f3;
	add.f32 	%f17, %f9, %f2;
	add.f32 	%f18, %f9, %f1;
$L__tmp1:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f19, %f18, %f17;
	add.f32 	%f20, %f16, %f19;
	add.f32 	%f21, %f15, %f20;
	selp.f32 	%f22, %f21, 0f00000000, %p1;
	add.f32 	%f23, %f14, %f13;
	add.f32 	%f24, %f12, %f23;
	add.f32 	%f25, %f11, %f24;
	selp.f32 	%f26, %f25, 0f00000000, %p6;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r94, %f22;
	shfl.sync.bfly.b32	%r95, %r94, 8, 31, -1;
	mov.b32 	%f27, %r95;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f28, %f22, %f27;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r96, %f28;
	shfl.sync.bfly.b32	%r97, %r96, 4, 31, -1;
	mov.b32 	%f29, %r97;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f30, %f28, %f29;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r98, %f30;
	shfl.sync.bfly.b32	%r99, %r98, 2, 31, -1;
	mov.b32 	%f31, %r99;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f32, %f30, %f31;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r100, %f32;
	shfl.sync.bfly.b32	%r101, %r100, 1, 31, -1;
	mov.b32 	%f33, %r101;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f34, %f32, %f33;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r102, %f26;
	shfl.sync.bfly.b32	%r103, %r102, 8, 31, -1;
	mov.b32 	%f35, %r103;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f36, %f26, %f35;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r104, %f36;
	shfl.sync.bfly.b32	%r105, %r104, 4, 31, -1;
	mov.b32 	%f37, %r105;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f38, %f36, %f37;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r106, %f38;
	shfl.sync.bfly.b32	%r107, %r106, 2, 31, -1;
	mov.b32 	%f39, %r107;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f40, %f38, %f39;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r108, %f40;
	shfl.sync.bfly.b32	%r109, %r108, 1, 31, -1;
	mov.b32 	%f41, %r109;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f42, %f40, %f41;
$L__tmp2:
	.loc	1 42 19                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:42:19
	mov.b32 	%r27, %f34;
	mov.pred 	%p19, -1;
	// begin inline asm
	@%p19 st.shared.b32 [ %r26 + 0 ], %r27;
	// end inline asm
	mov.b32 	%r29, %f42;
	// begin inline asm
	@%p19 st.shared.b32 [ %r28 + 0 ], %r29;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r31, [%r93];
	mov.b32 	%r32, 1115684864;
	// begin inline asm
	div.full.f32 %r69, %r31, %r32;
	// end inline asm
	// begin inline asm
	div.full.f32 %r33, %r27, %r32;
	// end inline asm
	mov.b32 	%f43, %r33;
	// begin inline asm
	div.full.f32 %r36, %r29, %r32;
	// end inline asm
	mov.b32 	%f44, %r36;
	.loc	1 43 19                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:43:19
	sub.f32 	%f45, %f11, %f44;
	sub.f32 	%f46, %f12, %f44;
	sub.f32 	%f47, %f14, %f44;
	sub.f32 	%f48, %f15, %f43;
	sub.f32 	%f49, %f16, %f43;
	sub.f32 	%f50, %f18, %f43;
	sub.f32 	%f51, %f17, %f43;
	sub.f32 	%f52, %f13, %f44;
	.loc	1 44 20                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:44:20
	mul.f32 	%f53, %f52, %f52;
	mul.f32 	%f54, %f51, %f51;
$L__tmp3:
	.loc	2 256 15                        // standard.py:256:15
	fma.rn.f32 	%f55, %f50, %f50, %f54;
	fma.rn.f32 	%f56, %f49, %f49, %f55;
	fma.rn.f32 	%f57, %f48, %f48, %f56;
	selp.f32 	%f58, %f57, 0f00000000, %p1;
	fma.rn.f32 	%f59, %f47, %f47, %f53;
	fma.rn.f32 	%f60, %f46, %f46, %f59;
	fma.rn.f32 	%f61, %f45, %f45, %f60;
	selp.f32 	%f62, %f61, 0f00000000, %p6;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r110, %f58;
	shfl.sync.bfly.b32	%r111, %r110, 8, 31, -1;
	mov.b32 	%f63, %r111;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f64, %f58, %f63;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r112, %f64;
	shfl.sync.bfly.b32	%r113, %r112, 4, 31, -1;
	mov.b32 	%f65, %r113;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f66, %f64, %f65;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r114, %f66;
	shfl.sync.bfly.b32	%r115, %r114, 2, 31, -1;
	mov.b32 	%f67, %r115;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f68, %f66, %f67;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r116, %f68;
	shfl.sync.bfly.b32	%r117, %r116, 1, 31, -1;
	mov.b32 	%f69, %r117;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f70, %f68, %f69;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r118, %f62;
	shfl.sync.bfly.b32	%r119, %r118, 8, 31, -1;
	mov.b32 	%f71, %r119;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f72, %f62, %f71;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r120, %f72;
	shfl.sync.bfly.b32	%r121, %r120, 4, 31, -1;
	mov.b32 	%f73, %r121;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f74, %f72, %f73;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r122, %f74;
	shfl.sync.bfly.b32	%r123, %r122, 2, 31, -1;
	mov.b32 	%f75, %r123;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f76, %f74, %f75;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r124, %f76;
	shfl.sync.bfly.b32	%r125, %r124, 1, 31, -1;
	mov.b32 	%f77, %r125;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f78, %f76, %f77;
$L__tmp4:
	.loc	1 52 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:52:28
	bar.sync 	0;
	mov.b32 	%r40, %f70;
	// begin inline asm
	@%p19 st.shared.b32 [ %r26 + 0 ], %r40;
	// end inline asm
	mov.b32 	%r42, %f78;
	// begin inline asm
	@%p19 st.shared.b32 [ %r28 + 0 ], %r42;
	// end inline asm
	bar.sync 	0;
	.loc	1 49 20                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:49:20
	ld.shared.u32 	%r44, [%r93];
	// begin inline asm
	div.full.f32 %r43, %r44, %r32;
	// end inline asm
	mov.b32 	%f79, %r43;
	// begin inline asm
	div.full.f32 %r46, %r40, %r32;
	// end inline asm
	mov.b32 	%f80, %r46;
	// begin inline asm
	div.full.f32 %r49, %r42, %r32;
	// end inline asm
	mov.b32 	%f81, %r49;
	.loc	1 51 20                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:51:20
	add.f32 	%f82, %f79, 0f3727C5AC;
	add.f32 	%f83, %f80, 0f3727C5AC;
	add.f32 	%f84, %f81, 0f3727C5AC;
	.loc	1 52 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:52:28
	rsqrt.approx.ftz.f32 	%f85, %f82;
	rsqrt.approx.ftz.f32 	%f86, %f83;
	rsqrt.approx.ftz.f32 	%f87, %f84;
	.loc	1 54 20                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:54:20
	mul.f32 	%f88, %f45, %f87;
	mul.f32 	%f89, %f46, %f87;
	mul.f32 	%f90, %f52, %f87;
	mul.f32 	%f91, %f47, %f87;
	mul.f32 	%f92, %f48, %f86;
	mul.f32 	%f93, %f49, %f86;
	mul.f32 	%f94, %f51, %f86;
	mul.f32 	%f95, %f50, %f86;
	.loc	1 59 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:59:28
	mul.f32 	%f96, %f95, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f97, %f96;
	abs.ftz.f32 	%f98, %f95;
	setp.lt.f32 	%p29, %f98, 0f3ED1EB85;
	selp.f32 	%f99, 0f00000000, %f97, %p29;
	setp.eq.f32 	%p30, %f99, 0f43000000;
	selp.f32 	%f100, 0f42FE0000, %f99, %p30;
	ex2.approx.ftz.f32 	%f101, %f100;
	mul.f32 	%f102, %f94, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f103, %f102;
	abs.ftz.f32 	%f104, %f94;
	setp.lt.f32 	%p31, %f104, 0f3ED1EB85;
	selp.f32 	%f105, 0f00000000, %f103, %p31;
	setp.eq.f32 	%p32, %f105, 0f43000000;
	selp.f32 	%f106, 0f42FE0000, %f105, %p32;
	ex2.approx.ftz.f32 	%f107, %f106;
	mul.f32 	%f108, %f93, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f109, %f108;
	abs.ftz.f32 	%f110, %f93;
	setp.lt.f32 	%p33, %f110, 0f3ED1EB85;
	selp.f32 	%f111, 0f00000000, %f109, %p33;
	setp.eq.f32 	%p34, %f111, 0f43000000;
	selp.f32 	%f112, 0f42FE0000, %f111, %p34;
	ex2.approx.ftz.f32 	%f113, %f112;
	mul.f32 	%f114, %f92, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f115, %f114;
	abs.ftz.f32 	%f116, %f92;
	setp.lt.f32 	%p35, %f116, 0f3ED1EB85;
	selp.f32 	%f117, 0f00000000, %f115, %p35;
	setp.eq.f32 	%p36, %f117, 0f43000000;
	selp.f32 	%f118, 0f42FE0000, %f117, %p36;
	ex2.approx.ftz.f32 	%f119, %f118;
	mul.f32 	%f120, %f91, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f121, %f120;
	abs.ftz.f32 	%f122, %f91;
	setp.lt.f32 	%p37, %f122, 0f3ED1EB85;
	selp.f32 	%f123, 0f00000000, %f121, %p37;
	setp.eq.f32 	%p38, %f123, 0f43000000;
	selp.f32 	%f124, 0f42FE0000, %f123, %p38;
	ex2.approx.ftz.f32 	%f125, %f124;
	mul.f32 	%f126, %f90, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f127, %f126;
	abs.ftz.f32 	%f128, %f90;
	setp.lt.f32 	%p39, %f128, 0f3ED1EB85;
	selp.f32 	%f129, 0f00000000, %f127, %p39;
	setp.eq.f32 	%p40, %f129, 0f43000000;
	selp.f32 	%f130, 0f42FE0000, %f129, %p40;
	ex2.approx.ftz.f32 	%f131, %f130;
	mul.f32 	%f132, %f89, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f133, %f132;
	abs.ftz.f32 	%f134, %f89;
	setp.lt.f32 	%p41, %f134, 0f3ED1EB85;
	selp.f32 	%f135, 0f00000000, %f133, %p41;
	setp.eq.f32 	%p42, %f135, 0f43000000;
	selp.f32 	%f136, 0f42FE0000, %f135, %p42;
	ex2.approx.ftz.f32 	%f137, %f136;
	mul.f32 	%f138, %f88, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f139, %f138;
	abs.ftz.f32 	%f140, %f88;
	setp.lt.f32 	%p43, %f140, 0f3ED1EB85;
	selp.f32 	%f141, 0f00000000, %f139, %p43;
	setp.eq.f32 	%p44, %f141, 0f43000000;
	selp.f32 	%f142, 0f42FE0000, %f141, %p44;
	ex2.approx.ftz.f32 	%f143, %f142;
	setp.eq.f32 	%p45, %f88, 0f00000000;
	setp.eq.f32 	%p46, %f95, 0f00000000;
	setp.eq.f32 	%p47, %f94, 0f00000000;
	setp.eq.f32 	%p48, %f93, 0f00000000;
	setp.eq.f32 	%p49, %f92, 0f00000000;
	setp.eq.f32 	%p50, %f91, 0f00000000;
	setp.eq.f32 	%p51, %f90, 0f00000000;
	setp.eq.f32 	%p52, %f89, 0f00000000;
	add.f32 	%f144, %f89, %f89;
	setp.lt.f32 	%p53, %f136, 0fC1C80000;
	setp.gt.f32 	%p54, %f136, 0f43000000;
	neg.f32 	%f145, %f135;
	mov.f32 	%f146, 0f3F317200;
	fma.rn.ftz.f32 	%f147, %f145, %f146, %f89;
	mov.f32 	%f148, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f149, %f145, %f148, %f147;
	mov.f32 	%f150, 0f3C095663;
	mov.f32 	%f151, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f152, %f151, %f149, %f150;
	mov.f32 	%f153, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f154, %f152, %f149, %f153;
	mov.f32 	%f155, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f156, %f154, %f149, %f155;
	mov.f32 	%f157, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f158, %f156, %f149, %f157;
	mul.f32 	%f159, %f149, %f158;
	fma.rn.ftz.f32 	%f160, %f159, %f149, %f149;
	add.f32 	%f161, %f137, 0fBF800000;
	fma.rn.ftz.f32 	%f162, %f160, %f137, %f161;
	add.f32 	%f163, %f162, %f162;
	selp.f32 	%f164, %f163, %f162, %p42;
	selp.f32 	%f165, 0f7F800000, %f164, %p54;
	selp.f32 	%f166, 0fBF800000, %f165, %p53;
	selp.f32 	%f167, %f144, %f166, %p52;
	add.f32 	%f168, %f90, %f90;
	setp.lt.f32 	%p55, %f130, 0fC1C80000;
	setp.gt.f32 	%p56, %f130, 0f43000000;
	neg.f32 	%f169, %f129;
	fma.rn.ftz.f32 	%f170, %f169, %f146, %f90;
	fma.rn.ftz.f32 	%f171, %f169, %f148, %f170;
	fma.rn.ftz.f32 	%f172, %f151, %f171, %f150;
	fma.rn.ftz.f32 	%f173, %f172, %f171, %f153;
	fma.rn.ftz.f32 	%f174, %f173, %f171, %f155;
	fma.rn.ftz.f32 	%f175, %f174, %f171, %f157;
	mul.f32 	%f176, %f171, %f175;
	fma.rn.ftz.f32 	%f177, %f176, %f171, %f171;
	add.f32 	%f178, %f131, 0fBF800000;
	fma.rn.ftz.f32 	%f179, %f177, %f131, %f178;
	add.f32 	%f180, %f179, %f179;
	selp.f32 	%f181, %f180, %f179, %p40;
	selp.f32 	%f182, 0f7F800000, %f181, %p56;
	selp.f32 	%f183, 0fBF800000, %f182, %p55;
	selp.f32 	%f184, %f168, %f183, %p51;
	add.f32 	%f185, %f91, %f91;
	setp.lt.f32 	%p57, %f124, 0fC1C80000;
	setp.gt.f32 	%p58, %f124, 0f43000000;
	neg.f32 	%f186, %f123;
	fma.rn.ftz.f32 	%f187, %f186, %f146, %f91;
	fma.rn.ftz.f32 	%f188, %f186, %f148, %f187;
	fma.rn.ftz.f32 	%f189, %f151, %f188, %f150;
	fma.rn.ftz.f32 	%f190, %f189, %f188, %f153;
	fma.rn.ftz.f32 	%f191, %f190, %f188, %f155;
	fma.rn.ftz.f32 	%f192, %f191, %f188, %f157;
	mul.f32 	%f193, %f188, %f192;
	fma.rn.ftz.f32 	%f194, %f193, %f188, %f188;
	add.f32 	%f195, %f125, 0fBF800000;
	fma.rn.ftz.f32 	%f196, %f194, %f125, %f195;
	add.f32 	%f197, %f196, %f196;
	selp.f32 	%f198, %f197, %f196, %p38;
	selp.f32 	%f199, 0f7F800000, %f198, %p58;
	selp.f32 	%f200, 0fBF800000, %f199, %p57;
	selp.f32 	%f201, %f185, %f200, %p50;
	add.f32 	%f202, %f92, %f92;
	setp.lt.f32 	%p59, %f118, 0fC1C80000;
	setp.gt.f32 	%p60, %f118, 0f43000000;
	neg.f32 	%f203, %f117;
	fma.rn.ftz.f32 	%f204, %f203, %f146, %f92;
	fma.rn.ftz.f32 	%f205, %f203, %f148, %f204;
	fma.rn.ftz.f32 	%f206, %f151, %f205, %f150;
	fma.rn.ftz.f32 	%f207, %f206, %f205, %f153;
	fma.rn.ftz.f32 	%f208, %f207, %f205, %f155;
	fma.rn.ftz.f32 	%f209, %f208, %f205, %f157;
	mul.f32 	%f210, %f205, %f209;
	fma.rn.ftz.f32 	%f211, %f210, %f205, %f205;
	add.f32 	%f212, %f119, 0fBF800000;
	fma.rn.ftz.f32 	%f213, %f211, %f119, %f212;
	add.f32 	%f214, %f213, %f213;
	selp.f32 	%f215, %f214, %f213, %p36;
	selp.f32 	%f216, 0f7F800000, %f215, %p60;
	selp.f32 	%f217, 0fBF800000, %f216, %p59;
	selp.f32 	%f218, %f202, %f217, %p49;
	add.f32 	%f219, %f93, %f93;
	setp.lt.f32 	%p61, %f112, 0fC1C80000;
	setp.gt.f32 	%p62, %f112, 0f43000000;
	neg.f32 	%f220, %f111;
	fma.rn.ftz.f32 	%f221, %f220, %f146, %f93;
	fma.rn.ftz.f32 	%f222, %f220, %f148, %f221;
	fma.rn.ftz.f32 	%f223, %f151, %f222, %f150;
	fma.rn.ftz.f32 	%f224, %f223, %f222, %f153;
	fma.rn.ftz.f32 	%f225, %f224, %f222, %f155;
	fma.rn.ftz.f32 	%f226, %f225, %f222, %f157;
	mul.f32 	%f227, %f222, %f226;
	fma.rn.ftz.f32 	%f228, %f227, %f222, %f222;
	add.f32 	%f229, %f113, 0fBF800000;
	fma.rn.ftz.f32 	%f230, %f228, %f113, %f229;
	add.f32 	%f231, %f230, %f230;
	selp.f32 	%f232, %f231, %f230, %p34;
	selp.f32 	%f233, 0f7F800000, %f232, %p62;
	selp.f32 	%f234, 0fBF800000, %f233, %p61;
	selp.f32 	%f235, %f219, %f234, %p48;
	add.f32 	%f236, %f94, %f94;
	setp.lt.f32 	%p63, %f106, 0fC1C80000;
	setp.gt.f32 	%p64, %f106, 0f43000000;
	neg.f32 	%f237, %f105;
	fma.rn.ftz.f32 	%f238, %f237, %f146, %f94;
	fma.rn.ftz.f32 	%f239, %f237, %f148, %f238;
	fma.rn.ftz.f32 	%f240, %f151, %f239, %f150;
	fma.rn.ftz.f32 	%f241, %f240, %f239, %f153;
	fma.rn.ftz.f32 	%f242, %f241, %f239, %f155;
	fma.rn.ftz.f32 	%f243, %f242, %f239, %f157;
	mul.f32 	%f244, %f239, %f243;
	fma.rn.ftz.f32 	%f245, %f244, %f239, %f239;
	add.f32 	%f246, %f107, 0fBF800000;
	fma.rn.ftz.f32 	%f247, %f245, %f107, %f246;
	add.f32 	%f248, %f247, %f247;
	selp.f32 	%f249, %f248, %f247, %p32;
	selp.f32 	%f250, 0f7F800000, %f249, %p64;
	selp.f32 	%f251, 0fBF800000, %f250, %p63;
	selp.f32 	%f252, %f236, %f251, %p47;
	add.f32 	%f253, %f95, %f95;
	setp.lt.f32 	%p65, %f100, 0fC1C80000;
	setp.gt.f32 	%p66, %f100, 0f43000000;
	neg.f32 	%f254, %f99;
	fma.rn.ftz.f32 	%f255, %f254, %f146, %f95;
	fma.rn.ftz.f32 	%f256, %f254, %f148, %f255;
	fma.rn.ftz.f32 	%f257, %f151, %f256, %f150;
	fma.rn.ftz.f32 	%f258, %f257, %f256, %f153;
	fma.rn.ftz.f32 	%f259, %f258, %f256, %f155;
	fma.rn.ftz.f32 	%f260, %f259, %f256, %f157;
	mul.f32 	%f261, %f256, %f260;
	fma.rn.ftz.f32 	%f262, %f261, %f256, %f256;
	add.f32 	%f263, %f101, 0fBF800000;
	fma.rn.ftz.f32 	%f264, %f262, %f101, %f263;
	add.f32 	%f265, %f264, %f264;
	selp.f32 	%f266, %f265, %f264, %p30;
	selp.f32 	%f267, 0f7F800000, %f266, %p66;
	selp.f32 	%f268, 0fBF800000, %f267, %p65;
	selp.f32 	%f269, %f253, %f268, %p46;
	.loc	1 56 20                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:56:20
	setp.gt.f32 	%p67, %f88, 0f00000000;
	setp.gt.f32 	%p68, %f89, 0f00000000;
	setp.gt.f32 	%p69, %f90, 0f00000000;
	setp.gt.f32 	%p70, %f91, 0f00000000;
	setp.gt.f32 	%p71, %f92, 0f00000000;
	setp.gt.f32 	%p72, %f93, 0f00000000;
	setp.gt.f32 	%p73, %f94, 0f00000000;
	setp.gt.f32 	%p74, %f95, 0f00000000;
	.loc	1 24 23                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:24:23
	or.b32  	%r126, %r70, %r73;
	.loc	1 25 21                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:25:21
	setp.lt.s32 	%p75, %r126, 2048;
	.loc	1 59 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:59:28
	neg.f32 	%f270, %f141;
	fma.rn.ftz.f32 	%f271, %f270, %f146, %f88;
	fma.rn.ftz.f32 	%f272, %f270, %f148, %f271;
	fma.rn.ftz.f32 	%f273, %f151, %f272, %f150;
	fma.rn.ftz.f32 	%f274, %f273, %f272, %f153;
	fma.rn.ftz.f32 	%f275, %f274, %f272, %f155;
	fma.rn.ftz.f32 	%f276, %f275, %f272, %f157;
	mul.f32 	%f277, %f272, %f276;
	fma.rn.ftz.f32 	%f278, %f277, %f272, %f272;
	add.f32 	%f279, %f143, 0fBF800000;
	fma.rn.ftz.f32 	%f280, %f278, %f143, %f279;
	add.f32 	%f281, %f280, %f280;
	selp.f32 	%f282, %f281, %f280, %p44;
	setp.gt.f32 	%p76, %f142, 0f43000000;
	selp.f32 	%f283, 0f7F800000, %f282, %p76;
	setp.lt.f32 	%p77, %f142, 0fC1C80000;
	selp.f32 	%f284, 0fBF800000, %f283, %p77;
	add.f32 	%f285, %f88, %f88;
	selp.f32 	%f286, %f285, %f284, %p45;
	.loc	1 61 35                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:61:35
	selp.f32 	%f287, %f95, %f269, %p74;
	selp.f32 	%f288, %f94, %f252, %p73;
	selp.f32 	%f289, %f93, %f235, %p72;
	selp.f32 	%f290, %f92, %f218, %p71;
	selp.f32 	%f291, %f91, %f201, %p70;
	selp.f32 	%f292, %f90, %f184, %p69;
	selp.f32 	%f293, %f89, %f167, %p68;
	selp.f32 	%f294, %f88, %f286, %p67;
	.loc	1 62 47                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:62:47
	mov.b32 	%r52, %f18;
	mov.b32 	%r53, %f17;
	mov.b32 	%r54, %f16;
	mov.b32 	%r55, %f15;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r52, %r53, %r54, %r55 };
	// end inline asm
	mov.b32 	%r56, %f14;
	mov.b32 	%r57, %f13;
	mov.b32 	%r58, %f12;
	mov.b32 	%r59, %f11;
	// begin inline asm
	@%p6 st.global.v4.b32 [ %rd2 + 0 ], { %r56, %r57, %r58, %r59 };
	// end inline asm
	.loc	1 63 4                          // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:63:4
	bar.sync 	0;
	.loc	1 64 28                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:64:28
	mul.wide.s32 	%rd26, %r126, 4;
	add.s64 	%rd13, %rd18, %rd26;
	.loc	1 64 40                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:64:40
	and.b32  	%r127, %r71, 224;
	setp.eq.s32 	%p78, %r127, 0;
	mov.b32 	%r60, %f85;
	and.pred  	%p25, %p78, %p75;
	// begin inline asm
	@%p25 st.global.b32 [ %rd13 + 0 ], { %r60 };
	// end inline asm
	.loc	1 65 25                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:65:25
	add.s64 	%rd14, %rd21, %rd22;
	add.s64 	%rd15, %rd21, %rd23;
	.loc	1 65 45                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:65:45
	mov.b32 	%r61, %f287;
	mov.b32 	%r62, %f288;
	mov.b32 	%r63, %f289;
	mov.b32 	%r64, %f290;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd14 + 0 ], { %r61, %r62, %r63, %r64 };
	// end inline asm
	mov.b32 	%r65, %f291;
	mov.b32 	%r66, %f292;
	mov.b32 	%r67, %f293;
	mov.b32 	%r68, %f294;
	// begin inline asm
	@%p6 st.global.v4.b32 [ %rd15 + 0 ], { %r65, %r66, %r67, %r68 };
	// end inline asm
	.loc	1 66 25                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:66:25
	add.s64 	%rd16, %rd20, %rd26;
	.loc	1 66 37                         // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:66:37
	// begin inline asm
	@%p25 st.global.b32 [ %rd16 + 0 ], { %r69 };
	// end inline asm
	.loc	1 66 4                          // cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py:66:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xs/cxssq77tactuhlhpldsnxigenirrghn5odllhdbwh7wr6eqxedpy.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 228                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xdd DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 115
.b8 115
.b8 113
.b8 55
.b8 55
.b8 116
.b8 97
.b8 99
.b8 116
.b8 117
.b8 104
.b8 108
.b8 104
.b8 112
.b8 108
.b8 100
.b8 115
.b8 110
.b8 120
.b8 105
.b8 103
.b8 101
.b8 110
.b8 105
.b8 114
.b8 114
.b8 103
.b8 104
.b8 110
.b8 53
.b8 111
.b8 100
.b8 108
.b8 108
.b8 104
.b8 100
.b8 98
.b8 119
.b8 104
.b8 55
.b8 119
.b8 114
.b8 54
.b8 101
.b8 113
.b8 120
.b8 101
.b8 100
.b8 112
.b8 121
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x3e DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 101
.b8 114
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 111
.b8 108
.b8 117
.b8 116
.b8 105
.b8 111
.b8 110
.b8 95
.b8 101
.b8 108
.b8 117
.b8 95
.b8 55
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa1:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb6:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 39                                  // DW_AT_call_line
.b8 24                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xce:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 47                                  // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
