
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 621.90

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 378.10 fmax = 2644.83

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  34.41 source latency u_cpu.imem_addr[6]$_DFF_PN0_/CLK ^
 -31.60 target latency u_cpu.imem_addr[7]$_DFF_PN0_/CLK ^
  25.00 clock uncertainty
  -0.45 CRPR
--------------
  27.36 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.40    0.13    0.13 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.14    6.62   10.91   11.03 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.62    0.06   11.10 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.25   22.27   20.10   31.20 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.31    0.55   31.75 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.56   12.01   40.84   72.59 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _001_ (net)
                 12.01    0.04   72.63 ^ _261_/A (INVx1_ASAP7_75t_R)
     1    0.57    6.15    5.74   78.37 v _261_/Y (INVx1_ASAP7_75t_R)
                                         u_cpu.ex_wb_reg_write_a (net)
                  6.15    0.04   78.41 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 78.41   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.46    0.15    0.15 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.39    7.38   11.33   11.48 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.39    0.08   11.56 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.57   26.49   22.03   33.60 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 26.58    0.93   34.53 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         25.00   59.53   clock uncertainty
                         -2.40   57.13   clock reconvergence pessimism
                         15.01   72.14   library hold time
                                 72.14   data required time
-----------------------------------------------------------------------------
                                 72.14   data required time
                                -78.41   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.46    0.15    0.15 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.39    7.38   11.33   11.48 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.39    0.08   11.56 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.46   26.01   21.97   33.53 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 26.09    0.81   34.34 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    2.81   26.73   51.96   86.30 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _081_ (net)
                 26.73    0.10   86.41 v _273_/A (INVx1_ASAP7_75t_R)
     2    1.54   16.02   13.18   99.59 ^ _273_/Y (INVx1_ASAP7_75t_R)
                                         net105 (net)
                 16.02    0.06   99.64 ^ _447_/B (HAxp5_ASAP7_75t_R)
     1    2.21   32.42   20.32  119.96 v _447_/CON (HAxp5_ASAP7_75t_R)
                                         _079_ (net)
     1    2.02   36.17   19.48  139.44 ^ _447_/SN (HAxp5_ASAP7_75t_R)
                                         _080_ (net)
                 36.17    0.15  139.60 ^ _280_/A (NOR2x2_ASAP7_75t_R)
    10    7.35   31.19   25.09  164.69 v _280_/Y (NOR2x2_ASAP7_75t_R)
                                         _139_ (net)
                 31.37    1.34  166.03 v _291_/B (OR3x2_ASAP7_75t_R)
     2    1.70   12.69   35.30  201.33 v _291_/Y (OR3x2_ASAP7_75t_R)
                                         _105_ (net)
                 12.69    0.04  201.37 v _295_/A (OR2x2_ASAP7_75t_R)
     1    1.21    8.50   20.98  222.36 v _295_/Y (OR2x2_ASAP7_75t_R)
                                         _117_ (net)
                  8.51    0.12  222.47 v _464_/A (HAxp5_ASAP7_75t_R)
     1    1.08   24.84   27.89  250.37 v _464_/SN (HAxp5_ASAP7_75t_R)
                                         _249_ (net)
                 24.85    0.10  250.47 v _465_/B (HAxp5_ASAP7_75t_R)
     2    2.41   36.02   25.23  275.69 ^ _465_/CON (HAxp5_ASAP7_75t_R)
                                         _051_ (net)
                 36.03    0.16  275.86 ^ _320_/A (INVx1_ASAP7_75t_R)
     1    1.67   16.72   13.24  289.10 v _320_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                 16.73    0.11  289.21 v _435_/CI (FAx1_ASAP7_75t_R)
     1    0.78   23.10   34.71  323.93 v _435_/SN (FAx1_ASAP7_75t_R)
                                         _050_ (net)
                 23.10    0.06  323.99 v place214/A (BUFx3_ASAP7_75t_R)
     3    2.37    7.86   18.59  342.58 v place214/Y (BUFx3_ASAP7_75t_R)
                                         net213 (net)
                  7.87    0.11  342.70 v _349_/A (OR3x1_ASAP7_75t_R)
     1    0.53    9.35   21.10  363.79 v _349_/Y (OR3x1_ASAP7_75t_R)
                                         _162_ (net)
                  9.36    0.04  363.84 v _353_/A2 (AO32x1_ASAP7_75t_R)
     1    0.77    8.85   21.41  385.25 v _353_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[12] (net)
                  8.85    0.07  385.31 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                385.31   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    1.25    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  0.40    0.13 1000.13 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.14    6.62   10.91 1011.03 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.62    0.06 1011.10 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.25   22.27   20.10 1031.20 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.30    0.50 1031.70 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -25.00 1006.70   clock uncertainty
                          0.45 1007.15   clock reconvergence pessimism
                          0.07 1007.22   library setup time
                               1007.22   data required time
-----------------------------------------------------------------------------
                               1007.22   data required time
                               -385.31   data arrival time
-----------------------------------------------------------------------------
                                621.90   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.38    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.46    0.15    0.15 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.39    7.38   11.33   11.48 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  7.39    0.08   11.56 ^ clkbuf_1_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.46   26.01   21.97   33.53 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clk (net)
                 26.09    0.81   34.34 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     3    2.81   26.73   51.96   86.30 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _081_ (net)
                 26.73    0.10   86.41 v _273_/A (INVx1_ASAP7_75t_R)
     2    1.54   16.02   13.18   99.59 ^ _273_/Y (INVx1_ASAP7_75t_R)
                                         net105 (net)
                 16.02    0.06   99.64 ^ _447_/B (HAxp5_ASAP7_75t_R)
     1    2.21   32.42   20.32  119.96 v _447_/CON (HAxp5_ASAP7_75t_R)
                                         _079_ (net)
     1    2.02   36.17   19.48  139.44 ^ _447_/SN (HAxp5_ASAP7_75t_R)
                                         _080_ (net)
                 36.17    0.15  139.60 ^ _280_/A (NOR2x2_ASAP7_75t_R)
    10    7.35   31.19   25.09  164.69 v _280_/Y (NOR2x2_ASAP7_75t_R)
                                         _139_ (net)
                 31.37    1.34  166.03 v _291_/B (OR3x2_ASAP7_75t_R)
     2    1.70   12.69   35.30  201.33 v _291_/Y (OR3x2_ASAP7_75t_R)
                                         _105_ (net)
                 12.69    0.04  201.37 v _295_/A (OR2x2_ASAP7_75t_R)
     1    1.21    8.50   20.98  222.36 v _295_/Y (OR2x2_ASAP7_75t_R)
                                         _117_ (net)
                  8.51    0.12  222.47 v _464_/A (HAxp5_ASAP7_75t_R)
     1    1.08   24.84   27.89  250.37 v _464_/SN (HAxp5_ASAP7_75t_R)
                                         _249_ (net)
                 24.85    0.10  250.47 v _465_/B (HAxp5_ASAP7_75t_R)
     2    2.41   36.02   25.23  275.69 ^ _465_/CON (HAxp5_ASAP7_75t_R)
                                         _051_ (net)
                 36.03    0.16  275.86 ^ _320_/A (INVx1_ASAP7_75t_R)
     1    1.67   16.72   13.24  289.10 v _320_/Y (INVx1_ASAP7_75t_R)
                                         _049_ (net)
                 16.73    0.11  289.21 v _435_/CI (FAx1_ASAP7_75t_R)
     1    0.78   23.10   34.71  323.93 v _435_/SN (FAx1_ASAP7_75t_R)
                                         _050_ (net)
                 23.10    0.06  323.99 v place214/A (BUFx3_ASAP7_75t_R)
     3    2.37    7.86   18.59  342.58 v place214/Y (BUFx3_ASAP7_75t_R)
                                         net213 (net)
                  7.87    0.11  342.70 v _349_/A (OR3x1_ASAP7_75t_R)
     1    0.53    9.35   21.10  363.79 v _349_/Y (OR3x1_ASAP7_75t_R)
                                         _162_ (net)
                  9.36    0.04  363.84 v _353_/A2 (AO32x1_ASAP7_75t_R)
     1    0.77    8.85   21.41  385.25 v _353_/Y (AO32x1_ASAP7_75t_R)
                                         u_cpu.next_pc[12] (net)
                  8.85    0.07  385.31 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                385.31   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    1.25    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  0.40    0.13 1000.13 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     2    1.14    6.62   10.91 1011.03 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  6.62    0.06 1011.10 ^ clkbuf_1_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    6.25   22.27   20.10 1031.20 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clk (net)
                 22.30    0.50 1031.70 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -25.00 1006.70   clock uncertainty
                          0.45 1007.15   clock reconvergence pessimism
                          0.07 1007.22   library setup time
                               1007.22   data required time
-----------------------------------------------------------------------------
                               1007.22   data required time
                               -385.31   data arrival time
-----------------------------------------------------------------------------
                                621.90   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
5.481479644775391

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
60.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0914

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
20.459941864013672

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8880

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.imem_addr[3]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.imem_addr[12]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.48   11.48 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.05   33.53 ^ clkbuf_1_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.81   34.34 ^ u_cpu.imem_addr[3]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  51.96   86.30 v u_cpu.imem_addr[3]$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
  13.28   99.59 ^ _273_/Y (INVx1_ASAP7_75t_R)
  20.37  119.96 v _447_/CON (HAxp5_ASAP7_75t_R)
  19.48  139.44 ^ _447_/SN (HAxp5_ASAP7_75t_R)
  25.25  164.69 v _280_/Y (NOR2x2_ASAP7_75t_R)
  36.64  201.33 v _291_/Y (OR3x2_ASAP7_75t_R)
  21.03  222.36 v _295_/Y (OR2x2_ASAP7_75t_R)
  28.01  250.37 v _464_/SN (HAxp5_ASAP7_75t_R)
  25.33  275.69 ^ _465_/CON (HAxp5_ASAP7_75t_R)
  13.41  289.10 v _320_/Y (INVx1_ASAP7_75t_R)
  34.82  323.93 v _435_/SN (FAx1_ASAP7_75t_R)
  18.66  342.58 v place214/Y (BUFx3_ASAP7_75t_R)
  21.21  363.79 v _349_/Y (OR3x1_ASAP7_75t_R)
  21.45  385.25 v _353_/Y (AO32x1_ASAP7_75t_R)
   0.07  385.31 v u_cpu.imem_addr[12]$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
         385.31   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock source latency
   0.00 1000.00 ^ clk (in)
  11.03 1011.03 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  20.16 1031.20 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.50 1031.70 ^ u_cpu.imem_addr[12]$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
 -25.00 1006.70   clock uncertainty
   0.45 1007.15   clock reconvergence pessimism
   0.07 1007.22   library setup time
        1007.22   data required time
---------------------------------------------------------
        1007.22   data required time
        -385.31   data arrival time
---------------------------------------------------------
         621.90   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u_cpu.id_ex_valid_a$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u_cpu.valid_out_a$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.03   11.03 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  20.16   31.20 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.55   31.75 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  40.84   72.59 ^ u_cpu.id_ex_valid_a$_DFF_PN0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   5.79   78.37 v _261_/Y (INVx1_ASAP7_75t_R)
   0.04   78.41 v u_cpu.valid_out_a$_DFF_PN0_/D (DFFASRHQNx1_ASAP7_75t_R)
          78.41   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  11.48   11.48 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.12   33.60 ^ clkbuf_1_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.93   34.53 ^ u_cpu.valid_out_a$_DFF_PN0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  25.00   59.53   clock uncertainty
  -2.40   57.13   clock reconvergence pessimism
  15.01   72.14   library hold time
          72.14   data required time
---------------------------------------------------------
          72.14   data required time
         -78.41   data arrival time
---------------------------------------------------------
           6.27   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
385.3144

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
621.9041

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
161.401728

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-05   0.00e+00   1.51e-09   1.52e-05  41.7%
Combinational          1.72e-07   5.69e-07   3.36e-08   7.74e-07   2.1%
Clock                  1.09e-05   9.74e-06   3.59e-10   2.06e-05  56.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-05   1.03e-05   3.55e-08   3.66e-05 100.0%
                          71.8%      28.2%       0.1%
