@W: CL247 :"C:\Users\saiko\Desktop\ESCOM\5 semestre\Arqui de Computadoras\Diamond\Gates\gates.vhdl":10:3:10:4|Input port bit 7 of aa(7 downto 0) is unused 
@W: CL246 :"C:\Users\saiko\Desktop\ESCOM\5 semestre\Arqui de Computadoras\Diamond\Gates\gates.vhdl":11:3:11:4|Input port bits 7 to 6 of ba(7 downto 0) are unused. Assign logic for all port bits or change the input port size.

