INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'BlockRAM_1024x8' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'BlockRAM_1024x8'...
WARNING:sim - A core named 'BlockRAM_1024x8' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'BlockRAM_1024x8'...
Delivering associated files for 'BlockRAM_1024x8'...
Delivering EJava files for 'BlockRAM_1024x8'...
Generating implementation netlist for 'BlockRAM_1024x8'...
INFO:sim - Pre-processing HDL files for 'BlockRAM_1024x8'...
Running synthesis for 'BlockRAM_1024x8'
Running ngcbuild...
Writing VHO instantiation template for 'BlockRAM_1024x8'...
Writing VHDL behavioral simulation model for 'BlockRAM_1024x8'...
WARNING:sim - Overwriting existing file
   E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8/doc/blk_mem_gen_v
   7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'BlockRAM_1024x8'...
Generating metadata file...
Generating ISE project file for 'BlockRAM_1024x8'...
Generating ISE project...
XCO file found: BlockRAM_1024x8.xco
XMDF file found: BlockRAM_1024x8_xmdf.tcl
Adding E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.asy -view all
-origin_type imported
Adding E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.ngc -view all
-origin_type created
Checking file "E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.ngc"
for project device match ...
File "E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.ngc" device
information matches project device.
Adding E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.sym -view all
-origin_type imported
Adding E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/Github/tcp_rebuild/src/block_ram/tmp/_cg/BlockRAM_1024x8.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BlockRAM_1024x8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'BlockRAM_1024x8'.
