[2025-09-18 04:22:05] START suite=qualcomm_srv trace=srv388_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv388_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2610318 heartbeat IPC: 3.831 cumulative IPC: 3.831 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5055685 heartbeat IPC: 4.089 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5055685 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5055685 cumulative IPC: 3.956 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14240579 heartbeat IPC: 1.089 cumulative IPC: 1.089 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23479957 heartbeat IPC: 1.082 cumulative IPC: 1.086 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32801592 heartbeat IPC: 1.073 cumulative IPC: 1.081 (Simulation time: 00 hr 04 min 54 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 42008471 heartbeat IPC: 1.086 cumulative IPC: 1.082 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 51214181 heartbeat IPC: 1.086 cumulative IPC: 1.083 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 60313904 heartbeat IPC: 1.099 cumulative IPC: 1.086 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 69526987 heartbeat IPC: 1.085 cumulative IPC: 1.086 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 78642405 heartbeat IPC: 1.097 cumulative IPC: 1.087 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv388_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 87775718 heartbeat IPC: 1.095 cumulative IPC: 1.088 (Simulation time: 00 hr 11 min 56 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 92025893 cumulative IPC: 1.087 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 92025893 cumulative IPC: 1.087 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv388_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.087 instructions: 100000004 cycles: 92025893
CPU 0 Branch Prediction Accuracy: 90.9% MPKI: 16 Average ROB Occupancy at Mispredict: 25.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3819
BRANCH_INDIRECT: 0.4221
BRANCH_CONDITIONAL: 13.05
BRANCH_DIRECT_CALL: 0.9239
BRANCH_INDIRECT_CALL: 0.6037
BRANCH_RETURN: 0.6181


====Backend Stall Breakdown====
ROB_STALL: 86465
LQ_STALL: 0
SQ_STALL: 531509


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 142.65958
REPLAY_LOAD: 103.6
NON_REPLAY_LOAD: 26.74945

== Total ==
ADDR_TRANS: 6705
REPLAY_LOAD: 6734
NON_REPLAY_LOAD: 73026

== Counts ==
ADDR_TRANS: 47
REPLAY_LOAD: 65
NON_REPLAY_LOAD: 2730

cpu0->cpu0_STLB TOTAL        ACCESS:    1870187 HIT:    1865829 MISS:       4358 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1870187 HIT:    1865829 MISS:       4358 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 258.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8585647 HIT:    7296736 MISS:    1288911 MSHR_MERGE:      66692
cpu0->cpu0_L2C LOAD         ACCESS:    6760533 HIT:    5755724 MISS:    1004809 MSHR_MERGE:      10342
cpu0->cpu0_L2C RFO          ACCESS:     556808 HIT:     402840 MISS:     153968 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     263363 HIT:     159830 MISS:     103533 MSHR_MERGE:      56350
cpu0->cpu0_L2C WRITE        ACCESS:     996953 HIT:     977881 MISS:      19072 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7990 HIT:        461 MISS:       7529 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     210119 ISSUED:     179492 USEFUL:       8846 USELESS:      12682
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15030416 HIT:    8043620 MISS:    6986796 MSHR_MERGE:    1657460
cpu0->cpu0_L1I LOAD         ACCESS:   15030416 HIT:    8043620 MISS:    6986796 MSHR_MERGE:    1657460
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30961428 HIT:   27326626 MISS:    3634802 MSHR_MERGE:    1550550
cpu0->cpu0_L1D LOAD         ACCESS:   17129660 HIT:   15320558 MISS:    1809102 MSHR_MERGE:     377904
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     463168 HIT:     302439 MISS:     160729 MSHR_MERGE:      72477
cpu0->cpu0_L1D WRITE        ACCESS:   13359705 HIT:   11702834 MISS:    1656871 MSHR_MERGE:    1100059
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8895 HIT:        795 MISS:       8100 MSHR_MERGE:        110
cpu0->cpu0_L1D PREFETCH REQUESTED:     671060 ISSUED:     463168 USEFUL:      17734 USELESS:      42894
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12474721 HIT:   10558722 MISS:    1915999 MSHR_MERGE:     963372
cpu0->cpu0_ITLB LOAD         ACCESS:   12474721 HIT:   10558722 MISS:    1915999 MSHR_MERGE:     963372
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.108 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28953264 HIT:   27730348 MISS:    1222916 MSHR_MERGE:     305356
cpu0->cpu0_DTLB LOAD         ACCESS:   28953264 HIT:   27730348 MISS:    1222916 MSHR_MERGE:     305356
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.12 cycles
cpu0->LLC TOTAL        ACCESS:    1444358 HIT:    1381659 MISS:      62699 MSHR_MERGE:       2178
cpu0->LLC LOAD         ACCESS:     994467 HIT:     975289 MISS:      19178 MSHR_MERGE:        221
cpu0->LLC RFO          ACCESS:     153968 HIT:     127570 MISS:      26398 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      47183 HIT:      34716 MISS:      12467 MSHR_MERGE:       1957
cpu0->LLC WRITE        ACCESS:     241211 HIT:     240961 MISS:        250 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7529 HIT:       3123 MISS:       4406 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3378
  ROW_BUFFER_MISS:      56892
  AVG DBUS CONGESTED CYCLE: 3.491
Channel 0 WQ ROW_BUFFER_HIT:        905
  ROW_BUFFER_MISS:      22125
  FULL:          0
Channel 0 REFRESHES ISSUED:       7669

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       510296       427657        93691         2414
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           79          400          279
  STLB miss resolved @ L2C                0           31          124          194           76
  STLB miss resolved @ LLC                0          153          259         1629          633
  STLB miss resolved @ MEM                0            5          361         2344         2363

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163781        48795      1248804       157167          464
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           74           68           47
  STLB miss resolved @ L2C                0           20           56           35            4
  STLB miss resolved @ LLC                0           69          261          345           91
  STLB miss resolved @ MEM                0            1           90          264          140
[2025-09-18 04:35:10] END   suite=qualcomm_srv trace=srv388_ap (rc=0)
