
stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004404  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08004510  08004510  00005510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004660  08004660  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004660  08004660  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004660  08004660  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004660  08004660  00005660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004664  08004664  00005664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004668  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000060  080046c8  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080046c8  000063a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f4fb  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000258b  00000000  00000000  00015584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  00017b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c97  00000000  00000000  00018b20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b55  00000000  00000000  000197b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014dfb  00000000  00000000  0003230c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d2c4  00000000  00000000  00047107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d43cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047a0  00000000  00000000  000d4410  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000d8bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000060 	.word	0x20000060
 8000128:	00000000 	.word	0x00000000
 800012c:	080044f8 	.word	0x080044f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000064 	.word	0x20000064
 8000148:	080044f8 	.word	0x080044f8

0800014c <button_init>:
static uint8_t button_long_press_flag[NUM_BUTTONS] = {0};

/**
 * @brief Initialize button module
 */
void button_init(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    uint8_t i;
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000152:	2300      	movs	r3, #0
 8000154:	71fb      	strb	r3, [r7, #7]
 8000156:	e01b      	b.n	8000190 <button_init+0x44>
        button_current[i] = BUTTON_RELEASED;
 8000158:	79fb      	ldrb	r3, [r7, #7]
 800015a:	4a12      	ldr	r2, [pc, #72]	@ (80001a4 <button_init+0x58>)
 800015c:	2100      	movs	r1, #0
 800015e:	54d1      	strb	r1, [r2, r3]
        button_last[i] = BUTTON_RELEASED;
 8000160:	79fb      	ldrb	r3, [r7, #7]
 8000162:	4a11      	ldr	r2, [pc, #68]	@ (80001a8 <button_init+0x5c>)
 8000164:	2100      	movs	r1, #0
 8000166:	54d1      	strb	r1, [r2, r3]
        button_debounce_counter[i] = 0;
 8000168:	79fb      	ldrb	r3, [r7, #7]
 800016a:	4a10      	ldr	r2, [pc, #64]	@ (80001ac <button_init+0x60>)
 800016c:	2100      	movs	r1, #0
 800016e:	54d1      	strb	r1, [r2, r3]
        button_flag[i] = 0;
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	4a0f      	ldr	r2, [pc, #60]	@ (80001b0 <button_init+0x64>)
 8000174:	2100      	movs	r1, #0
 8000176:	54d1      	strb	r1, [r2, r3]
        button_long_press_counter[i] = 0;
 8000178:	79fb      	ldrb	r3, [r7, #7]
 800017a:	4a0e      	ldr	r2, [pc, #56]	@ (80001b4 <button_init+0x68>)
 800017c:	2100      	movs	r1, #0
 800017e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        button_long_press_flag[i] = 0;
 8000182:	79fb      	ldrb	r3, [r7, #7]
 8000184:	4a0c      	ldr	r2, [pc, #48]	@ (80001b8 <button_init+0x6c>)
 8000186:	2100      	movs	r1, #0
 8000188:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_BUTTONS; i++) {
 800018a:	79fb      	ldrb	r3, [r7, #7]
 800018c:	3301      	adds	r3, #1
 800018e:	71fb      	strb	r3, [r7, #7]
 8000190:	79fb      	ldrb	r3, [r7, #7]
 8000192:	2b03      	cmp	r3, #3
 8000194:	d9e0      	bls.n	8000158 <button_init+0xc>
    }
}
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	370c      	adds	r7, #12
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	2000007c 	.word	0x2000007c
 80001a8:	20000080 	.word	0x20000080
 80001ac:	20000084 	.word	0x20000084
 80001b0:	20000088 	.word	0x20000088
 80001b4:	2000008c 	.word	0x2000008c
 80001b8:	20000094 	.word	0x20000094

080001bc <read_button_gpio>:
/**
 * @brief Read button state from GPIO
 * @param index: Button index
 * @return GPIO state (inverted for pull-up buttons)
 */
static uint8_t read_button_gpio(uint8_t index) {
 80001bc:	b580      	push	{r7, lr}
 80001be:	b084      	sub	sp, #16
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	4603      	mov	r3, r0
 80001c4:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState state;
    
    switch(index) {
 80001c6:	79fb      	ldrb	r3, [r7, #7]
 80001c8:	2b03      	cmp	r3, #3
 80001ca:	d82b      	bhi.n	8000224 <read_button_gpio+0x68>
 80001cc:	a201      	add	r2, pc, #4	@ (adr r2, 80001d4 <read_button_gpio+0x18>)
 80001ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001d2:	bf00      	nop
 80001d4:	080001e5 	.word	0x080001e5
 80001d8:	080001f5 	.word	0x080001f5
 80001dc:	08000205 	.word	0x08000205
 80001e0:	08000215 	.word	0x08000215
        case BUTTON_1_MOD1:
            state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8);
 80001e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001e8:	4814      	ldr	r0, [pc, #80]	@ (800023c <read_button_gpio+0x80>)
 80001ea:	f001 ff07 	bl	8001ffc <HAL_GPIO_ReadPin>
 80001ee:	4603      	mov	r3, r0
 80001f0:	73fb      	strb	r3, [r7, #15]
            break;
 80001f2:	e019      	b.n	8000228 <read_button_gpio+0x6c>
        case BUTTON_2_MOD1:
            state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);
 80001f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80001f8:	4810      	ldr	r0, [pc, #64]	@ (800023c <read_button_gpio+0x80>)
 80001fa:	f001 feff 	bl	8001ffc <HAL_GPIO_ReadPin>
 80001fe:	4603      	mov	r3, r0
 8000200:	73fb      	strb	r3, [r7, #15]
            break;
 8000202:	e011      	b.n	8000228 <read_button_gpio+0x6c>
        case BUTTON_1_MOD2:
            state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10);
 8000204:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000208:	480c      	ldr	r0, [pc, #48]	@ (800023c <read_button_gpio+0x80>)
 800020a:	f001 fef7 	bl	8001ffc <HAL_GPIO_ReadPin>
 800020e:	4603      	mov	r3, r0
 8000210:	73fb      	strb	r3, [r7, #15]
            break;
 8000212:	e009      	b.n	8000228 <read_button_gpio+0x6c>
        case BUTTON_2_MOD2:
            state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11);
 8000214:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000218:	4808      	ldr	r0, [pc, #32]	@ (800023c <read_button_gpio+0x80>)
 800021a:	f001 feef 	bl	8001ffc <HAL_GPIO_ReadPin>
 800021e:	4603      	mov	r3, r0
 8000220:	73fb      	strb	r3, [r7, #15]
            break;
 8000222:	e001      	b.n	8000228 <read_button_gpio+0x6c>
        default:
            return BUTTON_RELEASED;
 8000224:	2300      	movs	r3, #0
 8000226:	e005      	b.n	8000234 <read_button_gpio+0x78>
    }
    
    // Invert for pull-up buttons (pressed = LOW)
    return (state == GPIO_PIN_RESET) ? BUTTON_PRESSED : BUTTON_RELEASED;
 8000228:	7bfb      	ldrb	r3, [r7, #15]
 800022a:	2b00      	cmp	r3, #0
 800022c:	bf0c      	ite	eq
 800022e:	2301      	moveq	r3, #1
 8000230:	2300      	movne	r3, #0
 8000232:	b2db      	uxtb	r3, r3
}
 8000234:	4618      	mov	r0, r3
 8000236:	3710      	adds	r7, #16
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}
 800023c:	40010c00 	.word	0x40010c00

08000240 <button_reading>:

/**
 * @brief Read and debounce all buttons - called from timer ISR every 10ms
 */
void button_reading(void) {
 8000240:	b590      	push	{r4, r7, lr}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
    uint8_t i;
    
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000246:	2300      	movs	r3, #0
 8000248:	71fb      	strb	r3, [r7, #7]
 800024a:	e064      	b.n	8000316 <button_reading+0xd6>
        // Read current button state
        button_current[i] = read_button_gpio(i);
 800024c:	79fc      	ldrb	r4, [r7, #7]
 800024e:	79fb      	ldrb	r3, [r7, #7]
 8000250:	4618      	mov	r0, r3
 8000252:	f7ff ffb3 	bl	80001bc <read_button_gpio>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	4b33      	ldr	r3, [pc, #204]	@ (8000328 <button_reading+0xe8>)
 800025c:	551a      	strb	r2, [r3, r4]
        
        // Debouncing logic
        if (button_current[i] == button_last[i]) {
 800025e:	79fb      	ldrb	r3, [r7, #7]
 8000260:	4a31      	ldr	r2, [pc, #196]	@ (8000328 <button_reading+0xe8>)
 8000262:	5cd2      	ldrb	r2, [r2, r3]
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	4931      	ldr	r1, [pc, #196]	@ (800032c <button_reading+0xec>)
 8000268:	5ccb      	ldrb	r3, [r1, r3]
 800026a:	429a      	cmp	r2, r3
 800026c:	d146      	bne.n	80002fc <button_reading+0xbc>
            button_debounce_counter[i]++;
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	4a2f      	ldr	r2, [pc, #188]	@ (8000330 <button_reading+0xf0>)
 8000272:	5cd2      	ldrb	r2, [r2, r3]
 8000274:	3201      	adds	r2, #1
 8000276:	b2d1      	uxtb	r1, r2
 8000278:	4a2d      	ldr	r2, [pc, #180]	@ (8000330 <button_reading+0xf0>)
 800027a:	54d1      	strb	r1, [r2, r3]
            
            if (button_debounce_counter[i] >= DEBOUNCE_TIME) {
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	4a2c      	ldr	r2, [pc, #176]	@ (8000330 <button_reading+0xf0>)
 8000280:	5cd3      	ldrb	r3, [r2, r3]
 8000282:	2b01      	cmp	r3, #1
 8000284:	d93e      	bls.n	8000304 <button_reading+0xc4>
                // Stable state detected
                button_debounce_counter[i] = DEBOUNCE_TIME;
 8000286:	79fb      	ldrb	r3, [r7, #7]
 8000288:	4a29      	ldr	r2, [pc, #164]	@ (8000330 <button_reading+0xf0>)
 800028a:	2102      	movs	r1, #2
 800028c:	54d1      	strb	r1, [r2, r3]
                
                // Detect button press (transition from released to pressed)
                if (button_current[i] == BUTTON_PRESSED) {
 800028e:	79fb      	ldrb	r3, [r7, #7]
 8000290:	4a25      	ldr	r2, [pc, #148]	@ (8000328 <button_reading+0xe8>)
 8000292:	5cd3      	ldrb	r3, [r2, r3]
 8000294:	2b01      	cmp	r3, #1
 8000296:	d127      	bne.n	80002e8 <button_reading+0xa8>
                    // Button is being held down
                    if (button_flag[i] == 0) {
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	4a26      	ldr	r2, [pc, #152]	@ (8000334 <button_reading+0xf4>)
 800029c:	5cd3      	ldrb	r3, [r2, r3]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d109      	bne.n	80002b6 <button_reading+0x76>
                        // First detection of press
                        button_flag[i] = 1;
 80002a2:	79fb      	ldrb	r3, [r7, #7]
 80002a4:	4a23      	ldr	r2, [pc, #140]	@ (8000334 <button_reading+0xf4>)
 80002a6:	2101      	movs	r1, #1
 80002a8:	54d1      	strb	r1, [r2, r3]
                        button_long_press_counter[i] = 0;
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	4a22      	ldr	r2, [pc, #136]	@ (8000338 <button_reading+0xf8>)
 80002ae:	2100      	movs	r1, #0
 80002b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80002b4:	e026      	b.n	8000304 <button_reading+0xc4>
                    } else {
                        // Continue counting for long press
                        button_long_press_counter[i]++;
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	4a1f      	ldr	r2, [pc, #124]	@ (8000338 <button_reading+0xf8>)
 80002ba:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80002be:	3201      	adds	r2, #1
 80002c0:	b291      	uxth	r1, r2
 80002c2:	4a1d      	ldr	r2, [pc, #116]	@ (8000338 <button_reading+0xf8>)
 80002c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                        if (button_long_press_counter[i] >= 100 && !button_long_press_flag[i]) {
 80002c8:	79fb      	ldrb	r3, [r7, #7]
 80002ca:	4a1b      	ldr	r2, [pc, #108]	@ (8000338 <button_reading+0xf8>)
 80002cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002d0:	2b63      	cmp	r3, #99	@ 0x63
 80002d2:	d917      	bls.n	8000304 <button_reading+0xc4>
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	4a19      	ldr	r2, [pc, #100]	@ (800033c <button_reading+0xfc>)
 80002d8:	5cd3      	ldrb	r3, [r2, r3]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d112      	bne.n	8000304 <button_reading+0xc4>
                            // Long press detected (1 second)
                            button_long_press_flag[i] = 1;
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	4a16      	ldr	r2, [pc, #88]	@ (800033c <button_reading+0xfc>)
 80002e2:	2101      	movs	r1, #1
 80002e4:	54d1      	strb	r1, [r2, r3]
 80002e6:	e00d      	b.n	8000304 <button_reading+0xc4>
                        }
                    }
                } else {
                    // Button released
                    button_long_press_counter[i] = 0;
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	4a13      	ldr	r2, [pc, #76]	@ (8000338 <button_reading+0xf8>)
 80002ec:	2100      	movs	r1, #0
 80002ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    button_long_press_flag[i] = 0;
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	4a11      	ldr	r2, [pc, #68]	@ (800033c <button_reading+0xfc>)
 80002f6:	2100      	movs	r1, #0
 80002f8:	54d1      	strb	r1, [r2, r3]
 80002fa:	e003      	b.n	8000304 <button_reading+0xc4>
                }
            }
        } else {
            // State changed, reset counter
            button_debounce_counter[i] = 0;
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	4a0c      	ldr	r2, [pc, #48]	@ (8000330 <button_reading+0xf0>)
 8000300:	2100      	movs	r1, #0
 8000302:	54d1      	strb	r1, [r2, r3]
        }
        
        button_last[i] = button_current[i];
 8000304:	79fa      	ldrb	r2, [r7, #7]
 8000306:	79fb      	ldrb	r3, [r7, #7]
 8000308:	4907      	ldr	r1, [pc, #28]	@ (8000328 <button_reading+0xe8>)
 800030a:	5c89      	ldrb	r1, [r1, r2]
 800030c:	4a07      	ldr	r2, [pc, #28]	@ (800032c <button_reading+0xec>)
 800030e:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < NUM_BUTTONS; i++) {
 8000310:	79fb      	ldrb	r3, [r7, #7]
 8000312:	3301      	adds	r3, #1
 8000314:	71fb      	strb	r3, [r7, #7]
 8000316:	79fb      	ldrb	r3, [r7, #7]
 8000318:	2b03      	cmp	r3, #3
 800031a:	d997      	bls.n	800024c <button_reading+0xc>
    }
}
 800031c:	bf00      	nop
 800031e:	bf00      	nop
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	bd90      	pop	{r4, r7, pc}
 8000326:	bf00      	nop
 8000328:	2000007c 	.word	0x2000007c
 800032c:	20000080 	.word	0x20000080
 8000330:	20000084 	.word	0x20000084
 8000334:	20000088 	.word	0x20000088
 8000338:	2000008c 	.word	0x2000008c
 800033c:	20000094 	.word	0x20000094

08000340 <is_button_pressed>:
/**
 * @brief Check if button was pressed (one-shot, clears flag after read)
 * @param index: Button index
 * @return 1 if button was pressed, 0 otherwise
 */
uint8_t is_button_pressed(uint8_t index) {
 8000340:	b480      	push	{r7}
 8000342:	b083      	sub	sp, #12
 8000344:	af00      	add	r7, sp, #0
 8000346:	4603      	mov	r3, r0
 8000348:	71fb      	strb	r3, [r7, #7]
    if (index >= NUM_BUTTONS) return 0;
 800034a:	79fb      	ldrb	r3, [r7, #7]
 800034c:	2b03      	cmp	r3, #3
 800034e:	d901      	bls.n	8000354 <is_button_pressed+0x14>
 8000350:	2300      	movs	r3, #0
 8000352:	e00b      	b.n	800036c <is_button_pressed+0x2c>
    
    if (button_flag[index] == 1) {
 8000354:	79fb      	ldrb	r3, [r7, #7]
 8000356:	4a08      	ldr	r2, [pc, #32]	@ (8000378 <is_button_pressed+0x38>)
 8000358:	5cd3      	ldrb	r3, [r2, r3]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d105      	bne.n	800036a <is_button_pressed+0x2a>
        button_flag[index] = 0;  // Clear flag
 800035e:	79fb      	ldrb	r3, [r7, #7]
 8000360:	4a05      	ldr	r2, [pc, #20]	@ (8000378 <is_button_pressed+0x38>)
 8000362:	2100      	movs	r1, #0
 8000364:	54d1      	strb	r1, [r2, r3]
        return 1;
 8000366:	2301      	movs	r3, #1
 8000368:	e000      	b.n	800036c <is_button_pressed+0x2c>
    }
    return 0;
 800036a:	2300      	movs	r3, #0
}
 800036c:	4618      	mov	r0, r3
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	bc80      	pop	{r7}
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	20000088 	.word	0x20000088

0800037c <fsm_init>:
static uint8_t lcd_update_flag = 0;

/**
 * @brief Initialize FSM
 */
void fsm_init(void) {
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
    currentState = STATE_INIT;
 8000380:	4b04      	ldr	r3, [pc, #16]	@ (8000394 <fsm_init+0x18>)
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]
    lcd_update_flag = 1;
 8000386:	4b04      	ldr	r3, [pc, #16]	@ (8000398 <fsm_init+0x1c>)
 8000388:	2201      	movs	r2, #1
 800038a:	701a      	strb	r2, [r3, #0]
}
 800038c:	bf00      	nop
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	20000099 	.word	0x20000099
 8000398:	20000098 	.word	0x20000098

0800039c <check_balance>:

/**
 * @brief Check if durations are balanced (R == Y + G)
 */
static uint8_t check_balance(void) {
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
    return (redDuration == (yellowDuration + greenDuration));
 80003a0:	4b08      	ldr	r3, [pc, #32]	@ (80003c4 <check_balance+0x28>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	461a      	mov	r2, r3
 80003a6:	4b08      	ldr	r3, [pc, #32]	@ (80003c8 <check_balance+0x2c>)
 80003a8:	781b      	ldrb	r3, [r3, #0]
 80003aa:	4619      	mov	r1, r3
 80003ac:	4b07      	ldr	r3, [pc, #28]	@ (80003cc <check_balance+0x30>)
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	440b      	add	r3, r1
 80003b2:	429a      	cmp	r2, r3
 80003b4:	bf0c      	ite	eq
 80003b6:	2301      	moveq	r3, #1
 80003b8:	2300      	movne	r3, #0
 80003ba:	b2db      	uxtb	r3, r3
}
 80003bc:	4618      	mov	r0, r3
 80003be:	46bd      	mov	sp, r7
 80003c0:	bc80      	pop	{r7}
 80003c2:	4770      	bx	lr
 80003c4:	20000000 	.word	0x20000000
 80003c8:	20000001 	.word	0x20000001
 80003cc:	20000002 	.word	0x20000002

080003d0 <fsm_lcd_update>:

/**
 * @brief Update LCD display based on current state
 */
void fsm_lcd_update(void) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b08c      	sub	sp, #48	@ 0x30
 80003d4:	af02      	add	r7, sp, #8
    if (!lcd_update_flag) return;
 80003d6:	4b7c      	ldr	r3, [pc, #496]	@ (80005c8 <fsm_lcd_update+0x1f8>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f000 80f0 	beq.w	80005c0 <fsm_lcd_update+0x1f0>
    lcd_update_flag = 0;
 80003e0:	4b79      	ldr	r3, [pc, #484]	@ (80005c8 <fsm_lcd_update+0x1f8>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	701a      	strb	r2, [r3, #0]
    
    char line1[20] = {0};
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]
 80003f4:	611a      	str	r2, [r3, #16]
    char line2[20] = {0};
 80003f6:	463b      	mov	r3, r7
 80003f8:	2200      	movs	r2, #0
 80003fa:	601a      	str	r2, [r3, #0]
 80003fc:	605a      	str	r2, [r3, #4]
 80003fe:	609a      	str	r2, [r3, #8]
 8000400:	60da      	str	r2, [r3, #12]
 8000402:	611a      	str	r2, [r3, #16]
    
    switch(currentState) {
 8000404:	4b71      	ldr	r3, [pc, #452]	@ (80005cc <fsm_lcd_update+0x1fc>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	2b07      	cmp	r3, #7
 800040a:	f200 80d1 	bhi.w	80005b0 <fsm_lcd_update+0x1e0>
 800040e:	a201      	add	r2, pc, #4	@ (adr r2, 8000414 <fsm_lcd_update+0x44>)
 8000410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000414:	08000435 	.word	0x08000435
 8000418:	0800044d 	.word	0x0800044d
 800041c:	080004d7 	.word	0x080004d7
 8000420:	08000501 	.word	0x08000501
 8000424:	0800052b 	.word	0x0800052b
 8000428:	08000555 	.word	0x08000555
 800042c:	08000581 	.word	0x08000581
 8000430:	08000599 	.word	0x08000599
        case STATE_INIT:
            sprintf(line1, "HCMUT PROJECT  ");
 8000434:	f107 0314 	add.w	r3, r7, #20
 8000438:	4965      	ldr	r1, [pc, #404]	@ (80005d0 <fsm_lcd_update+0x200>)
 800043a:	4618      	mov	r0, r3
 800043c:	f003 fbac 	bl	8003b98 <siprintf>
            sprintf(line2, "TRAFFIC LIGHT  ");
 8000440:	463b      	mov	r3, r7
 8000442:	4964      	ldr	r1, [pc, #400]	@ (80005d4 <fsm_lcd_update+0x204>)
 8000444:	4618      	mov	r0, r3
 8000446:	f003 fba7 	bl	8003b98 <siprintf>
            break;
 800044a:	e0b1      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_AUTO_NORM:
            if (isBalanced) {
 800044c:	4b62      	ldr	r3, [pc, #392]	@ (80005d8 <fsm_lcd_update+0x208>)
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	2b00      	cmp	r3, #0
 8000452:	d02b      	beq.n	80004ac <fsm_lcd_update+0xdc>
                // Display countdown for both directions
                if (currentPhase == PHASE_NS_GREEN_EW_RED || currentPhase == PHASE_NS_YELLOW_EW_RED) {
 8000454:	4b61      	ldr	r3, [pc, #388]	@ (80005dc <fsm_lcd_update+0x20c>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b00      	cmp	r3, #0
 800045a:	d003      	beq.n	8000464 <fsm_lcd_update+0x94>
 800045c:	4b5f      	ldr	r3, [pc, #380]	@ (80005dc <fsm_lcd_update+0x20c>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	2b01      	cmp	r3, #1
 8000462:	d111      	bne.n	8000488 <fsm_lcd_update+0xb8>
                    sprintf(line1, "R:--  Y:--  G:%02d", nsCountdown);
 8000464:	4b5e      	ldr	r3, [pc, #376]	@ (80005e0 <fsm_lcd_update+0x210>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	461a      	mov	r2, r3
 800046a:	f107 0314 	add.w	r3, r7, #20
 800046e:	495d      	ldr	r1, [pc, #372]	@ (80005e4 <fsm_lcd_update+0x214>)
 8000470:	4618      	mov	r0, r3
 8000472:	f003 fb91 	bl	8003b98 <siprintf>
                    sprintf(line2, "R:%02d  Y:--  G:--", ewCountdown);
 8000476:	4b5c      	ldr	r3, [pc, #368]	@ (80005e8 <fsm_lcd_update+0x218>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	461a      	mov	r2, r3
 800047c:	463b      	mov	r3, r7
 800047e:	495b      	ldr	r1, [pc, #364]	@ (80005ec <fsm_lcd_update+0x21c>)
 8000480:	4618      	mov	r0, r3
 8000482:	f003 fb89 	bl	8003b98 <siprintf>
                }
            } else {
                sprintf(line1, "ERR: UNBALANCED");
                sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
            }
            break;
 8000486:	e093      	b.n	80005b0 <fsm_lcd_update+0x1e0>
                    sprintf(line1, "R:%02d  Y:--  G:--", nsCountdown);
 8000488:	4b55      	ldr	r3, [pc, #340]	@ (80005e0 <fsm_lcd_update+0x210>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	461a      	mov	r2, r3
 800048e:	f107 0314 	add.w	r3, r7, #20
 8000492:	4956      	ldr	r1, [pc, #344]	@ (80005ec <fsm_lcd_update+0x21c>)
 8000494:	4618      	mov	r0, r3
 8000496:	f003 fb7f 	bl	8003b98 <siprintf>
                    sprintf(line2, "R:--  Y:--  G:%02d", ewCountdown);
 800049a:	4b53      	ldr	r3, [pc, #332]	@ (80005e8 <fsm_lcd_update+0x218>)
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	461a      	mov	r2, r3
 80004a0:	463b      	mov	r3, r7
 80004a2:	4950      	ldr	r1, [pc, #320]	@ (80005e4 <fsm_lcd_update+0x214>)
 80004a4:	4618      	mov	r0, r3
 80004a6:	f003 fb77 	bl	8003b98 <siprintf>
            break;
 80004aa:	e081      	b.n	80005b0 <fsm_lcd_update+0x1e0>
                sprintf(line1, "ERR: UNBALANCED");
 80004ac:	f107 0314 	add.w	r3, r7, #20
 80004b0:	494f      	ldr	r1, [pc, #316]	@ (80005f0 <fsm_lcd_update+0x220>)
 80004b2:	4618      	mov	r0, r3
 80004b4:	f003 fb70 	bl	8003b98 <siprintf>
                sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 80004b8:	4b4e      	ldr	r3, [pc, #312]	@ (80005f4 <fsm_lcd_update+0x224>)
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	461a      	mov	r2, r3
 80004be:	4b4e      	ldr	r3, [pc, #312]	@ (80005f8 <fsm_lcd_update+0x228>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	4619      	mov	r1, r3
 80004c4:	4b4d      	ldr	r3, [pc, #308]	@ (80005fc <fsm_lcd_update+0x22c>)
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	4638      	mov	r0, r7
 80004ca:	9300      	str	r3, [sp, #0]
 80004cc:	460b      	mov	r3, r1
 80004ce:	494c      	ldr	r1, [pc, #304]	@ (8000600 <fsm_lcd_update+0x230>)
 80004d0:	f003 fb62 	bl	8003b98 <siprintf>
            break;
 80004d4:	e06c      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_AUTO_RED:
            sprintf(line1, "CONFIG RED     ");
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	494a      	ldr	r1, [pc, #296]	@ (8000604 <fsm_lcd_update+0x234>)
 80004dc:	4618      	mov	r0, r3
 80004de:	f003 fb5b 	bl	8003b98 <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 80004e2:	4b44      	ldr	r3, [pc, #272]	@ (80005f4 <fsm_lcd_update+0x224>)
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	461a      	mov	r2, r3
 80004e8:	4b43      	ldr	r3, [pc, #268]	@ (80005f8 <fsm_lcd_update+0x228>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	4619      	mov	r1, r3
 80004ee:	4b43      	ldr	r3, [pc, #268]	@ (80005fc <fsm_lcd_update+0x22c>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	4638      	mov	r0, r7
 80004f4:	9300      	str	r3, [sp, #0]
 80004f6:	460b      	mov	r3, r1
 80004f8:	4941      	ldr	r1, [pc, #260]	@ (8000600 <fsm_lcd_update+0x230>)
 80004fa:	f003 fb4d 	bl	8003b98 <siprintf>
            break;
 80004fe:	e057      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_AUTO_YEL:
            sprintf(line1, "CONFIG YELLOW  ");
 8000500:	f107 0314 	add.w	r3, r7, #20
 8000504:	4940      	ldr	r1, [pc, #256]	@ (8000608 <fsm_lcd_update+0x238>)
 8000506:	4618      	mov	r0, r3
 8000508:	f003 fb46 	bl	8003b98 <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 800050c:	4b39      	ldr	r3, [pc, #228]	@ (80005f4 <fsm_lcd_update+0x224>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	461a      	mov	r2, r3
 8000512:	4b39      	ldr	r3, [pc, #228]	@ (80005f8 <fsm_lcd_update+0x228>)
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	4619      	mov	r1, r3
 8000518:	4b38      	ldr	r3, [pc, #224]	@ (80005fc <fsm_lcd_update+0x22c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4638      	mov	r0, r7
 800051e:	9300      	str	r3, [sp, #0]
 8000520:	460b      	mov	r3, r1
 8000522:	4937      	ldr	r1, [pc, #220]	@ (8000600 <fsm_lcd_update+0x230>)
 8000524:	f003 fb38 	bl	8003b98 <siprintf>
            break;
 8000528:	e042      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_AUTO_GRN:
            sprintf(line1, "CONFIG GREEN   ");
 800052a:	f107 0314 	add.w	r3, r7, #20
 800052e:	4937      	ldr	r1, [pc, #220]	@ (800060c <fsm_lcd_update+0x23c>)
 8000530:	4618      	mov	r0, r3
 8000532:	f003 fb31 	bl	8003b98 <siprintf>
            sprintf(line2, "R:%02d  Y:%02d  G:%02d", redDuration, yellowDuration, greenDuration);
 8000536:	4b2f      	ldr	r3, [pc, #188]	@ (80005f4 <fsm_lcd_update+0x224>)
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	461a      	mov	r2, r3
 800053c:	4b2e      	ldr	r3, [pc, #184]	@ (80005f8 <fsm_lcd_update+0x228>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	4b2e      	ldr	r3, [pc, #184]	@ (80005fc <fsm_lcd_update+0x22c>)
 8000544:	781b      	ldrb	r3, [r3, #0]
 8000546:	4638      	mov	r0, r7
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	460b      	mov	r3, r1
 800054c:	492c      	ldr	r1, [pc, #176]	@ (8000600 <fsm_lcd_update+0x230>)
 800054e:	f003 fb23 	bl	8003b98 <siprintf>
            break;
 8000552:	e02d      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_MANUAL:
            sprintf(line1, "OPR: MANUAL    ");
 8000554:	f107 0314 	add.w	r3, r7, #20
 8000558:	492d      	ldr	r1, [pc, #180]	@ (8000610 <fsm_lcd_update+0x240>)
 800055a:	4618      	mov	r0, r3
 800055c:	f003 fb1c 	bl	8003b98 <siprintf>
            if (manualSubState == MANUAL_NS_RED_EW_GREEN) {
 8000560:	4b2c      	ldr	r3, [pc, #176]	@ (8000614 <fsm_lcd_update+0x244>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d105      	bne.n	8000574 <fsm_lcd_update+0x1a4>
                sprintf(line2, "NS:R  EW:G     ");
 8000568:	463b      	mov	r3, r7
 800056a:	492b      	ldr	r1, [pc, #172]	@ (8000618 <fsm_lcd_update+0x248>)
 800056c:	4618      	mov	r0, r3
 800056e:	f003 fb13 	bl	8003b98 <siprintf>
            } else {
                sprintf(line2, "NS:G  EW:R     ");
            }
            break;
 8000572:	e01d      	b.n	80005b0 <fsm_lcd_update+0x1e0>
                sprintf(line2, "NS:G  EW:R     ");
 8000574:	463b      	mov	r3, r7
 8000576:	4929      	ldr	r1, [pc, #164]	@ (800061c <fsm_lcd_update+0x24c>)
 8000578:	4618      	mov	r0, r3
 800057a:	f003 fb0d 	bl	8003b98 <siprintf>
            break;
 800057e:	e017      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_MANUAL_FLASH_YEL:
            sprintf(line1, "OPR: MANUAL    ");
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	4922      	ldr	r1, [pc, #136]	@ (8000610 <fsm_lcd_update+0x240>)
 8000586:	4618      	mov	r0, r3
 8000588:	f003 fb06 	bl	8003b98 <siprintf>
            sprintf(line2, "FLASH YEL      ");
 800058c:	463b      	mov	r3, r7
 800058e:	4924      	ldr	r1, [pc, #144]	@ (8000620 <fsm_lcd_update+0x250>)
 8000590:	4618      	mov	r0, r3
 8000592:	f003 fb01 	bl	8003b98 <siprintf>
            break;
 8000596:	e00b      	b.n	80005b0 <fsm_lcd_update+0x1e0>
            
        case STATE_MANUAL_FLASH_RED:
            sprintf(line1, "OPR: MANUAL    ");
 8000598:	f107 0314 	add.w	r3, r7, #20
 800059c:	491c      	ldr	r1, [pc, #112]	@ (8000610 <fsm_lcd_update+0x240>)
 800059e:	4618      	mov	r0, r3
 80005a0:	f003 fafa 	bl	8003b98 <siprintf>
            sprintf(line2, "FLASH RED      ");
 80005a4:	463b      	mov	r3, r7
 80005a6:	491f      	ldr	r1, [pc, #124]	@ (8000624 <fsm_lcd_update+0x254>)
 80005a8:	4618      	mov	r0, r3
 80005aa:	f003 faf5 	bl	8003b98 <siprintf>
            break;
 80005ae:	bf00      	nop
    }
    
    lcd_display_2lines(line1, line2);
 80005b0:	463a      	mov	r2, r7
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4611      	mov	r1, r2
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 fc0b 	bl	8000dd4 <lcd_display_2lines>
 80005be:	e000      	b.n	80005c2 <fsm_lcd_update+0x1f2>
    if (!lcd_update_flag) return;
 80005c0:	bf00      	nop
}
 80005c2:	3728      	adds	r7, #40	@ 0x28
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000098 	.word	0x20000098
 80005cc:	20000099 	.word	0x20000099
 80005d0:	08004510 	.word	0x08004510
 80005d4:	08004520 	.word	0x08004520
 80005d8:	20000003 	.word	0x20000003
 80005dc:	2000009b 	.word	0x2000009b
 80005e0:	2000009c 	.word	0x2000009c
 80005e4:	08004530 	.word	0x08004530
 80005e8:	2000009d 	.word	0x2000009d
 80005ec:	08004544 	.word	0x08004544
 80005f0:	08004558 	.word	0x08004558
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000001 	.word	0x20000001
 80005fc:	20000002 	.word	0x20000002
 8000600:	08004568 	.word	0x08004568
 8000604:	08004580 	.word	0x08004580
 8000608:	08004590 	.word	0x08004590
 800060c:	080045a0 	.word	0x080045a0
 8000610:	080045b0 	.word	0x080045b0
 8000614:	2000009a 	.word	0x2000009a
 8000618:	080045c0 	.word	0x080045c0
 800061c:	080045d0 	.word	0x080045d0
 8000620:	080045e0 	.word	0x080045e0
 8000624:	080045f0 	.word	0x080045f0

08000628 <fsm_button_scan>:

/**
 * @brief Scan buttons and handle state transitions
 */
void fsm_button_scan(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
    // BUTTON_1_MOD1: Switch between AUTO and MANUAL modes
    if (is_button_pressed(BUTTON_1_MOD1)) {
 800062c:	2000      	movs	r0, #0
 800062e:	f7ff fe87 	bl	8000340 <is_button_pressed>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d045      	beq.n	80006c4 <fsm_button_scan+0x9c>
        if (currentState == STATE_MANUAL || 
 8000638:	4b9b      	ldr	r3, [pc, #620]	@ (80008a8 <fsm_button_scan+0x280>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	2b05      	cmp	r3, #5
 800063e:	d007      	beq.n	8000650 <fsm_button_scan+0x28>
            currentState == STATE_MANUAL_FLASH_YEL || 
 8000640:	4b99      	ldr	r3, [pc, #612]	@ (80008a8 <fsm_button_scan+0x280>)
 8000642:	781b      	ldrb	r3, [r3, #0]
        if (currentState == STATE_MANUAL || 
 8000644:	2b06      	cmp	r3, #6
 8000646:	d003      	beq.n	8000650 <fsm_button_scan+0x28>
            currentState == STATE_MANUAL_FLASH_RED) {
 8000648:	4b97      	ldr	r3, [pc, #604]	@ (80008a8 <fsm_button_scan+0x280>)
 800064a:	781b      	ldrb	r3, [r3, #0]
            currentState == STATE_MANUAL_FLASH_YEL || 
 800064c:	2b07      	cmp	r3, #7
 800064e:	d12a      	bne.n	80006a6 <fsm_button_scan+0x7e>
            // Switch to AUTO mode (NORM with last saved durations)
            currentState = STATE_AUTO_NORM;
 8000650:	4b95      	ldr	r3, [pc, #596]	@ (80008a8 <fsm_button_scan+0x280>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 8000656:	4b95      	ldr	r3, [pc, #596]	@ (80008ac <fsm_button_scan+0x284>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
            currentPhase = PHASE_NS_GREEN_EW_RED;
 800065c:	4b94      	ldr	r3, [pc, #592]	@ (80008b0 <fsm_button_scan+0x288>)
 800065e:	2200      	movs	r2, #0
 8000660:	701a      	strb	r2, [r3, #0]
            isBalanced = check_balance();
 8000662:	f7ff fe9b 	bl	800039c <check_balance>
 8000666:	4603      	mov	r3, r0
 8000668:	461a      	mov	r2, r3
 800066a:	4b92      	ldr	r3, [pc, #584]	@ (80008b4 <fsm_button_scan+0x28c>)
 800066c:	701a      	strb	r2, [r3, #0]
            
            if (isBalanced) {
 800066e:	4b91      	ldr	r3, [pc, #580]	@ (80008b4 <fsm_button_scan+0x28c>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d00e      	beq.n	8000694 <fsm_button_scan+0x6c>
                // Start normal operation
                nsCountdown = greenDuration;
 8000676:	4b90      	ldr	r3, [pc, #576]	@ (80008b8 <fsm_button_scan+0x290>)
 8000678:	781a      	ldrb	r2, [r3, #0]
 800067a:	4b90      	ldr	r3, [pc, #576]	@ (80008bc <fsm_button_scan+0x294>)
 800067c:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 800067e:	4b90      	ldr	r3, [pc, #576]	@ (80008c0 <fsm_button_scan+0x298>)
 8000680:	781a      	ldrb	r2, [r3, #0]
 8000682:	4b90      	ldr	r3, [pc, #576]	@ (80008c4 <fsm_button_scan+0x29c>)
 8000684:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000686:	2001      	movs	r0, #1
 8000688:	f000 fbce 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_RED);
 800068c:	2003      	movs	r0, #3
 800068e:	f000 fbef 	bl	8000e70 <light_set_ew>
            if (isBalanced) {
 8000692:	e014      	b.n	80006be <fsm_button_scan+0x96>
            } else {
                // Show error
                nsCountdown = 0;
 8000694:	4b89      	ldr	r3, [pc, #548]	@ (80008bc <fsm_button_scan+0x294>)
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
                ewCountdown = 0;
 800069a:	4b8a      	ldr	r3, [pc, #552]	@ (80008c4 <fsm_button_scan+0x29c>)
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]
                light_off_all();
 80006a0:	f000 fc1d 	bl	8000ede <light_off_all>
            if (isBalanced) {
 80006a4:	e00b      	b.n	80006be <fsm_button_scan+0x96>
            }
        } else {
            // Switch to MANUAL mode (default state)
            currentState = STATE_MANUAL;
 80006a6:	4b80      	ldr	r3, [pc, #512]	@ (80008a8 <fsm_button_scan+0x280>)
 80006a8:	2205      	movs	r2, #5
 80006aa:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 80006ac:	4b7f      	ldr	r3, [pc, #508]	@ (80008ac <fsm_button_scan+0x284>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 80006b2:	2003      	movs	r0, #3
 80006b4:	f000 fbb8 	bl	8000e28 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 80006b8:	2001      	movs	r0, #1
 80006ba:	f000 fbd9 	bl	8000e70 <light_set_ew>
        }
        lcd_update_flag = 1;
 80006be:	4b82      	ldr	r3, [pc, #520]	@ (80008c8 <fsm_button_scan+0x2a0>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	701a      	strb	r2, [r3, #0]
    }
    
    // BUTTON_2_MOD1: Different behavior based on mode
    if (is_button_pressed(BUTTON_2_MOD1)) {
 80006c4:	2001      	movs	r0, #1
 80006c6:	f7ff fe3b 	bl	8000340 <is_button_pressed>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d06a      	beq.n	80007a6 <fsm_button_scan+0x17e>
        if (currentState >= STATE_AUTO_NORM && currentState <= STATE_AUTO_GRN) {
 80006d0:	4b75      	ldr	r3, [pc, #468]	@ (80008a8 <fsm_button_scan+0x280>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d048      	beq.n	800076a <fsm_button_scan+0x142>
 80006d8:	4b73      	ldr	r3, [pc, #460]	@ (80008a8 <fsm_button_scan+0x280>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b04      	cmp	r3, #4
 80006de:	d844      	bhi.n	800076a <fsm_button_scan+0x142>
            // AUTO mode: cycle through config modes
            switch(currentState) {
 80006e0:	4b71      	ldr	r3, [pc, #452]	@ (80008a8 <fsm_button_scan+0x280>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	3b01      	subs	r3, #1
 80006e6:	2b03      	cmp	r3, #3
 80006e8:	d83a      	bhi.n	8000760 <fsm_button_scan+0x138>
 80006ea:	a201      	add	r2, pc, #4	@ (adr r2, 80006f0 <fsm_button_scan+0xc8>)
 80006ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006f0:	08000701 	.word	0x08000701
 80006f4:	0800070d 	.word	0x0800070d
 80006f8:	08000715 	.word	0x08000715
 80006fc:	0800071d 	.word	0x0800071d
                case STATE_AUTO_NORM:
                    currentState = STATE_AUTO_RED;
 8000700:	4b69      	ldr	r3, [pc, #420]	@ (80008a8 <fsm_button_scan+0x280>)
 8000702:	2202      	movs	r2, #2
 8000704:	701a      	strb	r2, [r3, #0]
                    light_off_all();
 8000706:	f000 fbea 	bl	8000ede <light_off_all>
                    break;
 800070a:	e02a      	b.n	8000762 <fsm_button_scan+0x13a>
                case STATE_AUTO_RED:
                    currentState = STATE_AUTO_YEL;
 800070c:	4b66      	ldr	r3, [pc, #408]	@ (80008a8 <fsm_button_scan+0x280>)
 800070e:	2203      	movs	r2, #3
 8000710:	701a      	strb	r2, [r3, #0]
                    break;
 8000712:	e026      	b.n	8000762 <fsm_button_scan+0x13a>
                case STATE_AUTO_YEL:
                    currentState = STATE_AUTO_GRN;
 8000714:	4b64      	ldr	r3, [pc, #400]	@ (80008a8 <fsm_button_scan+0x280>)
 8000716:	2204      	movs	r2, #4
 8000718:	701a      	strb	r2, [r3, #0]
                    break;
 800071a:	e022      	b.n	8000762 <fsm_button_scan+0x13a>
                case STATE_AUTO_GRN:
                    currentState = STATE_AUTO_NORM;
 800071c:	4b62      	ldr	r3, [pc, #392]	@ (80008a8 <fsm_button_scan+0x280>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
                    isBalanced = check_balance();
 8000722:	f7ff fe3b 	bl	800039c <check_balance>
 8000726:	4603      	mov	r3, r0
 8000728:	461a      	mov	r2, r3
 800072a:	4b62      	ldr	r3, [pc, #392]	@ (80008b4 <fsm_button_scan+0x28c>)
 800072c:	701a      	strb	r2, [r3, #0]
                    if (isBalanced) {
 800072e:	4b61      	ldr	r3, [pc, #388]	@ (80008b4 <fsm_button_scan+0x28c>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d011      	beq.n	800075a <fsm_button_scan+0x132>
                        currentPhase = PHASE_NS_GREEN_EW_RED;
 8000736:	4b5e      	ldr	r3, [pc, #376]	@ (80008b0 <fsm_button_scan+0x288>)
 8000738:	2200      	movs	r2, #0
 800073a:	701a      	strb	r2, [r3, #0]
                        nsCountdown = greenDuration;
 800073c:	4b5e      	ldr	r3, [pc, #376]	@ (80008b8 <fsm_button_scan+0x290>)
 800073e:	781a      	ldrb	r2, [r3, #0]
 8000740:	4b5e      	ldr	r3, [pc, #376]	@ (80008bc <fsm_button_scan+0x294>)
 8000742:	701a      	strb	r2, [r3, #0]
                        ewCountdown = redDuration;
 8000744:	4b5e      	ldr	r3, [pc, #376]	@ (80008c0 <fsm_button_scan+0x298>)
 8000746:	781a      	ldrb	r2, [r3, #0]
 8000748:	4b5e      	ldr	r3, [pc, #376]	@ (80008c4 <fsm_button_scan+0x29c>)
 800074a:	701a      	strb	r2, [r3, #0]
                        light_set_ns(LIGHT_GREEN);
 800074c:	2001      	movs	r0, #1
 800074e:	f000 fb6b 	bl	8000e28 <light_set_ns>
                        light_set_ew(LIGHT_RED);
 8000752:	2003      	movs	r0, #3
 8000754:	f000 fb8c 	bl	8000e70 <light_set_ew>
                    } else {
                        light_off_all();
                    }
                    break;
 8000758:	e003      	b.n	8000762 <fsm_button_scan+0x13a>
                        light_off_all();
 800075a:	f000 fbc0 	bl	8000ede <light_off_all>
                    break;
 800075e:	e000      	b.n	8000762 <fsm_button_scan+0x13a>
                default:
                    break;
 8000760:	bf00      	nop
            }
            lcd_update_flag = 1;
 8000762:	4b59      	ldr	r3, [pc, #356]	@ (80008c8 <fsm_button_scan+0x2a0>)
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	e01d      	b.n	80007a6 <fsm_button_scan+0x17e>
        } else if (currentState == STATE_MANUAL) {
 800076a:	4b4f      	ldr	r3, [pc, #316]	@ (80008a8 <fsm_button_scan+0x280>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b05      	cmp	r3, #5
 8000770:	d119      	bne.n	80007a6 <fsm_button_scan+0x17e>
            // MANUAL mode: switch manual state
            if (manualSubState == MANUAL_NS_RED_EW_GREEN) {
 8000772:	4b4e      	ldr	r3, [pc, #312]	@ (80008ac <fsm_button_scan+0x284>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d109      	bne.n	800078e <fsm_button_scan+0x166>
                manualSubState = MANUAL_NS_GREEN_EW_RED;
 800077a:	4b4c      	ldr	r3, [pc, #304]	@ (80008ac <fsm_button_scan+0x284>)
 800077c:	2201      	movs	r2, #1
 800077e:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000780:	2001      	movs	r0, #1
 8000782:	f000 fb51 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000786:	2003      	movs	r0, #3
 8000788:	f000 fb72 	bl	8000e70 <light_set_ew>
 800078c:	e008      	b.n	80007a0 <fsm_button_scan+0x178>
            } else {
                manualSubState = MANUAL_NS_RED_EW_GREEN;
 800078e:	4b47      	ldr	r3, [pc, #284]	@ (80008ac <fsm_button_scan+0x284>)
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000794:	2003      	movs	r0, #3
 8000796:	f000 fb47 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_GREEN);
 800079a:	2001      	movs	r0, #1
 800079c:	f000 fb68 	bl	8000e70 <light_set_ew>
            }
            lcd_update_flag = 1;
 80007a0:	4b49      	ldr	r3, [pc, #292]	@ (80008c8 <fsm_button_scan+0x2a0>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	701a      	strb	r2, [r3, #0]
        }
    }
    
    // BUTTON_1_MOD2: Different behavior based on mode
    if (is_button_pressed(BUTTON_1_MOD2)) {
 80007a6:	2002      	movs	r0, #2
 80007a8:	f7ff fdca 	bl	8000340 <is_button_pressed>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d05f      	beq.n	8000872 <fsm_button_scan+0x24a>
        if (currentState == STATE_AUTO_RED) {
 80007b2:	4b3d      	ldr	r3, [pc, #244]	@ (80008a8 <fsm_button_scan+0x280>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	2b02      	cmp	r3, #2
 80007b8:	d110      	bne.n	80007dc <fsm_button_scan+0x1b4>
            // Increase RED duration
            redDuration++;
 80007ba:	4b41      	ldr	r3, [pc, #260]	@ (80008c0 <fsm_button_scan+0x298>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	3301      	adds	r3, #1
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	4b3f      	ldr	r3, [pc, #252]	@ (80008c0 <fsm_button_scan+0x298>)
 80007c4:	701a      	strb	r2, [r3, #0]
            if (redDuration > 99) redDuration = 1;
 80007c6:	4b3e      	ldr	r3, [pc, #248]	@ (80008c0 <fsm_button_scan+0x298>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	2b63      	cmp	r3, #99	@ 0x63
 80007cc:	d902      	bls.n	80007d4 <fsm_button_scan+0x1ac>
 80007ce:	4b3c      	ldr	r3, [pc, #240]	@ (80008c0 <fsm_button_scan+0x298>)
 80007d0:	2201      	movs	r2, #1
 80007d2:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80007d4:	4b3c      	ldr	r3, [pc, #240]	@ (80008c8 <fsm_button_scan+0x2a0>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	701a      	strb	r2, [r3, #0]
 80007da:	e04a      	b.n	8000872 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_AUTO_YEL) {
 80007dc:	4b32      	ldr	r3, [pc, #200]	@ (80008a8 <fsm_button_scan+0x280>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d110      	bne.n	8000806 <fsm_button_scan+0x1de>
            // Increase YELLOW duration
            yellowDuration++;
 80007e4:	4b39      	ldr	r3, [pc, #228]	@ (80008cc <fsm_button_scan+0x2a4>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	3301      	adds	r3, #1
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	4b37      	ldr	r3, [pc, #220]	@ (80008cc <fsm_button_scan+0x2a4>)
 80007ee:	701a      	strb	r2, [r3, #0]
            if (yellowDuration > 99) yellowDuration = 1;
 80007f0:	4b36      	ldr	r3, [pc, #216]	@ (80008cc <fsm_button_scan+0x2a4>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b63      	cmp	r3, #99	@ 0x63
 80007f6:	d902      	bls.n	80007fe <fsm_button_scan+0x1d6>
 80007f8:	4b34      	ldr	r3, [pc, #208]	@ (80008cc <fsm_button_scan+0x2a4>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80007fe:	4b32      	ldr	r3, [pc, #200]	@ (80008c8 <fsm_button_scan+0x2a0>)
 8000800:	2201      	movs	r2, #1
 8000802:	701a      	strb	r2, [r3, #0]
 8000804:	e035      	b.n	8000872 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_AUTO_GRN) {
 8000806:	4b28      	ldr	r3, [pc, #160]	@ (80008a8 <fsm_button_scan+0x280>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	2b04      	cmp	r3, #4
 800080c:	d110      	bne.n	8000830 <fsm_button_scan+0x208>
            // Increase GREEN duration
            greenDuration++;
 800080e:	4b2a      	ldr	r3, [pc, #168]	@ (80008b8 <fsm_button_scan+0x290>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	3301      	adds	r3, #1
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4b28      	ldr	r3, [pc, #160]	@ (80008b8 <fsm_button_scan+0x290>)
 8000818:	701a      	strb	r2, [r3, #0]
            if (greenDuration > 99) greenDuration = 1;
 800081a:	4b27      	ldr	r3, [pc, #156]	@ (80008b8 <fsm_button_scan+0x290>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	2b63      	cmp	r3, #99	@ 0x63
 8000820:	d902      	bls.n	8000828 <fsm_button_scan+0x200>
 8000822:	4b25      	ldr	r3, [pc, #148]	@ (80008b8 <fsm_button_scan+0x290>)
 8000824:	2201      	movs	r2, #1
 8000826:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000828:	4b27      	ldr	r3, [pc, #156]	@ (80008c8 <fsm_button_scan+0x2a0>)
 800082a:	2201      	movs	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	e020      	b.n	8000872 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_MANUAL) {
 8000830:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <fsm_button_scan+0x280>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b05      	cmp	r3, #5
 8000836:	d109      	bne.n	800084c <fsm_button_scan+0x224>
            // Flash YELLOW
            currentState = STATE_MANUAL_FLASH_YEL;
 8000838:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <fsm_button_scan+0x280>)
 800083a:	2206      	movs	r2, #6
 800083c:	701a      	strb	r2, [r3, #0]
            flashToggle = 0;
 800083e:	4b24      	ldr	r3, [pc, #144]	@ (80008d0 <fsm_button_scan+0x2a8>)
 8000840:	2200      	movs	r2, #0
 8000842:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000844:	4b20      	ldr	r3, [pc, #128]	@ (80008c8 <fsm_button_scan+0x2a0>)
 8000846:	2201      	movs	r2, #1
 8000848:	701a      	strb	r2, [r3, #0]
 800084a:	e012      	b.n	8000872 <fsm_button_scan+0x24a>
        } else if (currentState == STATE_MANUAL_FLASH_YEL) {
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <fsm_button_scan+0x280>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b06      	cmp	r3, #6
 8000852:	d10e      	bne.n	8000872 <fsm_button_scan+0x24a>
            // Return to default manual state
            currentState = STATE_MANUAL;
 8000854:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <fsm_button_scan+0x280>)
 8000856:	2205      	movs	r2, #5
 8000858:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 800085a:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <fsm_button_scan+0x284>)
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 8000860:	2003      	movs	r0, #3
 8000862:	f000 fae1 	bl	8000e28 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 8000866:	2001      	movs	r0, #1
 8000868:	f000 fb02 	bl	8000e70 <light_set_ew>
            lcd_update_flag = 1;
 800086c:	4b16      	ldr	r3, [pc, #88]	@ (80008c8 <fsm_button_scan+0x2a0>)
 800086e:	2201      	movs	r2, #1
 8000870:	701a      	strb	r2, [r3, #0]
        }
    }
    
    // BUTTON_2_MOD2: Different behavior based on mode
    if (is_button_pressed(BUTTON_2_MOD2)) {
 8000872:	2003      	movs	r0, #3
 8000874:	f7ff fd64 	bl	8000340 <is_button_pressed>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d075      	beq.n	800096a <fsm_button_scan+0x342>
        if (currentState == STATE_AUTO_RED) {
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <fsm_button_scan+0x280>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d126      	bne.n	80008d4 <fsm_button_scan+0x2ac>
            // Decrease RED duration
            redDuration--;
 8000886:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <fsm_button_scan+0x298>)
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	3b01      	subs	r3, #1
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b0c      	ldr	r3, [pc, #48]	@ (80008c0 <fsm_button_scan+0x298>)
 8000890:	701a      	strb	r2, [r3, #0]
            if (redDuration < 1) redDuration = 99;
 8000892:	4b0b      	ldr	r3, [pc, #44]	@ (80008c0 <fsm_button_scan+0x298>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <fsm_button_scan+0x278>
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <fsm_button_scan+0x298>)
 800089c:	2263      	movs	r2, #99	@ 0x63
 800089e:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80008a0:	4b09      	ldr	r3, [pc, #36]	@ (80008c8 <fsm_button_scan+0x2a0>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
            light_set_ew(LIGHT_GREEN);
            lcd_update_flag = 1;
        }
    }
}
 80008a6:	e060      	b.n	800096a <fsm_button_scan+0x342>
 80008a8:	20000099 	.word	0x20000099
 80008ac:	2000009a 	.word	0x2000009a
 80008b0:	2000009b 	.word	0x2000009b
 80008b4:	20000003 	.word	0x20000003
 80008b8:	20000002 	.word	0x20000002
 80008bc:	2000009c 	.word	0x2000009c
 80008c0:	20000000 	.word	0x20000000
 80008c4:	2000009d 	.word	0x2000009d
 80008c8:	20000098 	.word	0x20000098
 80008cc:	20000001 	.word	0x20000001
 80008d0:	2000009e 	.word	0x2000009e
        } else if (currentState == STATE_AUTO_YEL) {
 80008d4:	4b26      	ldr	r3, [pc, #152]	@ (8000970 <fsm_button_scan+0x348>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b03      	cmp	r3, #3
 80008da:	d110      	bne.n	80008fe <fsm_button_scan+0x2d6>
            yellowDuration--;
 80008dc:	4b25      	ldr	r3, [pc, #148]	@ (8000974 <fsm_button_scan+0x34c>)
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	3b01      	subs	r3, #1
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b23      	ldr	r3, [pc, #140]	@ (8000974 <fsm_button_scan+0x34c>)
 80008e6:	701a      	strb	r2, [r3, #0]
            if (yellowDuration < 1) yellowDuration = 99;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <fsm_button_scan+0x34c>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d102      	bne.n	80008f6 <fsm_button_scan+0x2ce>
 80008f0:	4b20      	ldr	r3, [pc, #128]	@ (8000974 <fsm_button_scan+0x34c>)
 80008f2:	2263      	movs	r2, #99	@ 0x63
 80008f4:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 80008f6:	4b20      	ldr	r3, [pc, #128]	@ (8000978 <fsm_button_scan+0x350>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	701a      	strb	r2, [r3, #0]
}
 80008fc:	e035      	b.n	800096a <fsm_button_scan+0x342>
        } else if (currentState == STATE_AUTO_GRN) {
 80008fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000970 <fsm_button_scan+0x348>)
 8000900:	781b      	ldrb	r3, [r3, #0]
 8000902:	2b04      	cmp	r3, #4
 8000904:	d110      	bne.n	8000928 <fsm_button_scan+0x300>
            greenDuration--;
 8000906:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <fsm_button_scan+0x354>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	3b01      	subs	r3, #1
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4b1b      	ldr	r3, [pc, #108]	@ (800097c <fsm_button_scan+0x354>)
 8000910:	701a      	strb	r2, [r3, #0]
            if (greenDuration < 1) greenDuration = 99;
 8000912:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <fsm_button_scan+0x354>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d102      	bne.n	8000920 <fsm_button_scan+0x2f8>
 800091a:	4b18      	ldr	r3, [pc, #96]	@ (800097c <fsm_button_scan+0x354>)
 800091c:	2263      	movs	r2, #99	@ 0x63
 800091e:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 8000920:	4b15      	ldr	r3, [pc, #84]	@ (8000978 <fsm_button_scan+0x350>)
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
}
 8000926:	e020      	b.n	800096a <fsm_button_scan+0x342>
        } else if (currentState == STATE_MANUAL) {
 8000928:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <fsm_button_scan+0x348>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b05      	cmp	r3, #5
 800092e:	d109      	bne.n	8000944 <fsm_button_scan+0x31c>
            currentState = STATE_MANUAL_FLASH_RED;
 8000930:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <fsm_button_scan+0x348>)
 8000932:	2207      	movs	r2, #7
 8000934:	701a      	strb	r2, [r3, #0]
            flashToggle = 0;
 8000936:	4b12      	ldr	r3, [pc, #72]	@ (8000980 <fsm_button_scan+0x358>)
 8000938:	2200      	movs	r2, #0
 800093a:	701a      	strb	r2, [r3, #0]
            lcd_update_flag = 1;
 800093c:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <fsm_button_scan+0x350>)
 800093e:	2201      	movs	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
}
 8000942:	e012      	b.n	800096a <fsm_button_scan+0x342>
        } else if (currentState == STATE_MANUAL_FLASH_RED) {
 8000944:	4b0a      	ldr	r3, [pc, #40]	@ (8000970 <fsm_button_scan+0x348>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b07      	cmp	r3, #7
 800094a:	d10e      	bne.n	800096a <fsm_button_scan+0x342>
            currentState = STATE_MANUAL;
 800094c:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <fsm_button_scan+0x348>)
 800094e:	2205      	movs	r2, #5
 8000950:	701a      	strb	r2, [r3, #0]
            manualSubState = MANUAL_NS_RED_EW_GREEN;
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <fsm_button_scan+0x35c>)
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]
            light_set_ns(LIGHT_RED);
 8000958:	2003      	movs	r0, #3
 800095a:	f000 fa65 	bl	8000e28 <light_set_ns>
            light_set_ew(LIGHT_GREEN);
 800095e:	2001      	movs	r0, #1
 8000960:	f000 fa86 	bl	8000e70 <light_set_ew>
            lcd_update_flag = 1;
 8000964:	4b04      	ldr	r3, [pc, #16]	@ (8000978 <fsm_button_scan+0x350>)
 8000966:	2201      	movs	r2, #1
 8000968:	701a      	strb	r2, [r3, #0]
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	20000099 	.word	0x20000099
 8000974:	20000001 	.word	0x20000001
 8000978:	20000098 	.word	0x20000098
 800097c:	20000002 	.word	0x20000002
 8000980:	2000009e 	.word	0x2000009e
 8000984:	2000009a 	.word	0x2000009a

08000988 <fsm_countdown_update>:

/**
 * @brief Update countdown timers (called every 1 second)
 */
void fsm_countdown_update(void) {
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
    if (currentState != STATE_AUTO_NORM || !isBalanced) return;
 800098c:	4b40      	ldr	r3, [pc, #256]	@ (8000a90 <fsm_countdown_update+0x108>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	2b01      	cmp	r3, #1
 8000992:	d17b      	bne.n	8000a8c <fsm_countdown_update+0x104>
 8000994:	4b3f      	ldr	r3, [pc, #252]	@ (8000a94 <fsm_countdown_update+0x10c>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d077      	beq.n	8000a8c <fsm_countdown_update+0x104>
    
    // Decrement countdowns
    if (nsCountdown > 0) nsCountdown--;
 800099c:	4b3e      	ldr	r3, [pc, #248]	@ (8000a98 <fsm_countdown_update+0x110>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d005      	beq.n	80009b0 <fsm_countdown_update+0x28>
 80009a4:	4b3c      	ldr	r3, [pc, #240]	@ (8000a98 <fsm_countdown_update+0x110>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	3b01      	subs	r3, #1
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	4b3a      	ldr	r3, [pc, #232]	@ (8000a98 <fsm_countdown_update+0x110>)
 80009ae:	701a      	strb	r2, [r3, #0]
    if (ewCountdown > 0) ewCountdown--;
 80009b0:	4b3a      	ldr	r3, [pc, #232]	@ (8000a9c <fsm_countdown_update+0x114>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d005      	beq.n	80009c4 <fsm_countdown_update+0x3c>
 80009b8:	4b38      	ldr	r3, [pc, #224]	@ (8000a9c <fsm_countdown_update+0x114>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	3b01      	subs	r3, #1
 80009be:	b2da      	uxtb	r2, r3
 80009c0:	4b36      	ldr	r3, [pc, #216]	@ (8000a9c <fsm_countdown_update+0x114>)
 80009c2:	701a      	strb	r2, [r3, #0]
    
    // Check for phase transitions
    if (nsCountdown == 0 && ewCountdown == 0) {
 80009c4:	4b34      	ldr	r3, [pc, #208]	@ (8000a98 <fsm_countdown_update+0x110>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d15b      	bne.n	8000a84 <fsm_countdown_update+0xfc>
 80009cc:	4b33      	ldr	r3, [pc, #204]	@ (8000a9c <fsm_countdown_update+0x114>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d157      	bne.n	8000a84 <fsm_countdown_update+0xfc>
        switch(currentPhase) {
 80009d4:	4b32      	ldr	r3, [pc, #200]	@ (8000aa0 <fsm_countdown_update+0x118>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b03      	cmp	r3, #3
 80009da:	d853      	bhi.n	8000a84 <fsm_countdown_update+0xfc>
 80009dc:	a201      	add	r2, pc, #4	@ (adr r2, 80009e4 <fsm_countdown_update+0x5c>)
 80009de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e2:	bf00      	nop
 80009e4:	080009f5 	.word	0x080009f5
 80009e8:	08000a19 	.word	0x08000a19
 80009ec:	08000a3d 	.word	0x08000a3d
 80009f0:	08000a61 	.word	0x08000a61
            case PHASE_NS_GREEN_EW_RED:
                // NS: Green -> Yellow
                currentPhase = PHASE_NS_YELLOW_EW_RED;
 80009f4:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa0 <fsm_countdown_update+0x118>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	701a      	strb	r2, [r3, #0]
                nsCountdown = yellowDuration;
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <fsm_countdown_update+0x11c>)
 80009fc:	781a      	ldrb	r2, [r3, #0]
 80009fe:	4b26      	ldr	r3, [pc, #152]	@ (8000a98 <fsm_countdown_update+0x110>)
 8000a00:	701a      	strb	r2, [r3, #0]
                ewCountdown = yellowDuration;
 8000a02:	4b28      	ldr	r3, [pc, #160]	@ (8000aa4 <fsm_countdown_update+0x11c>)
 8000a04:	781a      	ldrb	r2, [r3, #0]
 8000a06:	4b25      	ldr	r3, [pc, #148]	@ (8000a9c <fsm_countdown_update+0x114>)
 8000a08:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_YELLOW);
 8000a0a:	2002      	movs	r0, #2
 8000a0c:	f000 fa0c 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000a10:	2003      	movs	r0, #3
 8000a12:	f000 fa2d 	bl	8000e70 <light_set_ew>
                break;
 8000a16:	e035      	b.n	8000a84 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_YELLOW_EW_RED:
                // NS: Yellow -> Red, EW: Red -> Green
                currentPhase = PHASE_NS_RED_EW_GREEN;
 8000a18:	4b21      	ldr	r3, [pc, #132]	@ (8000aa0 <fsm_countdown_update+0x118>)
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	701a      	strb	r2, [r3, #0]
                nsCountdown = redDuration;
 8000a1e:	4b22      	ldr	r3, [pc, #136]	@ (8000aa8 <fsm_countdown_update+0x120>)
 8000a20:	781a      	ldrb	r2, [r3, #0]
 8000a22:	4b1d      	ldr	r3, [pc, #116]	@ (8000a98 <fsm_countdown_update+0x110>)
 8000a24:	701a      	strb	r2, [r3, #0]
                ewCountdown = greenDuration;
 8000a26:	4b21      	ldr	r3, [pc, #132]	@ (8000aac <fsm_countdown_update+0x124>)
 8000a28:	781a      	ldrb	r2, [r3, #0]
 8000a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <fsm_countdown_update+0x114>)
 8000a2c:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000a2e:	2003      	movs	r0, #3
 8000a30:	f000 f9fa 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_GREEN);
 8000a34:	2001      	movs	r0, #1
 8000a36:	f000 fa1b 	bl	8000e70 <light_set_ew>
                break;
 8000a3a:	e023      	b.n	8000a84 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_RED_EW_GREEN:
                // EW: Green -> Yellow
                currentPhase = PHASE_NS_RED_EW_YELLOW;
 8000a3c:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <fsm_countdown_update+0x118>)
 8000a3e:	2203      	movs	r2, #3
 8000a40:	701a      	strb	r2, [r3, #0]
                nsCountdown = yellowDuration;
 8000a42:	4b18      	ldr	r3, [pc, #96]	@ (8000aa4 <fsm_countdown_update+0x11c>)
 8000a44:	781a      	ldrb	r2, [r3, #0]
 8000a46:	4b14      	ldr	r3, [pc, #80]	@ (8000a98 <fsm_countdown_update+0x110>)
 8000a48:	701a      	strb	r2, [r3, #0]
                ewCountdown = yellowDuration;
 8000a4a:	4b16      	ldr	r3, [pc, #88]	@ (8000aa4 <fsm_countdown_update+0x11c>)
 8000a4c:	781a      	ldrb	r2, [r3, #0]
 8000a4e:	4b13      	ldr	r3, [pc, #76]	@ (8000a9c <fsm_countdown_update+0x114>)
 8000a50:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_RED);
 8000a52:	2003      	movs	r0, #3
 8000a54:	f000 f9e8 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_YELLOW);
 8000a58:	2002      	movs	r0, #2
 8000a5a:	f000 fa09 	bl	8000e70 <light_set_ew>
                break;
 8000a5e:	e011      	b.n	8000a84 <fsm_countdown_update+0xfc>
                
            case PHASE_NS_RED_EW_YELLOW:
                // EW: Yellow -> Red, NS: Red -> Green
                currentPhase = PHASE_NS_GREEN_EW_RED;
 8000a60:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <fsm_countdown_update+0x118>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
                nsCountdown = greenDuration;
 8000a66:	4b11      	ldr	r3, [pc, #68]	@ (8000aac <fsm_countdown_update+0x124>)
 8000a68:	781a      	ldrb	r2, [r3, #0]
 8000a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a98 <fsm_countdown_update+0x110>)
 8000a6c:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <fsm_countdown_update+0x120>)
 8000a70:	781a      	ldrb	r2, [r3, #0]
 8000a72:	4b0a      	ldr	r3, [pc, #40]	@ (8000a9c <fsm_countdown_update+0x114>)
 8000a74:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000a76:	2001      	movs	r0, #1
 8000a78:	f000 f9d6 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f000 f9f7 	bl	8000e70 <light_set_ew>
                break;
 8000a82:	bf00      	nop
        }
    }
    
    lcd_update_flag = 1;
 8000a84:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <fsm_countdown_update+0x128>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]
 8000a8a:	e000      	b.n	8000a8e <fsm_countdown_update+0x106>
    if (currentState != STATE_AUTO_NORM || !isBalanced) return;
 8000a8c:	bf00      	nop
}
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000099 	.word	0x20000099
 8000a94:	20000003 	.word	0x20000003
 8000a98:	2000009c 	.word	0x2000009c
 8000a9c:	2000009d 	.word	0x2000009d
 8000aa0:	2000009b 	.word	0x2000009b
 8000aa4:	20000001 	.word	0x20000001
 8000aa8:	20000000 	.word	0x20000000
 8000aac:	20000002 	.word	0x20000002
 8000ab0:	20000098 	.word	0x20000098

08000ab4 <fsm_flash_update>:

/**
 * @brief Update flashing lights (called every 500ms)
 */
void fsm_flash_update(void) {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
    if (currentState == STATE_AUTO_NORM && !isBalanced) {
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b24 <fsm_flash_update+0x70>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2b01      	cmp	r3, #1
 8000abe:	d107      	bne.n	8000ad0 <fsm_flash_update+0x1c>
 8000ac0:	4b19      	ldr	r3, [pc, #100]	@ (8000b28 <fsm_flash_update+0x74>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d103      	bne.n	8000ad0 <fsm_flash_update+0x1c>
        // Flash yellow when unbalanced
        light_toggle_both(LIGHT_YELLOW);
 8000ac8:	2002      	movs	r0, #2
 8000aca:	f000 fa13 	bl	8000ef4 <light_toggle_both>
        light_toggle_both(LIGHT_YELLOW);
    } else if (currentState == STATE_MANUAL_FLASH_RED) {
        // Flash red in manual mode
        light_toggle_both(LIGHT_RED);
    }
}
 8000ace:	e026      	b.n	8000b1e <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_RED) {
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <fsm_flash_update+0x70>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d103      	bne.n	8000ae0 <fsm_flash_update+0x2c>
        light_toggle_both(LIGHT_RED);
 8000ad8:	2003      	movs	r0, #3
 8000ada:	f000 fa0b 	bl	8000ef4 <light_toggle_both>
}
 8000ade:	e01e      	b.n	8000b1e <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_YEL) {
 8000ae0:	4b10      	ldr	r3, [pc, #64]	@ (8000b24 <fsm_flash_update+0x70>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d103      	bne.n	8000af0 <fsm_flash_update+0x3c>
        light_toggle_both(LIGHT_YELLOW);
 8000ae8:	2002      	movs	r0, #2
 8000aea:	f000 fa03 	bl	8000ef4 <light_toggle_both>
}
 8000aee:	e016      	b.n	8000b1e <fsm_flash_update+0x6a>
    } else if (currentState == STATE_AUTO_GRN) {
 8000af0:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <fsm_flash_update+0x70>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b04      	cmp	r3, #4
 8000af6:	d103      	bne.n	8000b00 <fsm_flash_update+0x4c>
        light_toggle_both(LIGHT_GREEN);
 8000af8:	2001      	movs	r0, #1
 8000afa:	f000 f9fb 	bl	8000ef4 <light_toggle_both>
}
 8000afe:	e00e      	b.n	8000b1e <fsm_flash_update+0x6a>
    } else if (currentState == STATE_MANUAL_FLASH_YEL) {
 8000b00:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <fsm_flash_update+0x70>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b06      	cmp	r3, #6
 8000b06:	d103      	bne.n	8000b10 <fsm_flash_update+0x5c>
        light_toggle_both(LIGHT_YELLOW);
 8000b08:	2002      	movs	r0, #2
 8000b0a:	f000 f9f3 	bl	8000ef4 <light_toggle_both>
}
 8000b0e:	e006      	b.n	8000b1e <fsm_flash_update+0x6a>
    } else if (currentState == STATE_MANUAL_FLASH_RED) {
 8000b10:	4b04      	ldr	r3, [pc, #16]	@ (8000b24 <fsm_flash_update+0x70>)
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b07      	cmp	r3, #7
 8000b16:	d102      	bne.n	8000b1e <fsm_flash_update+0x6a>
        light_toggle_both(LIGHT_RED);
 8000b18:	2003      	movs	r0, #3
 8000b1a:	f000 f9eb 	bl	8000ef4 <light_toggle_both>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000099 	.word	0x20000099
 8000b28:	20000003 	.word	0x20000003

08000b2c <fsm_run>:

/**
 * @brief Main FSM run function (called from scheduler)
 */
void fsm_run(void) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
    // Handle INIT state
    if (currentState == STATE_INIT) {
 8000b30:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <fsm_run+0x70>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d12e      	bne.n	8000b96 <fsm_run+0x6a>
        if (initDisplayCounter >= 3) {
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <fsm_run+0x74>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d924      	bls.n	8000b8a <fsm_run+0x5e>
            // After 3 seconds, switch to AUTO NORM mode
            currentState = STATE_AUTO_NORM;
 8000b40:	4b16      	ldr	r3, [pc, #88]	@ (8000b9c <fsm_run+0x70>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	701a      	strb	r2, [r3, #0]
            isBalanced = check_balance();
 8000b46:	f7ff fc29 	bl	800039c <check_balance>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <fsm_run+0x78>)
 8000b50:	701a      	strb	r2, [r3, #0]
            if (isBalanced) {
 8000b52:	4b14      	ldr	r3, [pc, #80]	@ (8000ba4 <fsm_run+0x78>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d011      	beq.n	8000b7e <fsm_run+0x52>
                currentPhase = PHASE_NS_GREEN_EW_RED;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <fsm_run+0x7c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	701a      	strb	r2, [r3, #0]
                nsCountdown = greenDuration;
 8000b60:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <fsm_run+0x80>)
 8000b62:	781a      	ldrb	r2, [r3, #0]
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <fsm_run+0x84>)
 8000b66:	701a      	strb	r2, [r3, #0]
                ewCountdown = redDuration;
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <fsm_run+0x88>)
 8000b6a:	781a      	ldrb	r2, [r3, #0]
 8000b6c:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <fsm_run+0x8c>)
 8000b6e:	701a      	strb	r2, [r3, #0]
                light_set_ns(LIGHT_GREEN);
 8000b70:	2001      	movs	r0, #1
 8000b72:	f000 f959 	bl	8000e28 <light_set_ns>
                light_set_ew(LIGHT_RED);
 8000b76:	2003      	movs	r0, #3
 8000b78:	f000 f97a 	bl	8000e70 <light_set_ew>
 8000b7c:	e001      	b.n	8000b82 <fsm_run+0x56>
            } else {
                light_off_all();
 8000b7e:	f000 f9ae 	bl	8000ede <light_off_all>
            }
            lcd_update_flag = 1;
 8000b82:	4b0e      	ldr	r3, [pc, #56]	@ (8000bbc <fsm_run+0x90>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
        } else {
            initDisplayCounter++;
        }
    }
}
 8000b88:	e005      	b.n	8000b96 <fsm_run+0x6a>
            initDisplayCounter++;
 8000b8a:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <fsm_run+0x74>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4b03      	ldr	r3, [pc, #12]	@ (8000ba0 <fsm_run+0x74>)
 8000b94:	701a      	strb	r2, [r3, #0]
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000099 	.word	0x20000099
 8000ba0:	2000009f 	.word	0x2000009f
 8000ba4:	20000003 	.word	0x20000003
 8000ba8:	2000009b 	.word	0x2000009b
 8000bac:	20000002 	.word	0x20000002
 8000bb0:	2000009c 	.word	0x2000009c
 8000bb4:	20000000 	.word	0x20000000
 8000bb8:	2000009d 	.word	0x2000009d
 8000bbc:	20000098 	.word	0x20000098

08000bc0 <global_init>:
uint8_t isBalanced = 1;

/**
 * @brief Initialize global variables
 */
void global_init(void) {
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
    currentState = STATE_INIT;
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <global_init+0x50>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
    manualSubState = MANUAL_NS_RED_EW_GREEN;
 8000bca:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <global_init+0x54>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]
    currentPhase = PHASE_NS_GREEN_EW_RED;
 8000bd0:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <global_init+0x58>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
    
    // Default balanced times
    redDuration = 5;
 8000bd6:	4b11      	ldr	r3, [pc, #68]	@ (8000c1c <global_init+0x5c>)
 8000bd8:	2205      	movs	r2, #5
 8000bda:	701a      	strb	r2, [r3, #0]
    yellowDuration = 2;
 8000bdc:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <global_init+0x60>)
 8000bde:	2202      	movs	r2, #2
 8000be0:	701a      	strb	r2, [r3, #0]
    greenDuration = 3;
 8000be2:	4b10      	ldr	r3, [pc, #64]	@ (8000c24 <global_init+0x64>)
 8000be4:	2203      	movs	r2, #3
 8000be6:	701a      	strb	r2, [r3, #0]
    
    nsCountdown = 0;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <global_init+0x68>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	701a      	strb	r2, [r3, #0]
    ewCountdown = 0;
 8000bee:	4b0f      	ldr	r3, [pc, #60]	@ (8000c2c <global_init+0x6c>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	701a      	strb	r2, [r3, #0]
    flashToggle = 0;
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <global_init+0x70>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
    initDisplayCounter = 0;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <global_init+0x74>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	701a      	strb	r2, [r3, #0]
    isBalanced = 1;
 8000c00:	4b0d      	ldr	r3, [pc, #52]	@ (8000c38 <global_init+0x78>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	701a      	strb	r2, [r3, #0]
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	20000099 	.word	0x20000099
 8000c14:	2000009a 	.word	0x2000009a
 8000c18:	2000009b 	.word	0x2000009b
 8000c1c:	20000000 	.word	0x20000000
 8000c20:	20000001 	.word	0x20000001
 8000c24:	20000002 	.word	0x20000002
 8000c28:	2000009c 	.word	0x2000009c
 8000c2c:	2000009d 	.word	0x2000009d
 8000c30:	2000009e 	.word	0x2000009e
 8000c34:	2000009f 	.word	0x2000009f
 8000c38:	20000003 	.word	0x20000003

08000c3c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af02      	add	r7, sp, #8
 8000c42:	4603      	mov	r3, r0
 8000c44:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f023 030f 	bic.w	r3, r3, #15
 8000c4c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	011b      	lsls	r3, r3, #4
 8000c52:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	f043 030c 	orr.w	r3, r3, #12
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
 8000c60:	f043 0308 	orr.w	r3, r3, #8
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000c68:	7bbb      	ldrb	r3, [r7, #14]
 8000c6a:	f043 030c 	orr.w	r3, r3, #12
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000c72:	7bbb      	ldrb	r3, [r7, #14]
 8000c74:	f043 0308 	orr.w	r3, r3, #8
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c7c:	f107 0208 	add.w	r2, r7, #8
 8000c80:	2364      	movs	r3, #100	@ 0x64
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	2304      	movs	r3, #4
 8000c86:	2142      	movs	r1, #66	@ 0x42
 8000c88:	4803      	ldr	r0, [pc, #12]	@ (8000c98 <lcd_send_cmd+0x5c>)
 8000c8a:	f001 fb4d 	bl	8002328 <HAL_I2C_Master_Transmit>
}
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200000a4 	.word	0x200000a4

08000c9c <lcd_send_data>:

void lcd_send_data (char data)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af02      	add	r7, sp, #8
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f023 030f 	bic.w	r3, r3, #15
 8000cac:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	011b      	lsls	r3, r3, #4
 8000cb2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000cb4:	7bfb      	ldrb	r3, [r7, #15]
 8000cb6:	f043 030d 	orr.w	r3, r3, #13
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	f043 0309 	orr.w	r3, r3, #9
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000cc8:	7bbb      	ldrb	r3, [r7, #14]
 8000cca:	f043 030d 	orr.w	r3, r3, #13
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000cd2:	7bbb      	ldrb	r3, [r7, #14]
 8000cd4:	f043 0309 	orr.w	r3, r3, #9
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000cdc:	f107 0208 	add.w	r2, r7, #8
 8000ce0:	2364      	movs	r3, #100	@ 0x64
 8000ce2:	9300      	str	r3, [sp, #0]
 8000ce4:	2304      	movs	r3, #4
 8000ce6:	2142      	movs	r1, #66	@ 0x42
 8000ce8:	4803      	ldr	r0, [pc, #12]	@ (8000cf8 <lcd_send_data+0x5c>)
 8000cea:	f001 fb1d 	bl	8002328 <HAL_I2C_Master_Transmit>
}
 8000cee:	bf00      	nop
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	200000a4 	.word	0x200000a4

08000cfc <lcd_init>:

void lcd_init (void) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d00:	2033      	movs	r0, #51	@ 0x33
 8000d02:	f7ff ff9b 	bl	8000c3c <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d06:	2032      	movs	r0, #50	@ 0x32
 8000d08:	f7ff ff98 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d0c:	2032      	movs	r0, #50	@ 0x32
 8000d0e:	f000 febf 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000d12:	2028      	movs	r0, #40	@ 0x28
 8000d14:	f7ff ff92 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d18:	2032      	movs	r0, #50	@ 0x32
 8000d1a:	f000 feb9 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000d1e:	2001      	movs	r0, #1
 8000d20:	f7ff ff8c 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d24:	2032      	movs	r0, #50	@ 0x32
 8000d26:	f000 feb3 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000d2a:	2006      	movs	r0, #6
 8000d2c:	f7ff ff86 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d30:	2032      	movs	r0, #50	@ 0x32
 8000d32:	f000 fead 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000d36:	200c      	movs	r0, #12
 8000d38:	f7ff ff80 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d3c:	2032      	movs	r0, #50	@ 0x32
 8000d3e:	f000 fea7 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000d42:	2002      	movs	r0, #2
 8000d44:	f7ff ff7a 	bl	8000c3c <lcd_send_cmd>
	HAL_Delay(50);
 8000d48:	2032      	movs	r0, #50	@ 0x32
 8000d4a:	f000 fea1 	bl	8001a90 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000d4e:	2080      	movs	r0, #128	@ 0x80
 8000d50:	f7ff ff74 	bl	8000c3c <lcd_send_cmd>
}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000d60:	e006      	b.n	8000d70 <lcd_send_string+0x18>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	1c5a      	adds	r2, r3, #1
 8000d66:	607a      	str	r2, [r7, #4]
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff ff96 	bl	8000c9c <lcd_send_data>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1f4      	bne.n	8000d62 <lcd_send_string+0xa>
}
 8000d78:	bf00      	nop
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000d86:	2001      	movs	r0, #1
 8000d88:	f7ff ff58 	bl	8000c3c <lcd_send_cmd>
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
 8000d98:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d108      	bne.n	8000db2 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	4413      	add	r3, r2
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	337f      	adds	r3, #127	@ 0x7f
 8000dae:	73fb      	strb	r3, [r7, #15]
 8000db0:	e008      	b.n	8000dc4 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	3340      	adds	r3, #64	@ 0x40
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	b25b      	sxtb	r3, r3
 8000dbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000dc0:	b25b      	sxtb	r3, r3
 8000dc2:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff38 	bl	8000c3c <lcd_send_cmd>
}
 8000dcc:	bf00      	nop
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <lcd_display_2lines>:

void lcd_display_2lines(char* line1, char* line2)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	lcd_clear_display();
 8000dde:	f7ff ffd0 	bl	8000d82 <lcd_clear_display>
	lcd_goto_XY(1, 0);
 8000de2:	2100      	movs	r1, #0
 8000de4:	2001      	movs	r0, #1
 8000de6:	f7ff ffd3 	bl	8000d90 <lcd_goto_XY>
	lcd_send_string(line1);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f7ff ffb4 	bl	8000d58 <lcd_send_string>
	lcd_goto_XY(2, 0);
 8000df0:	2100      	movs	r1, #0
 8000df2:	2002      	movs	r0, #2
 8000df4:	f7ff ffcc 	bl	8000d90 <lcd_goto_XY>
	lcd_send_string(line2);
 8000df8:	6838      	ldr	r0, [r7, #0]
 8000dfa:	f7ff ffad 	bl	8000d58 <lcd_send_string>
}
 8000dfe:	bf00      	nop
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
	...

08000e08 <light_init>:
static uint8_t ew_toggle_state = 0;

/**
 * @brief Initialize traffic light module
 */
void light_init(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
    // Turn off all lights
    light_off_all();
 8000e0c:	f000 f867 	bl	8000ede <light_off_all>
    ns_toggle_state = 0;
 8000e10:	4b03      	ldr	r3, [pc, #12]	@ (8000e20 <light_init+0x18>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
    ew_toggle_state = 0;
 8000e16:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <light_init+0x1c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	200000a0 	.word	0x200000a0
 8000e24:	200000a1 	.word	0x200000a1

08000e28 <light_set_ns>:

/**
 * @brief Set North-South traffic light color
 * @param color: Light color to set
 */
void light_set_ns(LightColor color) {
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
    // Set bit 0 (PA6)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (color & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 0301 	and.w	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2140      	movs	r1, #64	@ 0x40
 8000e3e:	480a      	ldr	r0, [pc, #40]	@ (8000e68 <light_set_ns+0x40>)
 8000e40:	f001 f8f3 	bl	800202a <HAL_GPIO_WritePin>
    // Set bit 1 (PA7)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, (color & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	105b      	asrs	r3, r3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	f003 0301 	and.w	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	461a      	mov	r2, r3
 8000e52:	2180      	movs	r1, #128	@ 0x80
 8000e54:	4804      	ldr	r0, [pc, #16]	@ (8000e68 <light_set_ns+0x40>)
 8000e56:	f001 f8e8 	bl	800202a <HAL_GPIO_WritePin>
    ns_toggle_state = 1;
 8000e5a:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <light_set_ns+0x44>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	701a      	strb	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40010800 	.word	0x40010800
 8000e6c:	200000a0 	.word	0x200000a0

08000e70 <light_set_ew>:

/**
 * @brief Set East-West traffic light color
 * @param color: Light color to set
 */
void light_set_ew(LightColor color) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	71fb      	strb	r3, [r7, #7]
    // Set bit 0 (PA8)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, (color & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	461a      	mov	r2, r3
 8000e84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e88:	480a      	ldr	r0, [pc, #40]	@ (8000eb4 <light_set_ew+0x44>)
 8000e8a:	f001 f8ce 	bl	800202a <HAL_GPIO_WritePin>
    // Set bit 1 (PA9)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, (color & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	105b      	asrs	r3, r3, #1
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	f003 0301 	and.w	r3, r3, #1
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ea0:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <light_set_ew+0x44>)
 8000ea2:	f001 f8c2 	bl	800202a <HAL_GPIO_WritePin>
    ew_toggle_state = 1;
 8000ea6:	4b04      	ldr	r3, [pc, #16]	@ (8000eb8 <light_set_ew+0x48>)
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	701a      	strb	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40010800 	.word	0x40010800
 8000eb8:	200000a1 	.word	0x200000a1

08000ebc <light_set_both>:

/**
 * @brief Set both traffic lights to the same color
 * @param color: Light color to set
 */
void light_set_both(LightColor color) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
    light_set_ns(color);
 8000ec6:	79fb      	ldrb	r3, [r7, #7]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f7ff ffad 	bl	8000e28 <light_set_ns>
    light_set_ew(color);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ffcd 	bl	8000e70 <light_set_ew>
}
 8000ed6:	bf00      	nop
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <light_off_all>:

/**
 * @brief Turn off all traffic lights
 */
void light_off_all(void) {
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	af00      	add	r7, sp, #0
    light_set_ns(LIGHT_OFF);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff ffa0 	bl	8000e28 <light_set_ns>
    light_set_ew(LIGHT_OFF);
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f7ff ffc1 	bl	8000e70 <light_set_ew>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <light_toggle_both>:

/**
 * @brief Toggle both traffic lights (for flashing)
 * @param color: Light color to toggle with
 */
void light_toggle_both(LightColor color) {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
    if (ns_toggle_state || ew_toggle_state) {
 8000efe:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <light_toggle_both+0x4c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d103      	bne.n	8000f0e <light_toggle_both+0x1a>
 8000f06:	4b0f      	ldr	r3, [pc, #60]	@ (8000f44 <light_toggle_both+0x50>)
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d008      	beq.n	8000f20 <light_toggle_both+0x2c>
        light_off_all();
 8000f0e:	f7ff ffe6 	bl	8000ede <light_off_all>
        ns_toggle_state = 0;
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <light_toggle_both+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	701a      	strb	r2, [r3, #0]
        ew_toggle_state = 0;
 8000f18:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <light_toggle_both+0x50>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]
 8000f1e:	e00a      	b.n	8000f36 <light_toggle_both+0x42>
    } else {
        light_set_both(color);
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	4618      	mov	r0, r3
 8000f24:	f7ff ffca 	bl	8000ebc <light_set_both>
        ns_toggle_state = 1;
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <light_toggle_both+0x4c>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
        ew_toggle_state = 1;
 8000f2e:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <light_toggle_both+0x50>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	701a      	strb	r2, [r3, #0]
    }
}
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200000a0 	.word	0x200000a0
 8000f44:	200000a1 	.word	0x200000a1

08000f48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f4c:	f000 fd3e 	bl	80019cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f50:	f000 f844 	bl	8000fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f54:	f000 f928 	bl	80011a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f58:	f000 f8fc 	bl	8001154 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f5c:	f000 f8ae 	bl	80010bc <MX_TIM2_Init>
  MX_I2C1_Init();
 8000f60:	f000 f87e 	bl	8001060 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  
  // Initialize modules
  global_init();
 8000f64:	f7ff fe2c 	bl	8000bc0 <global_init>
  timer_init();
 8000f68:	f000 fcd2 	bl	8001910 <timer_init>
  button_init();
 8000f6c:	f7ff f8ee 	bl	800014c <button_init>
  light_init();
 8000f70:	f7ff ff4a 	bl	8000e08 <light_init>
  SCH_Init();
 8000f74:	f000 f9c6 	bl	8001304 <SCH_Init>
  fsm_init();
 8000f78:	f7ff fa00 	bl	800037c <fsm_init>
  
  // Initialize LCD
    // Dispatch scheduled tasks
    SCH_Dispatch_Tasks();
 8000f7c:	f000 fad0 	bl	8001520 <SCH_Dispatch_Tasks>
  lcd_init();
 8000f80:	f7ff febc 	bl	8000cfc <lcd_init>
  
  // Add tasks to scheduler
  SCH_Add_Task(fsm_run, 0, 100);              // FSM run every 1 second
 8000f84:	2264      	movs	r2, #100	@ 0x64
 8000f86:	2100      	movs	r1, #0
 8000f88:	480e      	ldr	r0, [pc, #56]	@ (8000fc4 <main+0x7c>)
 8000f8a:	f000 fa05 	bl	8001398 <SCH_Add_Task>
  SCH_Add_Task(fsm_button_scan, 0, 1);        // Button scan every 10ms
 8000f8e:	2201      	movs	r2, #1
 8000f90:	2100      	movs	r1, #0
 8000f92:	480d      	ldr	r0, [pc, #52]	@ (8000fc8 <main+0x80>)
 8000f94:	f000 fa00 	bl	8001398 <SCH_Add_Task>
  SCH_Add_Task(fsm_countdown_update, 100, 100); // Countdown every 1 second
 8000f98:	2264      	movs	r2, #100	@ 0x64
 8000f9a:	2164      	movs	r1, #100	@ 0x64
 8000f9c:	480b      	ldr	r0, [pc, #44]	@ (8000fcc <main+0x84>)
 8000f9e:	f000 f9fb 	bl	8001398 <SCH_Add_Task>
  SCH_Add_Task(fsm_lcd_update, 0, 10);        // LCD update every 100ms
 8000fa2:	220a      	movs	r2, #10
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	480a      	ldr	r0, [pc, #40]	@ (8000fd0 <main+0x88>)
 8000fa8:	f000 f9f6 	bl	8001398 <SCH_Add_Task>
  SCH_Add_Task(fsm_flash_update, 50, 50);     // Flash update every 500ms
 8000fac:	2232      	movs	r2, #50	@ 0x32
 8000fae:	2132      	movs	r1, #50	@ 0x32
 8000fb0:	4808      	ldr	r0, [pc, #32]	@ (8000fd4 <main+0x8c>)
 8000fb2:	f000 f9f1 	bl	8001398 <SCH_Add_Task>
  
  // Start timer
  HAL_TIM_Base_Start_IT(&htim2);
 8000fb6:	4808      	ldr	r0, [pc, #32]	@ (8000fd8 <main+0x90>)
 8000fb8:	f002 f96e 	bl	8003298 <HAL_TIM_Base_Start_IT>
  
  // Display initial screen
  fsm_lcd_update();
 8000fbc:	f7ff fa08 	bl	80003d0 <fsm_lcd_update>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <main+0x78>
 8000fc4:	08000b2d 	.word	0x08000b2d
 8000fc8:	08000629 	.word	0x08000629
 8000fcc:	08000989 	.word	0x08000989
 8000fd0:	080003d1 	.word	0x080003d1
 8000fd4:	08000ab5 	.word	0x08000ab5
 8000fd8:	200000f8 	.word	0x200000f8

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b090      	sub	sp, #64	@ 0x40
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	2228      	movs	r2, #40	@ 0x28
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f002 fdf6 	bl	8003bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001002:	2301      	movs	r3, #1
 8001004:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001006:	2310      	movs	r3, #16
 8001008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800100a:	2302      	movs	r3, #2
 800100c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800100e:	2300      	movs	r3, #0
 8001010:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001012:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001018:	f107 0318 	add.w	r3, r7, #24
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fcdb 	bl	80029d8 <HAL_RCC_OscConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001028:	f000 f966 	bl	80012f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102c:	230f      	movs	r3, #15
 800102e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001030:	2302      	movs	r3, #2
 8001032:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800103c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2102      	movs	r1, #2
 8001046:	4618      	mov	r0, r3
 8001048:	f001 ff48 	bl	8002edc <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001052:	f000 f951 	bl	80012f8 <Error_Handler>
  }
}
 8001056:	bf00      	nop
 8001058:	3740      	adds	r7, #64	@ 0x40
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001064:	4b12      	ldr	r3, [pc, #72]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001066:	4a13      	ldr	r2, [pc, #76]	@ (80010b4 <MX_I2C1_Init+0x54>)
 8001068:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800106a:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_I2C1_Init+0x50>)
 800106c:	4a12      	ldr	r2, [pc, #72]	@ (80010b8 <MX_I2C1_Init+0x58>)
 800106e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <MX_I2C1_Init+0x50>)
 800107e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001082:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001090:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001096:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <MX_I2C1_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800109c:	4804      	ldr	r0, [pc, #16]	@ (80010b0 <MX_I2C1_Init+0x50>)
 800109e:	f000 ffff 	bl	80020a0 <HAL_I2C_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a8:	f000 f926 	bl	80012f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200000a4 	.word	0x200000a4
 80010b4:	40005400 	.word	0x40005400
 80010b8:	000186a0 	.word	0x000186a0

080010bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d0:	463b      	mov	r3, r7
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010e2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80010e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <MX_TIM2_Init+0x94>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001100:	4813      	ldr	r0, [pc, #76]	@ (8001150 <MX_TIM2_Init+0x94>)
 8001102:	f002 f879 	bl	80031f8 <HAL_TIM_Base_Init>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800110c:	f000 f8f4 	bl	80012f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001110:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001114:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	480c      	ldr	r0, [pc, #48]	@ (8001150 <MX_TIM2_Init+0x94>)
 800111e:	f002 f9fd 	bl	800351c <HAL_TIM_ConfigClockSource>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001128:	f000 f8e6 	bl	80012f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112c:	2300      	movs	r3, #0
 800112e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001134:	463b      	mov	r3, r7
 8001136:	4619      	mov	r1, r3
 8001138:	4805      	ldr	r0, [pc, #20]	@ (8001150 <MX_TIM2_Init+0x94>)
 800113a:	f002 fbdf 	bl	80038fc <HAL_TIMEx_MasterConfigSynchronization>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001144:	f000 f8d8 	bl	80012f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200000f8 	.word	0x200000f8

08001154 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001158:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 800115a:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <MX_USART2_UART_Init+0x50>)
 800115c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800115e:	4b10      	ldr	r3, [pc, #64]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 8001160:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001164:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001166:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800116c:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001178:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 800117a:	220c      	movs	r2, #12
 800117c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 8001186:	2200      	movs	r2, #0
 8001188:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800118a:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <MX_USART2_UART_Init+0x4c>)
 800118c:	f002 fc26 	bl	80039dc <HAL_UART_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001196:	f000 f8af 	bl	80012f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000140 	.word	0x20000140
 80011a4:	40004400 	.word	0x40004400

080011a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b088      	sub	sp, #32
 80011ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	f107 0310 	add.w	r3, r7, #16
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	4b49      	ldr	r3, [pc, #292]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a48      	ldr	r2, [pc, #288]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011c2:	f043 0310 	orr.w	r3, r3, #16
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b46      	ldr	r3, [pc, #280]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0310 	and.w	r3, r3, #16
 80011d0:	60fb      	str	r3, [r7, #12]
 80011d2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011d4:	4b43      	ldr	r3, [pc, #268]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	4a42      	ldr	r2, [pc, #264]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011da:	f043 0320 	orr.w	r3, r3, #32
 80011de:	6193      	str	r3, [r2, #24]
 80011e0:	4b40      	ldr	r3, [pc, #256]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	f003 0320 	and.w	r3, r3, #32
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ec:	4b3d      	ldr	r3, [pc, #244]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4a3c      	ldr	r2, [pc, #240]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011f2:	f043 0304 	orr.w	r3, r3, #4
 80011f6:	6193      	str	r3, [r2, #24]
 80011f8:	4b3a      	ldr	r3, [pc, #232]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	f003 0304 	and.w	r3, r3, #4
 8001200:	607b      	str	r3, [r7, #4]
 8001202:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001204:	4b37      	ldr	r3, [pc, #220]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	4a36      	ldr	r2, [pc, #216]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 800120a:	f043 0308 	orr.w	r3, r3, #8
 800120e:	6193      	str	r3, [r2, #24]
 8001210:	4b34      	ldr	r3, [pc, #208]	@ (80012e4 <MX_GPIO_Init+0x13c>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	f003 0308 	and.w	r3, r3, #8
 8001218:	603b      	str	r3, [r7, #0]
 800121a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8001222:	4831      	ldr	r0, [pc, #196]	@ (80012e8 <MX_GPIO_Init+0x140>)
 8001224:	f000 ff01 	bl	800202a <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001228:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800122e:	4b2f      	ldr	r3, [pc, #188]	@ (80012ec <MX_GPIO_Init+0x144>)
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 0310 	add.w	r3, r7, #16
 800123a:	4619      	mov	r1, r3
 800123c:	482c      	ldr	r0, [pc, #176]	@ (80012f0 <MX_GPIO_Init+0x148>)
 800123e:	f000 fd59 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 PA8
                           PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001242:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 8001246:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	2301      	movs	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2302      	movs	r3, #2
 8001252:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	4823      	ldr	r0, [pc, #140]	@ (80012e8 <MX_GPIO_Init+0x140>)
 800125c:	f000 fd4a 	bl	8001cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8001260:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001264:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800126a:	2301      	movs	r3, #1
 800126c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126e:	f107 0310 	add.w	r3, r7, #16
 8001272:	4619      	mov	r1, r3
 8001274:	481f      	ldr	r0, [pc, #124]	@ (80012f4 <MX_GPIO_Init+0x14c>)
 8001276:	f000 fd3d 	bl	8001cf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2100      	movs	r1, #0
 800127e:	2028      	movs	r0, #40	@ 0x28
 8001280:	f000 fd01 	bl	8001c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001284:	2028      	movs	r0, #40	@ 0x28
 8001286:	f000 fd1a 	bl	8001cbe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  
  /*Configure GPIO pin Output Level for Traffic Lights */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8001290:	4815      	ldr	r0, [pc, #84]	@ (80012e8 <MX_GPIO_Init+0x140>)
 8001292:	f000 feca 	bl	800202a <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin Output Level for Buttons (pull-up, so default HIGH) */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8001296:	2201      	movs	r2, #1
 8001298:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 800129c:	4815      	ldr	r0, [pc, #84]	@ (80012f4 <MX_GPIO_Init+0x14c>)
 800129e:	f000 fec4 	bl	800202a <HAL_GPIO_WritePin>
  
  /*Configure GPIO pins : Traffic Light Control Pins (PA6-PA9) */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80012a2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80012a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a8:	2301      	movs	r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b0:	2302      	movs	r3, #2
 80012b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b4:	f107 0310 	add.w	r3, r7, #16
 80012b8:	4619      	mov	r1, r3
 80012ba:	480b      	ldr	r0, [pc, #44]	@ (80012e8 <MX_GPIO_Init+0x140>)
 80012bc:	f000 fd1a 	bl	8001cf4 <HAL_GPIO_Init>
  
  /*Configure GPIO pins : Button Pins (PB8-PB11) - Pull-up inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80012c0:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80012c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ce:	f107 0310 	add.w	r3, r7, #16
 80012d2:	4619      	mov	r1, r3
 80012d4:	4807      	ldr	r0, [pc, #28]	@ (80012f4 <MX_GPIO_Init+0x14c>)
 80012d6:	f000 fd0d 	bl	8001cf4 <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012da:	bf00      	nop
 80012dc:	3720      	adds	r7, #32
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000
 80012e8:	40010800 	.word	0x40010800
 80012ec:	10110000 	.word	0x10110000
 80012f0:	40011000 	.word	0x40011000
 80012f4:	40010c00 	.word	0x40010c00

080012f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012fc:	b672      	cpsid	i
}
 80012fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <Error_Handler+0x8>

08001304 <SCH_Init>:
static uint32_t taskIDCounter = 0;

/**
 * @brief Initialize the scheduler
 */
void SCH_Init(void) {
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
    uint8_t i;
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 800130a:	2300      	movs	r3, #0
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	e033      	b.n	8001378 <SCH_Init+0x74>
        SCH_tasks_G[i].pTask = 0;
 8001310:	79fa      	ldrb	r2, [r7, #7]
 8001312:	491f      	ldr	r1, [pc, #124]	@ (8001390 <SCH_Init+0x8c>)
 8001314:	4613      	mov	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	440b      	add	r3, r1
 800131e:	2200      	movs	r2, #0
 8001320:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Delay = 0;
 8001322:	79fa      	ldrb	r2, [r7, #7]
 8001324:	491a      	ldr	r1, [pc, #104]	@ (8001390 <SCH_Init+0x8c>)
 8001326:	4613      	mov	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	3304      	adds	r3, #4
 8001332:	2200      	movs	r2, #0
 8001334:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8001336:	79fa      	ldrb	r2, [r7, #7]
 8001338:	4915      	ldr	r1, [pc, #84]	@ (8001390 <SCH_Init+0x8c>)
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	3308      	adds	r3, #8
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe = 0;
 800134a:	79fa      	ldrb	r2, [r7, #7]
 800134c:	4910      	ldr	r1, [pc, #64]	@ (8001390 <SCH_Init+0x8c>)
 800134e:	4613      	mov	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	330c      	adds	r3, #12
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = 0;
 800135e:	79fa      	ldrb	r2, [r7, #7]
 8001360:	490b      	ldr	r1, [pc, #44]	@ (8001390 <SCH_Init+0x8c>)
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	440b      	add	r3, r1
 800136c:	3310      	adds	r3, #16
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	3301      	adds	r3, #1
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	2b09      	cmp	r3, #9
 800137c:	d9c8      	bls.n	8001310 <SCH_Init+0xc>
    }
    taskIDCounter = 0;
 800137e:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <SCH_Init+0x90>)
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000188 	.word	0x20000188
 8001394:	20000250 	.word	0x20000250

08001398 <SCH_Add_Task>:
 * @param pFunction: Pointer to the task function
 * @param DELAY: Initial delay before first execution (in ticks)
 * @param PERIOD: Period between repeated executions (in ticks, 0 for one-shot)
 * @return Task ID (0 if failed)
 */
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001398:	b480      	push	{r7}
 800139a:	b087      	sub	sp, #28
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
    uint8_t Index = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	75fb      	strb	r3, [r7, #23]
    
    // Find an empty slot
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 80013a8:	e002      	b.n	80013b0 <SCH_Add_Task+0x18>
        Index++;
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	3301      	adds	r3, #1
 80013ae:	75fb      	strb	r3, [r7, #23]
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 80013b0:	7dfa      	ldrb	r2, [r7, #23]
 80013b2:	4927      	ldr	r1, [pc, #156]	@ (8001450 <SCH_Add_Task+0xb8>)
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	440b      	add	r3, r1
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <SCH_Add_Task+0x32>
 80013c4:	7dfb      	ldrb	r3, [r7, #23]
 80013c6:	2b09      	cmp	r3, #9
 80013c8:	d9ef      	bls.n	80013aa <SCH_Add_Task+0x12>
    }
    
    // If no empty slot found
    if (Index == SCH_MAX_TASKS) {
 80013ca:	7dfb      	ldrb	r3, [r7, #23]
 80013cc:	2b0a      	cmp	r3, #10
 80013ce:	d101      	bne.n	80013d4 <SCH_Add_Task+0x3c>
        return 0; // Failed to add task
 80013d0:	2300      	movs	r3, #0
 80013d2:	e038      	b.n	8001446 <SCH_Add_Task+0xae>
    }
    
    // Add task to the array
    SCH_tasks_G[Index].pTask = pFunction;
 80013d4:	7dfa      	ldrb	r2, [r7, #23]
 80013d6:	491e      	ldr	r1, [pc, #120]	@ (8001450 <SCH_Add_Task+0xb8>)
 80013d8:	4613      	mov	r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	4413      	add	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Delay = DELAY;
 80013e6:	7dfa      	ldrb	r2, [r7, #23]
 80013e8:	4919      	ldr	r1, [pc, #100]	@ (8001450 <SCH_Add_Task+0xb8>)
 80013ea:	4613      	mov	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	440b      	add	r3, r1
 80013f4:	3304      	adds	r3, #4
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Period = PERIOD;
 80013fa:	7dfa      	ldrb	r2, [r7, #23]
 80013fc:	4914      	ldr	r1, [pc, #80]	@ (8001450 <SCH_Add_Task+0xb8>)
 80013fe:	4613      	mov	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4413      	add	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	440b      	add	r3, r1
 8001408:	3308      	adds	r3, #8
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].RunMe = 0;
 800140e:	7dfa      	ldrb	r2, [r7, #23]
 8001410:	490f      	ldr	r1, [pc, #60]	@ (8001450 <SCH_Add_Task+0xb8>)
 8001412:	4613      	mov	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	330c      	adds	r3, #12
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
    
    // Assign unique task ID
    taskIDCounter++;
 8001422:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <SCH_Add_Task+0xbc>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	3301      	adds	r3, #1
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <SCH_Add_Task+0xbc>)
 800142a:	6013      	str	r3, [r2, #0]
    SCH_tasks_G[Index].TaskID = taskIDCounter;
 800142c:	7dfa      	ldrb	r2, [r7, #23]
 800142e:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <SCH_Add_Task+0xbc>)
 8001430:	6819      	ldr	r1, [r3, #0]
 8001432:	4807      	ldr	r0, [pc, #28]	@ (8001450 <SCH_Add_Task+0xb8>)
 8001434:	4613      	mov	r3, r2
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	4403      	add	r3, r0
 800143e:	3310      	adds	r3, #16
 8001440:	6019      	str	r1, [r3, #0]
    
    return taskIDCounter;
 8001442:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <SCH_Add_Task+0xbc>)
 8001444:	681b      	ldr	r3, [r3, #0]
}
 8001446:	4618      	mov	r0, r3
 8001448:	371c      	adds	r7, #28
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	20000188 	.word	0x20000188
 8001454:	20000250 	.word	0x20000250

08001458 <SCH_Update>:

/**
 * @brief Update the scheduler - called from timer ISR
 * Decrements delays and sets RunMe flag when delay reaches 0
 */
void SCH_Update(void) {
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
    uint8_t Index;
    
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 800145e:	2300      	movs	r3, #0
 8001460:	71fb      	strb	r3, [r7, #7]
 8001462:	e051      	b.n	8001508 <SCH_Update+0xb0>
        // Check if there is a task at this location
        if (SCH_tasks_G[Index].pTask) {
 8001464:	79fa      	ldrb	r2, [r7, #7]
 8001466:	492d      	ldr	r1, [pc, #180]	@ (800151c <SCH_Update+0xc4>)
 8001468:	4613      	mov	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	4413      	add	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	440b      	add	r3, r1
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d044      	beq.n	8001502 <SCH_Update+0xaa>
            if (SCH_tasks_G[Index].Delay > 0) {
 8001478:	79fa      	ldrb	r2, [r7, #7]
 800147a:	4928      	ldr	r1, [pc, #160]	@ (800151c <SCH_Update+0xc4>)
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	440b      	add	r3, r1
 8001486:	3304      	adds	r3, #4
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d012      	beq.n	80014b4 <SCH_Update+0x5c>
                // Decrement the delay
                SCH_tasks_G[Index].Delay--;
 800148e:	79fa      	ldrb	r2, [r7, #7]
 8001490:	4922      	ldr	r1, [pc, #136]	@ (800151c <SCH_Update+0xc4>)
 8001492:	4613      	mov	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	4413      	add	r3, r2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	440b      	add	r3, r1
 800149c:	3304      	adds	r3, #4
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	1e59      	subs	r1, r3, #1
 80014a2:	481e      	ldr	r0, [pc, #120]	@ (800151c <SCH_Update+0xc4>)
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4403      	add	r3, r0
 80014ae:	3304      	adds	r3, #4
 80014b0:	6019      	str	r1, [r3, #0]
 80014b2:	e026      	b.n	8001502 <SCH_Update+0xaa>
            } else {
                // Task is ready to run
                SCH_tasks_G[Index].RunMe = 1;
 80014b4:	79fa      	ldrb	r2, [r7, #7]
 80014b6:	4919      	ldr	r1, [pc, #100]	@ (800151c <SCH_Update+0xc4>)
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	330c      	adds	r3, #12
 80014c4:	2201      	movs	r2, #1
 80014c6:	701a      	strb	r2, [r3, #0]
                
                // Reset delay for periodic tasks
                if (SCH_tasks_G[Index].Period > 0) {
 80014c8:	79fa      	ldrb	r2, [r7, #7]
 80014ca:	4914      	ldr	r1, [pc, #80]	@ (800151c <SCH_Update+0xc4>)
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	440b      	add	r3, r1
 80014d6:	3308      	adds	r3, #8
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d011      	beq.n	8001502 <SCH_Update+0xaa>
                    SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 80014de:	79f9      	ldrb	r1, [r7, #7]
 80014e0:	79fa      	ldrb	r2, [r7, #7]
 80014e2:	480e      	ldr	r0, [pc, #56]	@ (800151c <SCH_Update+0xc4>)
 80014e4:	460b      	mov	r3, r1
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	4403      	add	r3, r0
 80014ee:	3308      	adds	r3, #8
 80014f0:	6819      	ldr	r1, [r3, #0]
 80014f2:	480a      	ldr	r0, [pc, #40]	@ (800151c <SCH_Update+0xc4>)
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	4403      	add	r3, r0
 80014fe:	3304      	adds	r3, #4
 8001500:	6019      	str	r1, [r3, #0]
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	3301      	adds	r3, #1
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	2b09      	cmp	r3, #9
 800150c:	d9aa      	bls.n	8001464 <SCH_Update+0xc>
                }
            }
        }
    }
}
 800150e:	bf00      	nop
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20000188 	.word	0x20000188

08001520 <SCH_Dispatch_Tasks>:

/**
 * @brief Dispatch tasks - call from main loop
 * Executes tasks that are ready to run
 */
void SCH_Dispatch_Tasks(void) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
    uint8_t Index;
    
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8001526:	2300      	movs	r3, #0
 8001528:	71fb      	strb	r3, [r7, #7]
 800152a:	e037      	b.n	800159c <SCH_Dispatch_Tasks+0x7c>
        if (SCH_tasks_G[Index].RunMe > 0) {
 800152c:	79fa      	ldrb	r2, [r7, #7]
 800152e:	491f      	ldr	r1, [pc, #124]	@ (80015ac <SCH_Dispatch_Tasks+0x8c>)
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	440b      	add	r3, r1
 800153a:	330c      	adds	r3, #12
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d029      	beq.n	8001596 <SCH_Dispatch_Tasks+0x76>
            // Run the task
            (*SCH_tasks_G[Index].pTask)();
 8001542:	79fa      	ldrb	r2, [r7, #7]
 8001544:	4919      	ldr	r1, [pc, #100]	@ (80015ac <SCH_Dispatch_Tasks+0x8c>)
 8001546:	4613      	mov	r3, r2
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	440b      	add	r3, r1
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4798      	blx	r3
            
            // Reset RunMe flag
            SCH_tasks_G[Index].RunMe = 0;
 8001554:	79fa      	ldrb	r2, [r7, #7]
 8001556:	4915      	ldr	r1, [pc, #84]	@ (80015ac <SCH_Dispatch_Tasks+0x8c>)
 8001558:	4613      	mov	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	440b      	add	r3, r1
 8001562:	330c      	adds	r3, #12
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
            
            // If one-shot task, delete it
            if (SCH_tasks_G[Index].Period == 0) {
 8001568:	79fa      	ldrb	r2, [r7, #7]
 800156a:	4910      	ldr	r1, [pc, #64]	@ (80015ac <SCH_Dispatch_Tasks+0x8c>)
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	3308      	adds	r3, #8
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d10b      	bne.n	8001596 <SCH_Dispatch_Tasks+0x76>
                SCH_Delete_Task(SCH_tasks_G[Index].TaskID);
 800157e:	79fa      	ldrb	r2, [r7, #7]
 8001580:	490a      	ldr	r1, [pc, #40]	@ (80015ac <SCH_Dispatch_Tasks+0x8c>)
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	3310      	adds	r3, #16
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f000 f80d 	bl	80015b0 <SCH_Delete_Task>
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	3301      	adds	r3, #1
 800159a:	71fb      	strb	r3, [r7, #7]
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	2b09      	cmp	r3, #9
 80015a0:	d9c4      	bls.n	800152c <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 80015a2:	bf00      	nop
 80015a4:	bf00      	nop
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000188 	.word	0x20000188

080015b0 <SCH_Delete_Task>:
/**
 * @brief Delete a task from the scheduler
 * @param taskID: ID of the task to delete
 * @return 1 if successful, 0 if failed
 */
uint8_t SCH_Delete_Task(uint32_t taskID) {
 80015b0:	b480      	push	{r7}
 80015b2:	b085      	sub	sp, #20
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
    uint8_t Index;
    
    // Find the task with the given ID
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 80015b8:	2300      	movs	r3, #0
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e041      	b.n	8001642 <SCH_Delete_Task+0x92>
        if (SCH_tasks_G[Index].TaskID == taskID) {
 80015be:	7bfa      	ldrb	r2, [r7, #15]
 80015c0:	4924      	ldr	r1, [pc, #144]	@ (8001654 <SCH_Delete_Task+0xa4>)
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	440b      	add	r3, r1
 80015cc:	3310      	adds	r3, #16
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d132      	bne.n	800163c <SCH_Delete_Task+0x8c>
            // Delete the task
            SCH_tasks_G[Index].pTask = 0;
 80015d6:	7bfa      	ldrb	r2, [r7, #15]
 80015d8:	491e      	ldr	r1, [pc, #120]	@ (8001654 <SCH_Delete_Task+0xa4>)
 80015da:	4613      	mov	r3, r2
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	440b      	add	r3, r1
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[Index].Delay = 0;
 80015e8:	7bfa      	ldrb	r2, [r7, #15]
 80015ea:	491a      	ldr	r1, [pc, #104]	@ (8001654 <SCH_Delete_Task+0xa4>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	3304      	adds	r3, #4
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[Index].Period = 0;
 80015fc:	7bfa      	ldrb	r2, [r7, #15]
 80015fe:	4915      	ldr	r1, [pc, #84]	@ (8001654 <SCH_Delete_Task+0xa4>)
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	440b      	add	r3, r1
 800160a:	3308      	adds	r3, #8
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[Index].RunMe = 0;
 8001610:	7bfa      	ldrb	r2, [r7, #15]
 8001612:	4910      	ldr	r1, [pc, #64]	@ (8001654 <SCH_Delete_Task+0xa4>)
 8001614:	4613      	mov	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	440b      	add	r3, r1
 800161e:	330c      	adds	r3, #12
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
            SCH_tasks_G[Index].TaskID = 0;
 8001624:	7bfa      	ldrb	r2, [r7, #15]
 8001626:	490b      	ldr	r1, [pc, #44]	@ (8001654 <SCH_Delete_Task+0xa4>)
 8001628:	4613      	mov	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	440b      	add	r3, r1
 8001632:	3310      	adds	r3, #16
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
            return 1; // Success
 8001638:	2301      	movs	r3, #1
 800163a:	e006      	b.n	800164a <SCH_Delete_Task+0x9a>
    for (Index = 0; Index < SCH_MAX_TASKS; Index++) {
 800163c:	7bfb      	ldrb	r3, [r7, #15]
 800163e:	3301      	adds	r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	7bfb      	ldrb	r3, [r7, #15]
 8001644:	2b09      	cmp	r3, #9
 8001646:	d9ba      	bls.n	80015be <SCH_Delete_Task+0xe>
        }
    }
    
    return 0; // Task not found
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr
 8001654:	20000188 	.word	0x20000188

08001658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800165e:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <HAL_MspInit+0x5c>)
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	4a14      	ldr	r2, [pc, #80]	@ (80016b4 <HAL_MspInit+0x5c>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6193      	str	r3, [r2, #24]
 800166a:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <HAL_MspInit+0x5c>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001676:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <HAL_MspInit+0x5c>)
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	4a0e      	ldr	r2, [pc, #56]	@ (80016b4 <HAL_MspInit+0x5c>)
 800167c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001680:	61d3      	str	r3, [r2, #28]
 8001682:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <HAL_MspInit+0x5c>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168a:	607b      	str	r3, [r7, #4]
 800168c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800168e:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <HAL_MspInit+0x60>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	4a04      	ldr	r2, [pc, #16]	@ (80016b8 <HAL_MspInit+0x60>)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016aa:	bf00      	nop
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr
 80016b4:	40021000 	.word	0x40021000
 80016b8:	40010000 	.word	0x40010000

080016bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b088      	sub	sp, #32
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a15      	ldr	r2, [pc, #84]	@ (800172c <HAL_I2C_MspInit+0x70>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d123      	bne.n	8001724 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016dc:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	4a13      	ldr	r2, [pc, #76]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 80016e2:	f043 0308 	orr.w	r3, r3, #8
 80016e6:	6193      	str	r3, [r2, #24]
 80016e8:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0308 	and.w	r3, r3, #8
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016f4:	23c0      	movs	r3, #192	@ 0xc0
 80016f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f8:	2312      	movs	r3, #18
 80016fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016fc:	2303      	movs	r3, #3
 80016fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001700:	f107 0310 	add.w	r3, r7, #16
 8001704:	4619      	mov	r1, r3
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <HAL_I2C_MspInit+0x78>)
 8001708:	f000 faf4 	bl	8001cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 800170e:	69db      	ldr	r3, [r3, #28]
 8001710:	4a07      	ldr	r2, [pc, #28]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 8001712:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001716:	61d3      	str	r3, [r2, #28]
 8001718:	4b05      	ldr	r3, [pc, #20]	@ (8001730 <HAL_I2C_MspInit+0x74>)
 800171a:	69db      	ldr	r3, [r3, #28]
 800171c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001724:	bf00      	nop
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40005400 	.word	0x40005400
 8001730:	40021000 	.word	0x40021000
 8001734:	40010c00 	.word	0x40010c00

08001738 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001748:	d113      	bne.n	8001772 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800174a:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <HAL_TIM_Base_MspInit+0x44>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	4a0b      	ldr	r2, [pc, #44]	@ (800177c <HAL_TIM_Base_MspInit+0x44>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	61d3      	str	r3, [r2, #28]
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_TIM_Base_MspInit+0x44>)
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	201c      	movs	r0, #28
 8001768:	f000 fa8d 	bl	8001c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800176c:	201c      	movs	r0, #28
 800176e:	f000 faa6 	bl	8001cbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001772:	bf00      	nop
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000

08001780 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a15      	ldr	r2, [pc, #84]	@ (80017f0 <HAL_UART_MspInit+0x70>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d123      	bne.n	80017e8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017a2:	69db      	ldr	r3, [r3, #28]
 80017a4:	4a13      	ldr	r2, [pc, #76]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017aa:	61d3      	str	r3, [r2, #28]
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017ae:	69db      	ldr	r3, [r3, #28]
 80017b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b8:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	4a0d      	ldr	r2, [pc, #52]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017be:	f043 0304 	orr.w	r3, r3, #4
 80017c2:	6193      	str	r3, [r2, #24]
 80017c4:	4b0b      	ldr	r3, [pc, #44]	@ (80017f4 <HAL_UART_MspInit+0x74>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017d0:	230c      	movs	r3, #12
 80017d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d4:	2302      	movs	r3, #2
 80017d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2302      	movs	r3, #2
 80017da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	4619      	mov	r1, r3
 80017e2:	4805      	ldr	r0, [pc, #20]	@ (80017f8 <HAL_UART_MspInit+0x78>)
 80017e4:	f000 fa86 	bl	8001cf4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80017e8:	bf00      	nop
 80017ea:	3720      	adds	r7, #32
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40004400 	.word	0x40004400
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010800 	.word	0x40010800

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <NMI_Handler+0x4>

08001804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <MemManage_Handler+0x4>

08001814 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <UsageFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr

08001848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184c:	f000 f904 	bl	8001a58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}

08001854 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001858:	4802      	ldr	r0, [pc, #8]	@ (8001864 <TIM2_IRQHandler+0x10>)
 800185a:	f001 fd6f 	bl	800333c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200000f8 	.word	0x200000f8

08001868 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800186c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001870:	f000 fbf4 	bl	800205c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief Timer period elapsed callback
  * @param htim: Timer handle
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001888:	d101      	bne.n	800188e <HAL_TIM_PeriodElapsedCallback+0x16>
    // Call timer_run every 10ms
    timer_run();
 800188a:	f000 f857 	bl	800193c <timer_run>
  }
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018a0:	4a14      	ldr	r2, [pc, #80]	@ (80018f4 <_sbrk+0x5c>)
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <_sbrk+0x60>)
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018ac:	4b13      	ldr	r3, [pc, #76]	@ (80018fc <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d102      	bne.n	80018ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <_sbrk+0x64>)
 80018b6:	4a12      	ldr	r2, [pc, #72]	@ (8001900 <_sbrk+0x68>)
 80018b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ba:	4b10      	ldr	r3, [pc, #64]	@ (80018fc <_sbrk+0x64>)
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d207      	bcs.n	80018d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018c8:	f002 f990 	bl	8003bec <__errno>
 80018cc:	4603      	mov	r3, r0
 80018ce:	220c      	movs	r2, #12
 80018d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295
 80018d6:	e009      	b.n	80018ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018d8:	4b08      	ldr	r3, [pc, #32]	@ (80018fc <_sbrk+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018de:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <_sbrk+0x64>)
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4413      	add	r3, r2
 80018e6:	4a05      	ldr	r2, [pc, #20]	@ (80018fc <_sbrk+0x64>)
 80018e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ea:	68fb      	ldr	r3, [r7, #12]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20005000 	.word	0x20005000
 80018f8:	00000400 	.word	0x00000400
 80018fc:	20000254 	.word	0x20000254
 8001900:	200003a8 	.word	0x200003a8

08001904 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <timer_init>:
uint16_t timer_counter_1s = 0;

/**
 * @brief Initialize timer variables
 */
void timer_init(void) {
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
    timer_flag_10ms = 0;
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <timer_init+0x20>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
    timer_flag_1s = 0;
 800191a:	4b06      	ldr	r3, [pc, #24]	@ (8001934 <timer_init+0x24>)
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
    timer_counter_1s = 0;
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <timer_init+0x28>)
 8001922:	2200      	movs	r2, #0
 8001924:	801a      	strh	r2, [r3, #0]
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000258 	.word	0x20000258
 8001934:	20000259 	.word	0x20000259
 8001938:	2000025a 	.word	0x2000025a

0800193c <timer_run>:

/**
 * @brief Timer interrupt handler - called every 10ms
 * This function is called from HAL_TIM_PeriodElapsedCallback
 */
void timer_run(void) {
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
    // Set 10ms flag
    timer_flag_10ms = 1;
 8001940:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <timer_run+0x38>)
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
    
    // Update button states (debouncing)
    button_reading();
 8001946:	f7fe fc7b 	bl	8000240 <button_reading>
    
    // Run scheduler
    SCH_Update();
 800194a:	f7ff fd85 	bl	8001458 <SCH_Update>
    
    // Count to 1 second
    timer_counter_1s++;
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <timer_run+0x3c>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	3301      	adds	r3, #1
 8001954:	b29a      	uxth	r2, r3
 8001956:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <timer_run+0x3c>)
 8001958:	801a      	strh	r2, [r3, #0]
    if (timer_counter_1s >= 100) { // 100 * 10ms = 1s
 800195a:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <timer_run+0x3c>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	2b63      	cmp	r3, #99	@ 0x63
 8001960:	d905      	bls.n	800196e <timer_run+0x32>
        timer_counter_1s = 0;
 8001962:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <timer_run+0x3c>)
 8001964:	2200      	movs	r2, #0
 8001966:	801a      	strh	r2, [r3, #0]
        timer_flag_1s = 1;
 8001968:	4b04      	ldr	r3, [pc, #16]	@ (800197c <timer_run+0x40>)
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
    }
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000258 	.word	0x20000258
 8001978:	2000025a 	.word	0x2000025a
 800197c:	20000259 	.word	0x20000259

08001980 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001980:	f7ff ffc0 	bl	8001904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001984:	480b      	ldr	r0, [pc, #44]	@ (80019b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001986:	490c      	ldr	r1, [pc, #48]	@ (80019b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001988:	4a0c      	ldr	r2, [pc, #48]	@ (80019bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a09      	ldr	r2, [pc, #36]	@ (80019c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800199c:	4c09      	ldr	r4, [pc, #36]	@ (80019c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019aa:	f002 f925 	bl	8003bf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019ae:	f7ff facb 	bl	8000f48 <main>
  bx lr
 80019b2:	4770      	bx	lr
  ldr r0, =_sdata
 80019b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80019bc:	08004668 	.word	0x08004668
  ldr r2, =_sbss
 80019c0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80019c4:	200003a8 	.word	0x200003a8

080019c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c8:	e7fe      	b.n	80019c8 <ADC1_2_IRQHandler>
	...

080019cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019d0:	4b08      	ldr	r3, [pc, #32]	@ (80019f4 <HAL_Init+0x28>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a07      	ldr	r2, [pc, #28]	@ (80019f4 <HAL_Init+0x28>)
 80019d6:	f043 0310 	orr.w	r3, r3, #16
 80019da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019dc:	2003      	movs	r0, #3
 80019de:	f000 f947 	bl	8001c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019e2:	2000      	movs	r0, #0
 80019e4:	f000 f808 	bl	80019f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019e8:	f7ff fe36 	bl	8001658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40022000 	.word	0x40022000

080019f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a00:	4b12      	ldr	r3, [pc, #72]	@ (8001a4c <HAL_InitTick+0x54>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	4b12      	ldr	r3, [pc, #72]	@ (8001a50 <HAL_InitTick+0x58>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 f95f 	bl	8001cda <HAL_SYSTICK_Config>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e00e      	b.n	8001a44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b0f      	cmp	r3, #15
 8001a2a:	d80a      	bhi.n	8001a42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	f04f 30ff 	mov.w	r0, #4294967295
 8001a34:	f000 f927 	bl	8001c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a38:	4a06      	ldr	r2, [pc, #24]	@ (8001a54 <HAL_InitTick+0x5c>)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e000      	b.n	8001a44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000004 	.word	0x20000004
 8001a50:	2000000c 	.word	0x2000000c
 8001a54:	20000008 	.word	0x20000008

08001a58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <HAL_IncTick+0x1c>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <HAL_IncTick+0x20>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4413      	add	r3, r2
 8001a68:	4a03      	ldr	r2, [pc, #12]	@ (8001a78 <HAL_IncTick+0x20>)
 8001a6a:	6013      	str	r3, [r2, #0]
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bc80      	pop	{r7}
 8001a72:	4770      	bx	lr
 8001a74:	2000000c 	.word	0x2000000c
 8001a78:	2000025c 	.word	0x2000025c

08001a7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a80:	4b02      	ldr	r3, [pc, #8]	@ (8001a8c <HAL_GetTick+0x10>)
 8001a82:	681b      	ldr	r3, [r3, #0]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr
 8001a8c:	2000025c 	.word	0x2000025c

08001a90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a98:	f7ff fff0 	bl	8001a7c <HAL_GetTick>
 8001a9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa8:	d005      	beq.n	8001ab6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <HAL_Delay+0x44>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ab6:	bf00      	nop
 8001ab8:	f7ff ffe0 	bl	8001a7c <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d8f7      	bhi.n	8001ab8 <HAL_Delay+0x28>
  {
  }
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000000c 	.word	0x2000000c

08001ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f003 0307 	and.w	r3, r3, #7
 8001ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b1c <__NVIC_SetPriorityGrouping+0x44>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001af4:	4013      	ands	r3, r2
 8001af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b0a:	4a04      	ldr	r2, [pc, #16]	@ (8001b1c <__NVIC_SetPriorityGrouping+0x44>)
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	60d3      	str	r3, [r2, #12]
}
 8001b10:	bf00      	nop
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	e000ed00 	.word	0xe000ed00

08001b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b24:	4b04      	ldr	r3, [pc, #16]	@ (8001b38 <__NVIC_GetPriorityGrouping+0x18>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	0a1b      	lsrs	r3, r3, #8
 8001b2a:	f003 0307 	and.w	r3, r3, #7
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	db0b      	blt.n	8001b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	f003 021f 	and.w	r2, r3, #31
 8001b54:	4906      	ldr	r1, [pc, #24]	@ (8001b70 <__NVIC_EnableIRQ+0x34>)
 8001b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5a:	095b      	lsrs	r3, r3, #5
 8001b5c:	2001      	movs	r0, #1
 8001b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	e000e100 	.word	0xe000e100

08001b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	6039      	str	r1, [r7, #0]
 8001b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	db0a      	blt.n	8001b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	490c      	ldr	r1, [pc, #48]	@ (8001bc0 <__NVIC_SetPriority+0x4c>)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	0112      	lsls	r2, r2, #4
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	440b      	add	r3, r1
 8001b98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b9c:	e00a      	b.n	8001bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	4908      	ldr	r1, [pc, #32]	@ (8001bc4 <__NVIC_SetPriority+0x50>)
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	f003 030f 	and.w	r3, r3, #15
 8001baa:	3b04      	subs	r3, #4
 8001bac:	0112      	lsls	r2, r2, #4
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	761a      	strb	r2, [r3, #24]
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000e100 	.word	0xe000e100
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b089      	sub	sp, #36	@ 0x24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	f1c3 0307 	rsb	r3, r3, #7
 8001be2:	2b04      	cmp	r3, #4
 8001be4:	bf28      	it	cs
 8001be6:	2304      	movcs	r3, #4
 8001be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	3304      	adds	r3, #4
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d902      	bls.n	8001bf8 <NVIC_EncodePriority+0x30>
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3b03      	subs	r3, #3
 8001bf6:	e000      	b.n	8001bfa <NVIC_EncodePriority+0x32>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	43da      	mvns	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c10:	f04f 31ff 	mov.w	r1, #4294967295
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1a:	43d9      	mvns	r1, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	4313      	orrs	r3, r2
         );
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3724      	adds	r7, #36	@ 0x24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c3c:	d301      	bcc.n	8001c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e00f      	b.n	8001c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <SysTick_Config+0x40>)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c4a:	210f      	movs	r1, #15
 8001c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c50:	f7ff ff90 	bl	8001b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c54:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <SysTick_Config+0x40>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c5a:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <SysTick_Config+0x40>)
 8001c5c:	2207      	movs	r2, #7
 8001c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	e000e010 	.word	0xe000e010

08001c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ff2d 	bl	8001ad8 <__NVIC_SetPriorityGrouping>
}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b086      	sub	sp, #24
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
 8001c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c98:	f7ff ff42 	bl	8001b20 <__NVIC_GetPriorityGrouping>
 8001c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	68b9      	ldr	r1, [r7, #8]
 8001ca2:	6978      	ldr	r0, [r7, #20]
 8001ca4:	f7ff ff90 	bl	8001bc8 <NVIC_EncodePriority>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cae:	4611      	mov	r1, r2
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff ff5f 	bl	8001b74 <__NVIC_SetPriority>
}
 8001cb6:	bf00      	nop
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b082      	sub	sp, #8
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff35 	bl	8001b3c <__NVIC_EnableIRQ>
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffa2 	bl	8001c2c <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b08b      	sub	sp, #44	@ 0x2c
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d02:	2300      	movs	r3, #0
 8001d04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d06:	e169      	b.n	8001fdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d08:	2201      	movs	r2, #1
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	f040 8158 	bne.w	8001fd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	4a9a      	ldr	r2, [pc, #616]	@ (8001f94 <HAL_GPIO_Init+0x2a0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d05e      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
 8001d30:	4a98      	ldr	r2, [pc, #608]	@ (8001f94 <HAL_GPIO_Init+0x2a0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d875      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d36:	4a98      	ldr	r2, [pc, #608]	@ (8001f98 <HAL_GPIO_Init+0x2a4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d058      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
 8001d3c:	4a96      	ldr	r2, [pc, #600]	@ (8001f98 <HAL_GPIO_Init+0x2a4>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d86f      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d42:	4a96      	ldr	r2, [pc, #600]	@ (8001f9c <HAL_GPIO_Init+0x2a8>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d052      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
 8001d48:	4a94      	ldr	r2, [pc, #592]	@ (8001f9c <HAL_GPIO_Init+0x2a8>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d869      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d4e:	4a94      	ldr	r2, [pc, #592]	@ (8001fa0 <HAL_GPIO_Init+0x2ac>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d04c      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
 8001d54:	4a92      	ldr	r2, [pc, #584]	@ (8001fa0 <HAL_GPIO_Init+0x2ac>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d863      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d5a:	4a92      	ldr	r2, [pc, #584]	@ (8001fa4 <HAL_GPIO_Init+0x2b0>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d046      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
 8001d60:	4a90      	ldr	r2, [pc, #576]	@ (8001fa4 <HAL_GPIO_Init+0x2b0>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d85d      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d66:	2b12      	cmp	r3, #18
 8001d68:	d82a      	bhi.n	8001dc0 <HAL_GPIO_Init+0xcc>
 8001d6a:	2b12      	cmp	r3, #18
 8001d6c:	d859      	bhi.n	8001e22 <HAL_GPIO_Init+0x12e>
 8001d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d74 <HAL_GPIO_Init+0x80>)
 8001d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d74:	08001def 	.word	0x08001def
 8001d78:	08001dc9 	.word	0x08001dc9
 8001d7c:	08001ddb 	.word	0x08001ddb
 8001d80:	08001e1d 	.word	0x08001e1d
 8001d84:	08001e23 	.word	0x08001e23
 8001d88:	08001e23 	.word	0x08001e23
 8001d8c:	08001e23 	.word	0x08001e23
 8001d90:	08001e23 	.word	0x08001e23
 8001d94:	08001e23 	.word	0x08001e23
 8001d98:	08001e23 	.word	0x08001e23
 8001d9c:	08001e23 	.word	0x08001e23
 8001da0:	08001e23 	.word	0x08001e23
 8001da4:	08001e23 	.word	0x08001e23
 8001da8:	08001e23 	.word	0x08001e23
 8001dac:	08001e23 	.word	0x08001e23
 8001db0:	08001e23 	.word	0x08001e23
 8001db4:	08001e23 	.word	0x08001e23
 8001db8:	08001dd1 	.word	0x08001dd1
 8001dbc:	08001de5 	.word	0x08001de5
 8001dc0:	4a79      	ldr	r2, [pc, #484]	@ (8001fa8 <HAL_GPIO_Init+0x2b4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d013      	beq.n	8001dee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dc6:	e02c      	b.n	8001e22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	623b      	str	r3, [r7, #32]
          break;
 8001dce:	e029      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	3304      	adds	r3, #4
 8001dd6:	623b      	str	r3, [r7, #32]
          break;
 8001dd8:	e024      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	3308      	adds	r3, #8
 8001de0:	623b      	str	r3, [r7, #32]
          break;
 8001de2:	e01f      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	68db      	ldr	r3, [r3, #12]
 8001de8:	330c      	adds	r3, #12
 8001dea:	623b      	str	r3, [r7, #32]
          break;
 8001dec:	e01a      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d102      	bne.n	8001dfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001df6:	2304      	movs	r3, #4
 8001df8:	623b      	str	r3, [r7, #32]
          break;
 8001dfa:	e013      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d105      	bne.n	8001e10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e04:	2308      	movs	r3, #8
 8001e06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69fa      	ldr	r2, [r7, #28]
 8001e0c:	611a      	str	r2, [r3, #16]
          break;
 8001e0e:	e009      	b.n	8001e24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e10:	2308      	movs	r3, #8
 8001e12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	69fa      	ldr	r2, [r7, #28]
 8001e18:	615a      	str	r2, [r3, #20]
          break;
 8001e1a:	e003      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
          break;
 8001e20:	e000      	b.n	8001e24 <HAL_GPIO_Init+0x130>
          break;
 8001e22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	2bff      	cmp	r3, #255	@ 0xff
 8001e28:	d801      	bhi.n	8001e2e <HAL_GPIO_Init+0x13a>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	e001      	b.n	8001e32 <HAL_GPIO_Init+0x13e>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	3304      	adds	r3, #4
 8001e32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	2bff      	cmp	r3, #255	@ 0xff
 8001e38:	d802      	bhi.n	8001e40 <HAL_GPIO_Init+0x14c>
 8001e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	e002      	b.n	8001e46 <HAL_GPIO_Init+0x152>
 8001e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e42:	3b08      	subs	r3, #8
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	210f      	movs	r1, #15
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	401a      	ands	r2, r3
 8001e58:	6a39      	ldr	r1, [r7, #32]
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	431a      	orrs	r2, r3
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	f000 80b1 	beq.w	8001fd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e74:	4b4d      	ldr	r3, [pc, #308]	@ (8001fac <HAL_GPIO_Init+0x2b8>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a4c      	ldr	r2, [pc, #304]	@ (8001fac <HAL_GPIO_Init+0x2b8>)
 8001e7a:	f043 0301 	orr.w	r3, r3, #1
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b4a      	ldr	r3, [pc, #296]	@ (8001fac <HAL_GPIO_Init+0x2b8>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	60bb      	str	r3, [r7, #8]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e8c:	4a48      	ldr	r2, [pc, #288]	@ (8001fb0 <HAL_GPIO_Init+0x2bc>)
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	089b      	lsrs	r3, r3, #2
 8001e92:	3302      	adds	r3, #2
 8001e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	220f      	movs	r2, #15
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	4013      	ands	r3, r2
 8001eae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a40      	ldr	r2, [pc, #256]	@ (8001fb4 <HAL_GPIO_Init+0x2c0>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d013      	beq.n	8001ee0 <HAL_GPIO_Init+0x1ec>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <HAL_GPIO_Init+0x2c4>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d00d      	beq.n	8001edc <HAL_GPIO_Init+0x1e8>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a3e      	ldr	r2, [pc, #248]	@ (8001fbc <HAL_GPIO_Init+0x2c8>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d007      	beq.n	8001ed8 <HAL_GPIO_Init+0x1e4>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a3d      	ldr	r2, [pc, #244]	@ (8001fc0 <HAL_GPIO_Init+0x2cc>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d101      	bne.n	8001ed4 <HAL_GPIO_Init+0x1e0>
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e006      	b.n	8001ee2 <HAL_GPIO_Init+0x1ee>
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	e004      	b.n	8001ee2 <HAL_GPIO_Init+0x1ee>
 8001ed8:	2302      	movs	r3, #2
 8001eda:	e002      	b.n	8001ee2 <HAL_GPIO_Init+0x1ee>
 8001edc:	2301      	movs	r3, #1
 8001ede:	e000      	b.n	8001ee2 <HAL_GPIO_Init+0x1ee>
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ee4:	f002 0203 	and.w	r2, r2, #3
 8001ee8:	0092      	lsls	r2, r2, #2
 8001eea:	4093      	lsls	r3, r2
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ef2:	492f      	ldr	r1, [pc, #188]	@ (8001fb0 <HAL_GPIO_Init+0x2bc>)
 8001ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef6:	089b      	lsrs	r3, r3, #2
 8001ef8:	3302      	adds	r3, #2
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d006      	beq.n	8001f1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f0e:	689a      	ldr	r2, [r3, #8]
 8001f10:	492c      	ldr	r1, [pc, #176]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]
 8001f18:	e006      	b.n	8001f28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	4928      	ldr	r1, [pc, #160]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d006      	beq.n	8001f42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f34:	4b23      	ldr	r3, [pc, #140]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f36:	68da      	ldr	r2, [r3, #12]
 8001f38:	4922      	ldr	r1, [pc, #136]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	60cb      	str	r3, [r1, #12]
 8001f40:	e006      	b.n	8001f50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f42:	4b20      	ldr	r3, [pc, #128]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	491e      	ldr	r1, [pc, #120]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d006      	beq.n	8001f6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f5c:	4b19      	ldr	r3, [pc, #100]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	4918      	ldr	r1, [pc, #96]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
 8001f68:	e006      	b.n	8001f78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f6a:	4b16      	ldr	r3, [pc, #88]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	4914      	ldr	r1, [pc, #80]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f74:	4013      	ands	r3, r2
 8001f76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d021      	beq.n	8001fc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f84:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	490e      	ldr	r1, [pc, #56]	@ (8001fc4 <HAL_GPIO_Init+0x2d0>)
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	600b      	str	r3, [r1, #0]
 8001f90:	e021      	b.n	8001fd6 <HAL_GPIO_Init+0x2e2>
 8001f92:	bf00      	nop
 8001f94:	10320000 	.word	0x10320000
 8001f98:	10310000 	.word	0x10310000
 8001f9c:	10220000 	.word	0x10220000
 8001fa0:	10210000 	.word	0x10210000
 8001fa4:	10120000 	.word	0x10120000
 8001fa8:	10110000 	.word	0x10110000
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	40010800 	.word	0x40010800
 8001fb8:	40010c00 	.word	0x40010c00
 8001fbc:	40011000 	.word	0x40011000
 8001fc0:	40011400 	.word	0x40011400
 8001fc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	69bb      	ldr	r3, [r7, #24]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	4909      	ldr	r1, [pc, #36]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd8:	3301      	adds	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f47f ae8e 	bne.w	8001d08 <HAL_GPIO_Init+0x14>
  }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	372c      	adds	r7, #44	@ 0x2c
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr
 8001ff8:	40010400 	.word	0x40010400

08001ffc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	460b      	mov	r3, r1
 8002006:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	887b      	ldrh	r3, [r7, #2]
 800200e:	4013      	ands	r3, r2
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002014:	2301      	movs	r3, #1
 8002016:	73fb      	strb	r3, [r7, #15]
 8002018:	e001      	b.n	800201e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800201e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002020:	4618      	mov	r0, r3
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	460b      	mov	r3, r1
 8002034:	807b      	strh	r3, [r7, #2]
 8002036:	4613      	mov	r3, r2
 8002038:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800203a:	787b      	ldrb	r3, [r7, #1]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002040:	887a      	ldrh	r2, [r7, #2]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002046:	e003      	b.n	8002050 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	041a      	lsls	r2, r3, #16
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	611a      	str	r2, [r3, #16]
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr
	...

0800205c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002066:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002068:	695a      	ldr	r2, [r3, #20]
 800206a:	88fb      	ldrh	r3, [r7, #6]
 800206c:	4013      	ands	r3, r2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d006      	beq.n	8002080 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002074:	88fb      	ldrh	r3, [r7, #6]
 8002076:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002078:	88fb      	ldrh	r3, [r7, #6]
 800207a:	4618      	mov	r0, r3
 800207c:	f000 f806 	bl	800208c <HAL_GPIO_EXTI_Callback>
  }
}
 8002080:	bf00      	nop
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40010400 	.word	0x40010400

0800208c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e12b      	b.n	800230a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d106      	bne.n	80020cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff faf8 	bl	80016bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2224      	movs	r2, #36	@ 0x24
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 0201 	bic.w	r2, r2, #1
 80020e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002102:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002104:	f001 f832 	bl	800316c <HAL_RCC_GetPCLK1Freq>
 8002108:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4a81      	ldr	r2, [pc, #516]	@ (8002314 <HAL_I2C_Init+0x274>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d807      	bhi.n	8002124 <HAL_I2C_Init+0x84>
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4a80      	ldr	r2, [pc, #512]	@ (8002318 <HAL_I2C_Init+0x278>)
 8002118:	4293      	cmp	r3, r2
 800211a:	bf94      	ite	ls
 800211c:	2301      	movls	r3, #1
 800211e:	2300      	movhi	r3, #0
 8002120:	b2db      	uxtb	r3, r3
 8002122:	e006      	b.n	8002132 <HAL_I2C_Init+0x92>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4a7d      	ldr	r2, [pc, #500]	@ (800231c <HAL_I2C_Init+0x27c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	bf94      	ite	ls
 800212c:	2301      	movls	r3, #1
 800212e:	2300      	movhi	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e0e7      	b.n	800230a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4a78      	ldr	r2, [pc, #480]	@ (8002320 <HAL_I2C_Init+0x280>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	0c9b      	lsrs	r3, r3, #18
 8002144:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	68ba      	ldr	r2, [r7, #8]
 8002156:	430a      	orrs	r2, r1
 8002158:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4a6a      	ldr	r2, [pc, #424]	@ (8002314 <HAL_I2C_Init+0x274>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d802      	bhi.n	8002174 <HAL_I2C_Init+0xd4>
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	3301      	adds	r3, #1
 8002172:	e009      	b.n	8002188 <HAL_I2C_Init+0xe8>
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800217a:	fb02 f303 	mul.w	r3, r2, r3
 800217e:	4a69      	ldr	r2, [pc, #420]	@ (8002324 <HAL_I2C_Init+0x284>)
 8002180:	fba2 2303 	umull	r2, r3, r2, r3
 8002184:	099b      	lsrs	r3, r3, #6
 8002186:	3301      	adds	r3, #1
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	430b      	orrs	r3, r1
 800218e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	69db      	ldr	r3, [r3, #28]
 8002196:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800219a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	495c      	ldr	r1, [pc, #368]	@ (8002314 <HAL_I2C_Init+0x274>)
 80021a4:	428b      	cmp	r3, r1
 80021a6:	d819      	bhi.n	80021dc <HAL_I2C_Init+0x13c>
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	1e59      	subs	r1, r3, #1
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80021b6:	1c59      	adds	r1, r3, #1
 80021b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021bc:	400b      	ands	r3, r1
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d00a      	beq.n	80021d8 <HAL_I2C_Init+0x138>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e59      	subs	r1, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d0:	3301      	adds	r3, #1
 80021d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d6:	e051      	b.n	800227c <HAL_I2C_Init+0x1dc>
 80021d8:	2304      	movs	r3, #4
 80021da:	e04f      	b.n	800227c <HAL_I2C_Init+0x1dc>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d111      	bne.n	8002208 <HAL_I2C_Init+0x168>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1e58      	subs	r0, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6859      	ldr	r1, [r3, #4]
 80021ec:	460b      	mov	r3, r1
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	440b      	add	r3, r1
 80021f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bf0c      	ite	eq
 8002200:	2301      	moveq	r3, #1
 8002202:	2300      	movne	r3, #0
 8002204:	b2db      	uxtb	r3, r3
 8002206:	e012      	b.n	800222e <HAL_I2C_Init+0x18e>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1e58      	subs	r0, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6859      	ldr	r1, [r3, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	0099      	lsls	r1, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	fbb0 f3f3 	udiv	r3, r0, r3
 800221e:	3301      	adds	r3, #1
 8002220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002224:	2b00      	cmp	r3, #0
 8002226:	bf0c      	ite	eq
 8002228:	2301      	moveq	r3, #1
 800222a:	2300      	movne	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_I2C_Init+0x196>
 8002232:	2301      	movs	r3, #1
 8002234:	e022      	b.n	800227c <HAL_I2C_Init+0x1dc>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10e      	bne.n	800225c <HAL_I2C_Init+0x1bc>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	1e58      	subs	r0, r3, #1
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6859      	ldr	r1, [r3, #4]
 8002246:	460b      	mov	r3, r1
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	440b      	add	r3, r1
 800224c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002250:	3301      	adds	r3, #1
 8002252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800225a:	e00f      	b.n	800227c <HAL_I2C_Init+0x1dc>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	1e58      	subs	r0, r3, #1
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6859      	ldr	r1, [r3, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	0099      	lsls	r1, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002272:	3301      	adds	r3, #1
 8002274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002278:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	6809      	ldr	r1, [r1, #0]
 8002280:	4313      	orrs	r3, r2
 8002282:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69da      	ldr	r2, [r3, #28]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6911      	ldr	r1, [r2, #16]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	68d2      	ldr	r2, [r2, #12]
 80022b6:	4311      	orrs	r1, r2
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	6812      	ldr	r2, [r2, #0]
 80022bc:	430b      	orrs	r3, r1
 80022be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	699b      	ldr	r3, [r3, #24]
 80022d2:	431a      	orrs	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2220      	movs	r2, #32
 80022f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	000186a0 	.word	0x000186a0
 8002318:	001e847f 	.word	0x001e847f
 800231c:	003d08ff 	.word	0x003d08ff
 8002320:	431bde83 	.word	0x431bde83
 8002324:	10624dd3 	.word	0x10624dd3

08002328 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af02      	add	r7, sp, #8
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	607a      	str	r2, [r7, #4]
 8002332:	461a      	mov	r2, r3
 8002334:	460b      	mov	r3, r1
 8002336:	817b      	strh	r3, [r7, #10]
 8002338:	4613      	mov	r3, r2
 800233a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800233c:	f7ff fb9e 	bl	8001a7c <HAL_GetTick>
 8002340:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b20      	cmp	r3, #32
 800234c:	f040 80e0 	bne.w	8002510 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	2319      	movs	r3, #25
 8002356:	2201      	movs	r2, #1
 8002358:	4970      	ldr	r1, [pc, #448]	@ (800251c <HAL_I2C_Master_Transmit+0x1f4>)
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 f964 	bl	8002628 <I2C_WaitOnFlagUntilTimeout>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002366:	2302      	movs	r3, #2
 8002368:	e0d3      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002370:	2b01      	cmp	r3, #1
 8002372:	d101      	bne.n	8002378 <HAL_I2C_Master_Transmit+0x50>
 8002374:	2302      	movs	r3, #2
 8002376:	e0cc      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b01      	cmp	r3, #1
 800238c:	d007      	beq.n	800239e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2221      	movs	r2, #33	@ 0x21
 80023b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2210      	movs	r2, #16
 80023ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	893a      	ldrh	r2, [r7, #8]
 80023ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4a50      	ldr	r2, [pc, #320]	@ (8002520 <HAL_I2C_Master_Transmit+0x1f8>)
 80023de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023e0:	8979      	ldrh	r1, [r7, #10]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	6a3a      	ldr	r2, [r7, #32]
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 f89c 	bl	8002524 <I2C_MasterRequestWrite>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e08d      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800240c:	e066      	b.n	80024dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	6a39      	ldr	r1, [r7, #32]
 8002412:	68f8      	ldr	r0, [r7, #12]
 8002414:	f000 fa22 	bl	800285c <I2C_WaitOnTXEFlagUntilTimeout>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d00d      	beq.n	800243a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	2b04      	cmp	r3, #4
 8002424:	d107      	bne.n	8002436 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002434:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e06b      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	781a      	ldrb	r2, [r3, #0]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002454:	b29b      	uxth	r3, r3
 8002456:	3b01      	subs	r3, #1
 8002458:	b29a      	uxth	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002462:	3b01      	subs	r3, #1
 8002464:	b29a      	uxth	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b04      	cmp	r3, #4
 8002476:	d11b      	bne.n	80024b0 <HAL_I2C_Master_Transmit+0x188>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800247c:	2b00      	cmp	r3, #0
 800247e:	d017      	beq.n	80024b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002484:	781a      	ldrb	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800249a:	b29b      	uxth	r3, r3
 800249c:	3b01      	subs	r3, #1
 800249e:	b29a      	uxth	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a8:	3b01      	subs	r3, #1
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	6a39      	ldr	r1, [r7, #32]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fa19 	bl	80028ec <I2C_WaitOnBTFFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00d      	beq.n	80024dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d107      	bne.n	80024d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e01a      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d194      	bne.n	800240e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	e000      	b.n	8002512 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002510:	2302      	movs	r3, #2
  }
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	00100002 	.word	0x00100002
 8002520:	ffff0000 	.word	0xffff0000

08002524 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b088      	sub	sp, #32
 8002528:	af02      	add	r7, sp, #8
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	607a      	str	r2, [r7, #4]
 800252e:	603b      	str	r3, [r7, #0]
 8002530:	460b      	mov	r3, r1
 8002532:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002538:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	2b08      	cmp	r3, #8
 800253e:	d006      	beq.n	800254e <I2C_MasterRequestWrite+0x2a>
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d003      	beq.n	800254e <I2C_MasterRequestWrite+0x2a>
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800254c:	d108      	bne.n	8002560 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	e00b      	b.n	8002578 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	2b12      	cmp	r3, #18
 8002566:	d107      	bne.n	8002578 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002576:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	9300      	str	r3, [sp, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f84f 	bl	8002628 <I2C_WaitOnFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d00d      	beq.n	80025ac <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800259a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800259e:	d103      	bne.n	80025a8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e035      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025b4:	d108      	bne.n	80025c8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025b6:	897b      	ldrh	r3, [r7, #10]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	461a      	mov	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80025c4:	611a      	str	r2, [r3, #16]
 80025c6:	e01b      	b.n	8002600 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80025c8:	897b      	ldrh	r3, [r7, #10]
 80025ca:	11db      	asrs	r3, r3, #7
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 0306 	and.w	r3, r3, #6
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	f063 030f 	orn	r3, r3, #15
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	490e      	ldr	r1, [pc, #56]	@ (8002620 <I2C_MasterRequestWrite+0xfc>)
 80025e6:	68f8      	ldr	r0, [r7, #12]
 80025e8:	f000 f898 	bl	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e010      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025f6:	897b      	ldrh	r3, [r7, #10]
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	4907      	ldr	r1, [pc, #28]	@ (8002624 <I2C_MasterRequestWrite+0x100>)
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f888 	bl	800271c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	00010008 	.word	0x00010008
 8002624:	00010002 	.word	0x00010002

08002628 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	4613      	mov	r3, r2
 8002636:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002638:	e048      	b.n	80026cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002640:	d044      	beq.n	80026cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002642:	f7ff fa1b 	bl	8001a7c <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d302      	bcc.n	8002658 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d139      	bne.n	80026cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	0c1b      	lsrs	r3, r3, #16
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d10d      	bne.n	800267e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	43da      	mvns	r2, r3
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	4013      	ands	r3, r2
 800266e:	b29b      	uxth	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	bf0c      	ite	eq
 8002674:	2301      	moveq	r3, #1
 8002676:	2300      	movne	r3, #0
 8002678:	b2db      	uxtb	r3, r3
 800267a:	461a      	mov	r2, r3
 800267c:	e00c      	b.n	8002698 <I2C_WaitOnFlagUntilTimeout+0x70>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	43da      	mvns	r2, r3
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	4013      	ands	r3, r2
 800268a:	b29b      	uxth	r3, r3
 800268c:	2b00      	cmp	r3, #0
 800268e:	bf0c      	ite	eq
 8002690:	2301      	moveq	r3, #1
 8002692:	2300      	movne	r3, #0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	461a      	mov	r2, r3
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	429a      	cmp	r2, r3
 800269c:	d116      	bne.n	80026cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e023      	b.n	8002714 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	0c1b      	lsrs	r3, r3, #16
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d10d      	bne.n	80026f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	43da      	mvns	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	4013      	ands	r3, r2
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	bf0c      	ite	eq
 80026e8:	2301      	moveq	r3, #1
 80026ea:	2300      	movne	r3, #0
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	461a      	mov	r2, r3
 80026f0:	e00c      	b.n	800270c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	43da      	mvns	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	4013      	ands	r3, r2
 80026fe:	b29b      	uxth	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	bf0c      	ite	eq
 8002704:	2301      	moveq	r3, #1
 8002706:	2300      	movne	r3, #0
 8002708:	b2db      	uxtb	r3, r3
 800270a:	461a      	mov	r2, r3
 800270c:	79fb      	ldrb	r3, [r7, #7]
 800270e:	429a      	cmp	r2, r3
 8002710:	d093      	beq.n	800263a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
 8002728:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800272a:	e071      	b.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002736:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800273a:	d123      	bne.n	8002784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800274a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002754:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2220      	movs	r2, #32
 8002760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002770:	f043 0204 	orr.w	r2, r3, #4
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e067      	b.n	8002854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278a:	d041      	beq.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800278c:	f7ff f976 	bl	8001a7c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	429a      	cmp	r2, r3
 800279a:	d302      	bcc.n	80027a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d136      	bne.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	0c1b      	lsrs	r3, r3, #16
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d10c      	bne.n	80027c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	4013      	ands	r3, r2
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	bf14      	ite	ne
 80027be:	2301      	movne	r3, #1
 80027c0:	2300      	moveq	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	e00b      	b.n	80027de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	43da      	mvns	r2, r3
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	4013      	ands	r3, r2
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf14      	ite	ne
 80027d8:	2301      	movne	r3, #1
 80027da:	2300      	moveq	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d016      	beq.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fc:	f043 0220 	orr.w	r2, r3, #32
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e021      	b.n	8002854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	0c1b      	lsrs	r3, r3, #16
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b01      	cmp	r3, #1
 8002818:	d10c      	bne.n	8002834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	695b      	ldr	r3, [r3, #20]
 8002820:	43da      	mvns	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	4013      	ands	r3, r2
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	bf14      	ite	ne
 800282c:	2301      	movne	r3, #1
 800282e:	2300      	moveq	r3, #0
 8002830:	b2db      	uxtb	r3, r3
 8002832:	e00b      	b.n	800284c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4013      	ands	r3, r2
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf14      	ite	ne
 8002846:	2301      	movne	r3, #1
 8002848:	2300      	moveq	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	f47f af6d 	bne.w	800272c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3710      	adds	r7, #16
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}

0800285c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002868:	e034      	b.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f886 	bl	800297c <I2C_IsAcknowledgeFailed>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e034      	b.n	80028e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002880:	d028      	beq.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002882:	f7ff f8fb 	bl	8001a7c <HAL_GetTick>
 8002886:	4602      	mov	r2, r0
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	429a      	cmp	r2, r3
 8002890:	d302      	bcc.n	8002898 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d11d      	bne.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a2:	2b80      	cmp	r3, #128	@ 0x80
 80028a4:	d016      	beq.n	80028d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2220      	movs	r2, #32
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	f043 0220 	orr.w	r2, r3, #32
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e007      	b.n	80028e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028de:	2b80      	cmp	r3, #128	@ 0x80
 80028e0:	d1c3      	bne.n	800286a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3710      	adds	r7, #16
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028f8:	e034      	b.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028fa:	68f8      	ldr	r0, [r7, #12]
 80028fc:	f000 f83e 	bl	800297c <I2C_IsAcknowledgeFailed>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e034      	b.n	8002974 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002910:	d028      	beq.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002912:	f7ff f8b3 	bl	8001a7c <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	429a      	cmp	r2, r3
 8002920:	d302      	bcc.n	8002928 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d11d      	bne.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	695b      	ldr	r3, [r3, #20]
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b04      	cmp	r3, #4
 8002934:	d016      	beq.n	8002964 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	f043 0220 	orr.w	r2, r3, #32
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e007      	b.n	8002974 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b04      	cmp	r3, #4
 8002970:	d1c3      	bne.n	80028fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002992:	d11b      	bne.n	80029cc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800299c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b8:	f043 0204 	orr.w	r2, r3, #4
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e272      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8087 	beq.w	8002b06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029f8:	4b92      	ldr	r3, [pc, #584]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d00c      	beq.n	8002a1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a04:	4b8f      	ldr	r3, [pc, #572]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d112      	bne.n	8002a36 <HAL_RCC_OscConfig+0x5e>
 8002a10:	4b8c      	ldr	r3, [pc, #560]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1c:	d10b      	bne.n	8002a36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a1e:	4b89      	ldr	r3, [pc, #548]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d06c      	beq.n	8002b04 <HAL_RCC_OscConfig+0x12c>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d168      	bne.n	8002b04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e24c      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a3e:	d106      	bne.n	8002a4e <HAL_RCC_OscConfig+0x76>
 8002a40:	4b80      	ldr	r3, [pc, #512]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a7f      	ldr	r2, [pc, #508]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a4a:	6013      	str	r3, [r2, #0]
 8002a4c:	e02e      	b.n	8002aac <HAL_RCC_OscConfig+0xd4>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d10c      	bne.n	8002a70 <HAL_RCC_OscConfig+0x98>
 8002a56:	4b7b      	ldr	r3, [pc, #492]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a7a      	ldr	r2, [pc, #488]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	4b78      	ldr	r3, [pc, #480]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a77      	ldr	r2, [pc, #476]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a68:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	e01d      	b.n	8002aac <HAL_RCC_OscConfig+0xd4>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a78:	d10c      	bne.n	8002a94 <HAL_RCC_OscConfig+0xbc>
 8002a7a:	4b72      	ldr	r3, [pc, #456]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a71      	ldr	r2, [pc, #452]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a84:	6013      	str	r3, [r2, #0]
 8002a86:	4b6f      	ldr	r3, [pc, #444]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a6e      	ldr	r2, [pc, #440]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	e00b      	b.n	8002aac <HAL_RCC_OscConfig+0xd4>
 8002a94:	4b6b      	ldr	r3, [pc, #428]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a6a      	ldr	r2, [pc, #424]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	4b68      	ldr	r3, [pc, #416]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a67      	ldr	r2, [pc, #412]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002aa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aaa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d013      	beq.n	8002adc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab4:	f7fe ffe2 	bl	8001a7c <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002abc:	f7fe ffde 	bl	8001a7c <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b64      	cmp	r3, #100	@ 0x64
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e200      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ace:	4b5d      	ldr	r3, [pc, #372]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCC_OscConfig+0xe4>
 8002ada:	e014      	b.n	8002b06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002adc:	f7fe ffce 	bl	8001a7c <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae4:	f7fe ffca 	bl	8001a7c <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b64      	cmp	r3, #100	@ 0x64
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e1ec      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002af6:	4b53      	ldr	r3, [pc, #332]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x10c>
 8002b02:	e000      	b.n	8002b06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0302 	and.w	r3, r3, #2
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d063      	beq.n	8002bda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b12:	4b4c      	ldr	r3, [pc, #304]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00b      	beq.n	8002b36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b1e:	4b49      	ldr	r3, [pc, #292]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 030c 	and.w	r3, r3, #12
 8002b26:	2b08      	cmp	r3, #8
 8002b28:	d11c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x18c>
 8002b2a:	4b46      	ldr	r3, [pc, #280]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d116      	bne.n	8002b64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b36:	4b43      	ldr	r3, [pc, #268]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d005      	beq.n	8002b4e <HAL_RCC_OscConfig+0x176>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d001      	beq.n	8002b4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e1c0      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4939      	ldr	r1, [pc, #228]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b62:	e03a      	b.n	8002bda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d020      	beq.n	8002bae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6c:	4b36      	ldr	r3, [pc, #216]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002b6e:	2201      	movs	r2, #1
 8002b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b72:	f7fe ff83 	bl	8001a7c <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7a:	f7fe ff7f 	bl	8001a7c <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e1a1      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b98:	4b2a      	ldr	r3, [pc, #168]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	4927      	ldr	r1, [pc, #156]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	600b      	str	r3, [r1, #0]
 8002bac:	e015      	b.n	8002bda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bae:	4b26      	ldr	r3, [pc, #152]	@ (8002c48 <HAL_RCC_OscConfig+0x270>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb4:	f7fe ff62 	bl	8001a7c <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bbc:	f7fe ff5e 	bl	8001a7c <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e180      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bce:	4b1d      	ldr	r3, [pc, #116]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f0      	bne.n	8002bbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d03a      	beq.n	8002c5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d019      	beq.n	8002c22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bee:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe ff42 	bl	8001a7c <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfc:	f7fe ff3e 	bl	8001a7c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e160      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <HAL_RCC_OscConfig+0x26c>)
 8002c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	f000 face 	bl	80031bc <RCC_Delay>
 8002c20:	e01c      	b.n	8002c5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c22:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c28:	f7fe ff28 	bl	8001a7c <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c2e:	e00f      	b.n	8002c50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c30:	f7fe ff24 	bl	8001a7c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d908      	bls.n	8002c50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e146      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
 8002c42:	bf00      	nop
 8002c44:	40021000 	.word	0x40021000
 8002c48:	42420000 	.word	0x42420000
 8002c4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c50:	4b92      	ldr	r3, [pc, #584]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1e9      	bne.n	8002c30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	f000 80a6 	beq.w	8002db6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c6e:	4b8b      	ldr	r3, [pc, #556]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10d      	bne.n	8002c96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c7a:	4b88      	ldr	r3, [pc, #544]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	4a87      	ldr	r2, [pc, #540]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	61d3      	str	r3, [r2, #28]
 8002c86:	4b85      	ldr	r3, [pc, #532]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c92:	2301      	movs	r3, #1
 8002c94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c96:	4b82      	ldr	r3, [pc, #520]	@ (8002ea0 <HAL_RCC_OscConfig+0x4c8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d118      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ca2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ea0 <HAL_RCC_OscConfig+0x4c8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ea0 <HAL_RCC_OscConfig+0x4c8>)
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cae:	f7fe fee5 	bl	8001a7c <HAL_GetTick>
 8002cb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cb4:	e008      	b.n	8002cc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe fee1 	bl	8001a7c <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b64      	cmp	r3, #100	@ 0x64
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e103      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc8:	4b75      	ldr	r3, [pc, #468]	@ (8002ea0 <HAL_RCC_OscConfig+0x4c8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0f0      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d106      	bne.n	8002cea <HAL_RCC_OscConfig+0x312>
 8002cdc:	4b6f      	ldr	r3, [pc, #444]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a6e      	ldr	r2, [pc, #440]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	e02d      	b.n	8002d46 <HAL_RCC_OscConfig+0x36e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x334>
 8002cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	4a69      	ldr	r2, [pc, #420]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6213      	str	r3, [r2, #32]
 8002cfe:	4b67      	ldr	r3, [pc, #412]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	4a66      	ldr	r2, [pc, #408]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	f023 0304 	bic.w	r3, r3, #4
 8002d08:	6213      	str	r3, [r2, #32]
 8002d0a:	e01c      	b.n	8002d46 <HAL_RCC_OscConfig+0x36e>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b05      	cmp	r3, #5
 8002d12:	d10c      	bne.n	8002d2e <HAL_RCC_OscConfig+0x356>
 8002d14:	4b61      	ldr	r3, [pc, #388]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	4a60      	ldr	r2, [pc, #384]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d1a:	f043 0304 	orr.w	r3, r3, #4
 8002d1e:	6213      	str	r3, [r2, #32]
 8002d20:	4b5e      	ldr	r3, [pc, #376]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	4a5d      	ldr	r2, [pc, #372]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d26:	f043 0301 	orr.w	r3, r3, #1
 8002d2a:	6213      	str	r3, [r2, #32]
 8002d2c:	e00b      	b.n	8002d46 <HAL_RCC_OscConfig+0x36e>
 8002d2e:	4b5b      	ldr	r3, [pc, #364]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	4a5a      	ldr	r2, [pc, #360]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	6213      	str	r3, [r2, #32]
 8002d3a:	4b58      	ldr	r3, [pc, #352]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	4a57      	ldr	r2, [pc, #348]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d40:	f023 0304 	bic.w	r3, r3, #4
 8002d44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d015      	beq.n	8002d7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d4e:	f7fe fe95 	bl	8001a7c <HAL_GetTick>
 8002d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d54:	e00a      	b.n	8002d6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d56:	f7fe fe91 	bl	8001a7c <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e0b1      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d6c:	4b4b      	ldr	r3, [pc, #300]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0ee      	beq.n	8002d56 <HAL_RCC_OscConfig+0x37e>
 8002d78:	e014      	b.n	8002da4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d7a:	f7fe fe7f 	bl	8001a7c <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d80:	e00a      	b.n	8002d98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d82:	f7fe fe7b 	bl	8001a7c <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e09b      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d98:	4b40      	ldr	r3, [pc, #256]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1ee      	bne.n	8002d82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002da4:	7dfb      	ldrb	r3, [r7, #23]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d105      	bne.n	8002db6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002daa:	4b3c      	ldr	r3, [pc, #240]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	4a3b      	ldr	r2, [pc, #236]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002db0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 8087 	beq.w	8002ece <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc0:	4b36      	ldr	r3, [pc, #216]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 030c 	and.w	r3, r3, #12
 8002dc8:	2b08      	cmp	r3, #8
 8002dca:	d061      	beq.n	8002e90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d146      	bne.n	8002e62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dd4:	4b33      	ldr	r3, [pc, #204]	@ (8002ea4 <HAL_RCC_OscConfig+0x4cc>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dda:	f7fe fe4f 	bl	8001a7c <HAL_GetTick>
 8002dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de2:	f7fe fe4b 	bl	8001a7c <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e06d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002df4:	4b29      	ldr	r3, [pc, #164]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1f0      	bne.n	8002de2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e08:	d108      	bne.n	8002e1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e0a:	4b24      	ldr	r3, [pc, #144]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	4921      	ldr	r1, [pc, #132]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a19      	ldr	r1, [r3, #32]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	491b      	ldr	r1, [pc, #108]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea4 <HAL_RCC_OscConfig+0x4cc>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e3a:	f7fe fe1f 	bl	8001a7c <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e42:	f7fe fe1b 	bl	8001a7c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e03d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e54:	4b11      	ldr	r3, [pc, #68]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0f0      	beq.n	8002e42 <HAL_RCC_OscConfig+0x46a>
 8002e60:	e035      	b.n	8002ece <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e62:	4b10      	ldr	r3, [pc, #64]	@ (8002ea4 <HAL_RCC_OscConfig+0x4cc>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e68:	f7fe fe08 	bl	8001a7c <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e70:	f7fe fe04 	bl	8001a7c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e026      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e82:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <HAL_RCC_OscConfig+0x4c4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x498>
 8002e8e:	e01e      	b.n	8002ece <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	69db      	ldr	r3, [r3, #28]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d107      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e019      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	40007000 	.word	0x40007000
 8002ea4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ed8 <HAL_RCC_OscConfig+0x500>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6a1b      	ldr	r3, [r3, #32]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d106      	bne.n	8002eca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002ece:	2300      	movs	r3, #0
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40021000 	.word	0x40021000

08002edc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e0d0      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef0:	4b6a      	ldr	r3, [pc, #424]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d910      	bls.n	8002f20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002efe:	4b67      	ldr	r3, [pc, #412]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f023 0207 	bic.w	r2, r3, #7
 8002f06:	4965      	ldr	r1, [pc, #404]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f0e:	4b63      	ldr	r3, [pc, #396]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	683a      	ldr	r2, [r7, #0]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d001      	beq.n	8002f20 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0b8      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d020      	beq.n	8002f6e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d005      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f38:	4b59      	ldr	r3, [pc, #356]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	4a58      	ldr	r2, [pc, #352]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f42:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f50:	4b53      	ldr	r3, [pc, #332]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a52      	ldr	r2, [pc, #328]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f56:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f5a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f5c:	4b50      	ldr	r3, [pc, #320]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	494d      	ldr	r1, [pc, #308]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d040      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d107      	bne.n	8002f92 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f82:	4b47      	ldr	r3, [pc, #284]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d115      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e07f      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f9a:	4b41      	ldr	r3, [pc, #260]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d109      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e073      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002faa:	4b3d      	ldr	r3, [pc, #244]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e06b      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fba:	4b39      	ldr	r3, [pc, #228]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f023 0203 	bic.w	r2, r3, #3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	4936      	ldr	r1, [pc, #216]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fcc:	f7fe fd56 	bl	8001a7c <HAL_GetTick>
 8002fd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd2:	e00a      	b.n	8002fea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd4:	f7fe fd52 	bl	8001a7c <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e053      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fea:	4b2d      	ldr	r3, [pc, #180]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 020c 	and.w	r2, r3, #12
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d1eb      	bne.n	8002fd4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ffc:	4b27      	ldr	r3, [pc, #156]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0307 	and.w	r3, r3, #7
 8003004:	683a      	ldr	r2, [r7, #0]
 8003006:	429a      	cmp	r2, r3
 8003008:	d210      	bcs.n	800302c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300a:	4b24      	ldr	r3, [pc, #144]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 0207 	bic.w	r2, r3, #7
 8003012:	4922      	ldr	r1, [pc, #136]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	4313      	orrs	r3, r2
 8003018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301a:	4b20      	ldr	r3, [pc, #128]	@ (800309c <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0307 	and.w	r3, r3, #7
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d001      	beq.n	800302c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e032      	b.n	8003092 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0304 	and.w	r3, r3, #4
 8003034:	2b00      	cmp	r3, #0
 8003036:	d008      	beq.n	800304a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003038:	4b19      	ldr	r3, [pc, #100]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4916      	ldr	r1, [pc, #88]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	4313      	orrs	r3, r2
 8003048:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	2b00      	cmp	r3, #0
 8003054:	d009      	beq.n	800306a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003056:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	490e      	ldr	r1, [pc, #56]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003066:	4313      	orrs	r3, r2
 8003068:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800306a:	f000 f821 	bl	80030b0 <HAL_RCC_GetSysClockFreq>
 800306e:	4602      	mov	r2, r0
 8003070:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 030f 	and.w	r3, r3, #15
 800307a:	490a      	ldr	r1, [pc, #40]	@ (80030a4 <HAL_RCC_ClockConfig+0x1c8>)
 800307c:	5ccb      	ldrb	r3, [r1, r3]
 800307e:	fa22 f303 	lsr.w	r3, r2, r3
 8003082:	4a09      	ldr	r2, [pc, #36]	@ (80030a8 <HAL_RCC_ClockConfig+0x1cc>)
 8003084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003086:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <HAL_RCC_ClockConfig+0x1d0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f7fe fcb4 	bl	80019f8 <HAL_InitTick>

  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3710      	adds	r7, #16
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40022000 	.word	0x40022000
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08004600 	.word	0x08004600
 80030a8:	20000004 	.word	0x20000004
 80030ac:	20000008 	.word	0x20000008

080030b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b087      	sub	sp, #28
 80030b4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030b6:	2300      	movs	r3, #0
 80030b8:	60fb      	str	r3, [r7, #12]
 80030ba:	2300      	movs	r3, #0
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	2300      	movs	r3, #0
 80030c0:	617b      	str	r3, [r7, #20]
 80030c2:	2300      	movs	r3, #0
 80030c4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030ca:	4b1e      	ldr	r3, [pc, #120]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x94>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d002      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x30>
 80030da:	2b08      	cmp	r3, #8
 80030dc:	d003      	beq.n	80030e6 <HAL_RCC_GetSysClockFreq+0x36>
 80030de:	e027      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030e0:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 80030e2:	613b      	str	r3, [r7, #16]
      break;
 80030e4:	e027      	b.n	8003136 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	0c9b      	lsrs	r3, r3, #18
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	4a17      	ldr	r2, [pc, #92]	@ (800314c <HAL_RCC_GetSysClockFreq+0x9c>)
 80030f0:	5cd3      	ldrb	r3, [r2, r3]
 80030f2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d010      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030fe:	4b11      	ldr	r3, [pc, #68]	@ (8003144 <HAL_RCC_GetSysClockFreq+0x94>)
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	0c5b      	lsrs	r3, r3, #17
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	4a11      	ldr	r2, [pc, #68]	@ (8003150 <HAL_RCC_GetSysClockFreq+0xa0>)
 800310a:	5cd3      	ldrb	r3, [r2, r3]
 800310c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a0d      	ldr	r2, [pc, #52]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 8003112:	fb03 f202 	mul.w	r2, r3, r2
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	fbb2 f3f3 	udiv	r3, r2, r3
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	e004      	b.n	800312a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a0c      	ldr	r2, [pc, #48]	@ (8003154 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003124:	fb02 f303 	mul.w	r3, r2, r3
 8003128:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	613b      	str	r3, [r7, #16]
      break;
 800312e:	e002      	b.n	8003136 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003130:	4b05      	ldr	r3, [pc, #20]	@ (8003148 <HAL_RCC_GetSysClockFreq+0x98>)
 8003132:	613b      	str	r3, [r7, #16]
      break;
 8003134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003136:	693b      	ldr	r3, [r7, #16]
}
 8003138:	4618      	mov	r0, r3
 800313a:	371c      	adds	r7, #28
 800313c:	46bd      	mov	sp, r7
 800313e:	bc80      	pop	{r7}
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	40021000 	.word	0x40021000
 8003148:	007a1200 	.word	0x007a1200
 800314c:	08004618 	.word	0x08004618
 8003150:	08004628 	.word	0x08004628
 8003154:	003d0900 	.word	0x003d0900

08003158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800315c:	4b02      	ldr	r3, [pc, #8]	@ (8003168 <HAL_RCC_GetHCLKFreq+0x10>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	bc80      	pop	{r7}
 8003166:	4770      	bx	lr
 8003168:	20000004 	.word	0x20000004

0800316c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003170:	f7ff fff2 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 8003174:	4602      	mov	r2, r0
 8003176:	4b05      	ldr	r3, [pc, #20]	@ (800318c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	0a1b      	lsrs	r3, r3, #8
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	4903      	ldr	r1, [pc, #12]	@ (8003190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003182:	5ccb      	ldrb	r3, [r1, r3]
 8003184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003188:	4618      	mov	r0, r3
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40021000 	.word	0x40021000
 8003190:	08004610 	.word	0x08004610

08003194 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003198:	f7ff ffde 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 800319c:	4602      	mov	r2, r0
 800319e:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	0adb      	lsrs	r3, r3, #11
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	4903      	ldr	r1, [pc, #12]	@ (80031b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031aa:	5ccb      	ldrb	r3, [r1, r3]
 80031ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40021000 	.word	0x40021000
 80031b8:	08004610 	.word	0x08004610

080031bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031c4:	4b0a      	ldr	r3, [pc, #40]	@ (80031f0 <RCC_Delay+0x34>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a0a      	ldr	r2, [pc, #40]	@ (80031f4 <RCC_Delay+0x38>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	0a5b      	lsrs	r3, r3, #9
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	fb02 f303 	mul.w	r3, r2, r3
 80031d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031d8:	bf00      	nop
  }
  while (Delay --);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1e5a      	subs	r2, r3, #1
 80031de:	60fa      	str	r2, [r7, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1f9      	bne.n	80031d8 <RCC_Delay+0x1c>
}
 80031e4:	bf00      	nop
 80031e6:	bf00      	nop
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr
 80031f0:	20000004 	.word	0x20000004
 80031f4:	10624dd3 	.word	0x10624dd3

080031f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e041      	b.n	800328e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d106      	bne.n	8003224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7fe fa8a 	bl	8001738 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2202      	movs	r2, #2
 8003228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3304      	adds	r3, #4
 8003234:	4619      	mov	r1, r3
 8003236:	4610      	mov	r0, r2
 8003238:	f000 fa5c 	bl	80036f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003298:	b480      	push	{r7}
 800329a:	b085      	sub	sp, #20
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d001      	beq.n	80032b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e03a      	b.n	8003326 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f042 0201 	orr.w	r2, r2, #1
 80032c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a18      	ldr	r2, [pc, #96]	@ (8003330 <HAL_TIM_Base_Start_IT+0x98>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d00e      	beq.n	80032f0 <HAL_TIM_Base_Start_IT+0x58>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032da:	d009      	beq.n	80032f0 <HAL_TIM_Base_Start_IT+0x58>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a14      	ldr	r2, [pc, #80]	@ (8003334 <HAL_TIM_Base_Start_IT+0x9c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d004      	beq.n	80032f0 <HAL_TIM_Base_Start_IT+0x58>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a13      	ldr	r2, [pc, #76]	@ (8003338 <HAL_TIM_Base_Start_IT+0xa0>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d111      	bne.n	8003314 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2b06      	cmp	r3, #6
 8003300:	d010      	beq.n	8003324 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f042 0201 	orr.w	r2, r2, #1
 8003310:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003312:	e007      	b.n	8003324 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0201 	orr.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	bc80      	pop	{r7}
 800332e:	4770      	bx	lr
 8003330:	40012c00 	.word	0x40012c00
 8003334:	40000400 	.word	0x40000400
 8003338:	40000800 	.word	0x40000800

0800333c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d020      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d01b      	beq.n	80033a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0202 	mvn.w	r2, #2
 8003370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f998 	bl	80036bc <HAL_TIM_IC_CaptureCallback>
 800338c:	e005      	b.n	800339a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f98b 	bl	80036aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f99a 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f003 0304 	and.w	r3, r3, #4
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d020      	beq.n	80033ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f003 0304 	and.w	r3, r3, #4
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d01b      	beq.n	80033ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0204 	mvn.w	r2, #4
 80033bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2202      	movs	r2, #2
 80033c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	699b      	ldr	r3, [r3, #24]
 80033ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f972 	bl	80036bc <HAL_TIM_IC_CaptureCallback>
 80033d8:	e005      	b.n	80033e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f965 	bl	80036aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f000 f974 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2200      	movs	r2, #0
 80033ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	f003 0308 	and.w	r3, r3, #8
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d020      	beq.n	8003438 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f003 0308 	and.w	r3, r3, #8
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d01b      	beq.n	8003438 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0208 	mvn.w	r2, #8
 8003408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2204      	movs	r2, #4
 800340e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f003 0303 	and.w	r3, r3, #3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 f94c 	bl	80036bc <HAL_TIM_IC_CaptureCallback>
 8003424:	e005      	b.n	8003432 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 f93f 	bl	80036aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f94e 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b00      	cmp	r3, #0
 8003440:	d020      	beq.n	8003484 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f003 0310 	and.w	r3, r3, #16
 8003448:	2b00      	cmp	r3, #0
 800344a:	d01b      	beq.n	8003484 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0210 	mvn.w	r2, #16
 8003454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2208      	movs	r2, #8
 800345a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f926 	bl	80036bc <HAL_TIM_IC_CaptureCallback>
 8003470:	e005      	b.n	800347e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f919 	bl	80036aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f928 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b00      	cmp	r3, #0
 800348c:	d00c      	beq.n	80034a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d007      	beq.n	80034a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f06f 0201 	mvn.w	r2, #1
 80034a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7fe f9e8 	bl	8001878 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00c      	beq.n	80034cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d007      	beq.n	80034cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80034c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	f000 fa7f 	bl	80039ca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00c      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d007      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80034e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f8f8 	bl	80036e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 0320 	and.w	r3, r3, #32
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00c      	beq.n	8003514 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 0320 	and.w	r3, r3, #32
 8003500:	2b00      	cmp	r3, #0
 8003502:	d007      	beq.n	8003514 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0220 	mvn.w	r2, #32
 800350c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 fa52 	bl	80039b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003514:	bf00      	nop
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003526:	2300      	movs	r3, #0
 8003528:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <HAL_TIM_ConfigClockSource+0x1c>
 8003534:	2302      	movs	r3, #2
 8003536:	e0b4      	b.n	80036a2 <HAL_TIM_ConfigClockSource+0x186>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2202      	movs	r2, #2
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800355e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003570:	d03e      	beq.n	80035f0 <HAL_TIM_ConfigClockSource+0xd4>
 8003572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003576:	f200 8087 	bhi.w	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 800357a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800357e:	f000 8086 	beq.w	800368e <HAL_TIM_ConfigClockSource+0x172>
 8003582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003586:	d87f      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 8003588:	2b70      	cmp	r3, #112	@ 0x70
 800358a:	d01a      	beq.n	80035c2 <HAL_TIM_ConfigClockSource+0xa6>
 800358c:	2b70      	cmp	r3, #112	@ 0x70
 800358e:	d87b      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 8003590:	2b60      	cmp	r3, #96	@ 0x60
 8003592:	d050      	beq.n	8003636 <HAL_TIM_ConfigClockSource+0x11a>
 8003594:	2b60      	cmp	r3, #96	@ 0x60
 8003596:	d877      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 8003598:	2b50      	cmp	r3, #80	@ 0x50
 800359a:	d03c      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0xfa>
 800359c:	2b50      	cmp	r3, #80	@ 0x50
 800359e:	d873      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 80035a0:	2b40      	cmp	r3, #64	@ 0x40
 80035a2:	d058      	beq.n	8003656 <HAL_TIM_ConfigClockSource+0x13a>
 80035a4:	2b40      	cmp	r3, #64	@ 0x40
 80035a6:	d86f      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 80035a8:	2b30      	cmp	r3, #48	@ 0x30
 80035aa:	d064      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x15a>
 80035ac:	2b30      	cmp	r3, #48	@ 0x30
 80035ae:	d86b      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 80035b0:	2b20      	cmp	r3, #32
 80035b2:	d060      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x15a>
 80035b4:	2b20      	cmp	r3, #32
 80035b6:	d867      	bhi.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d05c      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x15a>
 80035bc:	2b10      	cmp	r3, #16
 80035be:	d05a      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x15a>
 80035c0:	e062      	b.n	8003688 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80035d2:	f000 f974 	bl	80038be <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80035e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	609a      	str	r2, [r3, #8]
      break;
 80035ee:	e04f      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003600:	f000 f95d 	bl	80038be <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003612:	609a      	str	r2, [r3, #8]
      break;
 8003614:	e03c      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003622:	461a      	mov	r2, r3
 8003624:	f000 f8d4 	bl	80037d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2150      	movs	r1, #80	@ 0x50
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f92b 	bl	800388a <TIM_ITRx_SetConfig>
      break;
 8003634:	e02c      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003642:	461a      	mov	r2, r3
 8003644:	f000 f8f2 	bl	800382c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2160      	movs	r1, #96	@ 0x60
 800364e:	4618      	mov	r0, r3
 8003650:	f000 f91b 	bl	800388a <TIM_ITRx_SetConfig>
      break;
 8003654:	e01c      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003662:	461a      	mov	r2, r3
 8003664:	f000 f8b4 	bl	80037d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2140      	movs	r1, #64	@ 0x40
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f90b 	bl	800388a <TIM_ITRx_SetConfig>
      break;
 8003674:	e00c      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4619      	mov	r1, r3
 8003680:	4610      	mov	r0, r2
 8003682:	f000 f902 	bl	800388a <TIM_ITRx_SetConfig>
      break;
 8003686:	e003      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	73fb      	strb	r3, [r7, #15]
      break;
 800368c:	e000      	b.n	8003690 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800368e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2201      	movs	r2, #1
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b083      	sub	sp, #12
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036b2:	bf00      	nop
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr

080036bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036bc:	b480      	push	{r7}
 80036be:	b083      	sub	sp, #12
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr

080036ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr

080036e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr
	...

080036f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	4a2f      	ldr	r2, [pc, #188]	@ (80037c4 <TIM_Base_SetConfig+0xd0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d00b      	beq.n	8003724 <TIM_Base_SetConfig+0x30>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003712:	d007      	beq.n	8003724 <TIM_Base_SetConfig+0x30>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a2c      	ldr	r2, [pc, #176]	@ (80037c8 <TIM_Base_SetConfig+0xd4>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d003      	beq.n	8003724 <TIM_Base_SetConfig+0x30>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a2b      	ldr	r2, [pc, #172]	@ (80037cc <TIM_Base_SetConfig+0xd8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d108      	bne.n	8003736 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a22      	ldr	r2, [pc, #136]	@ (80037c4 <TIM_Base_SetConfig+0xd0>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d00b      	beq.n	8003756 <TIM_Base_SetConfig+0x62>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003744:	d007      	beq.n	8003756 <TIM_Base_SetConfig+0x62>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a1f      	ldr	r2, [pc, #124]	@ (80037c8 <TIM_Base_SetConfig+0xd4>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d003      	beq.n	8003756 <TIM_Base_SetConfig+0x62>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a1e      	ldr	r2, [pc, #120]	@ (80037cc <TIM_Base_SetConfig+0xd8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d108      	bne.n	8003768 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800375c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	4313      	orrs	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	4313      	orrs	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a0d      	ldr	r2, [pc, #52]	@ (80037c4 <TIM_Base_SetConfig+0xd0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d103      	bne.n	800379c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d005      	beq.n	80037ba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	f023 0201 	bic.w	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	611a      	str	r2, [r3, #16]
  }
}
 80037ba:	bf00      	nop
 80037bc:	3714      	adds	r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr
 80037c4:	40012c00 	.word	0x40012c00
 80037c8:	40000400 	.word	0x40000400
 80037cc:	40000800 	.word	0x40000800

080037d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b087      	sub	sp, #28
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	f023 0201 	bic.w	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	699b      	ldr	r3, [r3, #24]
 80037f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4313      	orrs	r3, r2
 8003804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f023 030a 	bic.w	r3, r3, #10
 800380c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	697a      	ldr	r2, [r7, #20]
 8003820:	621a      	str	r2, [r3, #32]
}
 8003822:	bf00      	nop
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800382c:	b480      	push	{r7}
 800382e:	b087      	sub	sp, #28
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	f023 0210 	bic.w	r2, r3, #16
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	031b      	lsls	r3, r3, #12
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003868:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	011b      	lsls	r3, r3, #4
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	4313      	orrs	r3, r2
 8003872:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	621a      	str	r2, [r3, #32]
}
 8003880:	bf00      	nop
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr

0800388a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f043 0307 	orr.w	r3, r3, #7
 80038ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	609a      	str	r2, [r3, #8]
}
 80038b4:	bf00      	nop
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bc80      	pop	{r7}
 80038bc:	4770      	bx	lr

080038be <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038be:	b480      	push	{r7}
 80038c0:	b087      	sub	sp, #28
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	607a      	str	r2, [r7, #4]
 80038ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038d8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	021a      	lsls	r2, r3, #8
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	431a      	orrs	r2, r3
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	609a      	str	r2, [r3, #8]
}
 80038f2:	bf00      	nop
 80038f4:	371c      	adds	r7, #28
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bc80      	pop	{r7}
 80038fa:	4770      	bx	lr

080038fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003910:	2302      	movs	r3, #2
 8003912:	e046      	b.n	80039a2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800393a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a16      	ldr	r2, [pc, #88]	@ (80039ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d00e      	beq.n	8003976 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003960:	d009      	beq.n	8003976 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a12      	ldr	r2, [pc, #72]	@ (80039b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d004      	beq.n	8003976 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a10      	ldr	r2, [pc, #64]	@ (80039b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d10c      	bne.n	8003990 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800397c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	4313      	orrs	r3, r2
 8003986:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3714      	adds	r7, #20
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bc80      	pop	{r7}
 80039aa:	4770      	bx	lr
 80039ac:	40012c00 	.word	0x40012c00
 80039b0:	40000400 	.word	0x40000400
 80039b4:	40000800 	.word	0x40000800

080039b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80039c0:	bf00      	nop
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bc80      	pop	{r7}
 80039c8:	4770      	bx	lr

080039ca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80039ca:	b480      	push	{r7}
 80039cc:	b083      	sub	sp, #12
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr

080039dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e042      	b.n	8003a74 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7fd febc 	bl	8001780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2224      	movs	r2, #36	@ 0x24
 8003a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f82b 	bl	8003a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	691a      	ldr	r2, [r3, #16]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695a      	ldr	r2, [r3, #20]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2220      	movs	r2, #32
 8003a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689a      	ldr	r2, [r3, #8]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003ab6:	f023 030c 	bic.w	r3, r3, #12
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	68b9      	ldr	r1, [r7, #8]
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699a      	ldr	r2, [r3, #24]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a2c      	ldr	r2, [pc, #176]	@ (8003b90 <UART_SetConfig+0x114>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d103      	bne.n	8003aec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ae4:	f7ff fb56 	bl	8003194 <HAL_RCC_GetPCLK2Freq>
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	e002      	b.n	8003af2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003aec:	f7ff fb3e 	bl	800316c <HAL_RCC_GetPCLK1Freq>
 8003af0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	009a      	lsls	r2, r3, #2
 8003afc:	441a      	add	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	4a22      	ldr	r2, [pc, #136]	@ (8003b94 <UART_SetConfig+0x118>)
 8003b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0e:	095b      	lsrs	r3, r3, #5
 8003b10:	0119      	lsls	r1, r3, #4
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	4613      	mov	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	009a      	lsls	r2, r3, #2
 8003b1c:	441a      	add	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b28:	4b1a      	ldr	r3, [pc, #104]	@ (8003b94 <UART_SetConfig+0x118>)
 8003b2a:	fba3 0302 	umull	r0, r3, r3, r2
 8003b2e:	095b      	lsrs	r3, r3, #5
 8003b30:	2064      	movs	r0, #100	@ 0x64
 8003b32:	fb00 f303 	mul.w	r3, r0, r3
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	011b      	lsls	r3, r3, #4
 8003b3a:	3332      	adds	r3, #50	@ 0x32
 8003b3c:	4a15      	ldr	r2, [pc, #84]	@ (8003b94 <UART_SetConfig+0x118>)
 8003b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b42:	095b      	lsrs	r3, r3, #5
 8003b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b48:	4419      	add	r1, r3
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	4413      	add	r3, r2
 8003b52:	009a      	lsls	r2, r3, #2
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b60:	4b0c      	ldr	r3, [pc, #48]	@ (8003b94 <UART_SetConfig+0x118>)
 8003b62:	fba3 0302 	umull	r0, r3, r3, r2
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	2064      	movs	r0, #100	@ 0x64
 8003b6a:	fb00 f303 	mul.w	r3, r0, r3
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	3332      	adds	r3, #50	@ 0x32
 8003b74:	4a07      	ldr	r2, [pc, #28]	@ (8003b94 <UART_SetConfig+0x118>)
 8003b76:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	f003 020f 	and.w	r2, r3, #15
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	440a      	add	r2, r1
 8003b86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003b88:	bf00      	nop
 8003b8a:	3710      	adds	r7, #16
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40013800 	.word	0x40013800
 8003b94:	51eb851f 	.word	0x51eb851f

08003b98 <siprintf>:
 8003b98:	b40e      	push	{r1, r2, r3}
 8003b9a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003b9e:	b510      	push	{r4, lr}
 8003ba0:	2400      	movs	r4, #0
 8003ba2:	b09d      	sub	sp, #116	@ 0x74
 8003ba4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003ba6:	9002      	str	r0, [sp, #8]
 8003ba8:	9006      	str	r0, [sp, #24]
 8003baa:	9107      	str	r1, [sp, #28]
 8003bac:	9104      	str	r1, [sp, #16]
 8003bae:	4809      	ldr	r0, [pc, #36]	@ (8003bd4 <siprintf+0x3c>)
 8003bb0:	4909      	ldr	r1, [pc, #36]	@ (8003bd8 <siprintf+0x40>)
 8003bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bb6:	9105      	str	r1, [sp, #20]
 8003bb8:	6800      	ldr	r0, [r0, #0]
 8003bba:	a902      	add	r1, sp, #8
 8003bbc:	9301      	str	r3, [sp, #4]
 8003bbe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003bc0:	f000 f992 	bl	8003ee8 <_svfiprintf_r>
 8003bc4:	9b02      	ldr	r3, [sp, #8]
 8003bc6:	701c      	strb	r4, [r3, #0]
 8003bc8:	b01d      	add	sp, #116	@ 0x74
 8003bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bce:	b003      	add	sp, #12
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20000010 	.word	0x20000010
 8003bd8:	ffff0208 	.word	0xffff0208

08003bdc <memset>:
 8003bdc:	4603      	mov	r3, r0
 8003bde:	4402      	add	r2, r0
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d100      	bne.n	8003be6 <memset+0xa>
 8003be4:	4770      	bx	lr
 8003be6:	f803 1b01 	strb.w	r1, [r3], #1
 8003bea:	e7f9      	b.n	8003be0 <memset+0x4>

08003bec <__errno>:
 8003bec:	4b01      	ldr	r3, [pc, #4]	@ (8003bf4 <__errno+0x8>)
 8003bee:	6818      	ldr	r0, [r3, #0]
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000010 	.word	0x20000010

08003bf8 <__libc_init_array>:
 8003bf8:	b570      	push	{r4, r5, r6, lr}
 8003bfa:	2600      	movs	r6, #0
 8003bfc:	4d0c      	ldr	r5, [pc, #48]	@ (8003c30 <__libc_init_array+0x38>)
 8003bfe:	4c0d      	ldr	r4, [pc, #52]	@ (8003c34 <__libc_init_array+0x3c>)
 8003c00:	1b64      	subs	r4, r4, r5
 8003c02:	10a4      	asrs	r4, r4, #2
 8003c04:	42a6      	cmp	r6, r4
 8003c06:	d109      	bne.n	8003c1c <__libc_init_array+0x24>
 8003c08:	f000 fc76 	bl	80044f8 <_init>
 8003c0c:	2600      	movs	r6, #0
 8003c0e:	4d0a      	ldr	r5, [pc, #40]	@ (8003c38 <__libc_init_array+0x40>)
 8003c10:	4c0a      	ldr	r4, [pc, #40]	@ (8003c3c <__libc_init_array+0x44>)
 8003c12:	1b64      	subs	r4, r4, r5
 8003c14:	10a4      	asrs	r4, r4, #2
 8003c16:	42a6      	cmp	r6, r4
 8003c18:	d105      	bne.n	8003c26 <__libc_init_array+0x2e>
 8003c1a:	bd70      	pop	{r4, r5, r6, pc}
 8003c1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c20:	4798      	blx	r3
 8003c22:	3601      	adds	r6, #1
 8003c24:	e7ee      	b.n	8003c04 <__libc_init_array+0xc>
 8003c26:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c2a:	4798      	blx	r3
 8003c2c:	3601      	adds	r6, #1
 8003c2e:	e7f2      	b.n	8003c16 <__libc_init_array+0x1e>
 8003c30:	08004660 	.word	0x08004660
 8003c34:	08004660 	.word	0x08004660
 8003c38:	08004660 	.word	0x08004660
 8003c3c:	08004664 	.word	0x08004664

08003c40 <__retarget_lock_acquire_recursive>:
 8003c40:	4770      	bx	lr

08003c42 <__retarget_lock_release_recursive>:
 8003c42:	4770      	bx	lr

08003c44 <_free_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	4605      	mov	r5, r0
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	d040      	beq.n	8003cce <_free_r+0x8a>
 8003c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c50:	1f0c      	subs	r4, r1, #4
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bfb8      	it	lt
 8003c56:	18e4      	addlt	r4, r4, r3
 8003c58:	f000 f8de 	bl	8003e18 <__malloc_lock>
 8003c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cd0 <_free_r+0x8c>)
 8003c5e:	6813      	ldr	r3, [r2, #0]
 8003c60:	b933      	cbnz	r3, 8003c70 <_free_r+0x2c>
 8003c62:	6063      	str	r3, [r4, #4]
 8003c64:	6014      	str	r4, [r2, #0]
 8003c66:	4628      	mov	r0, r5
 8003c68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c6c:	f000 b8da 	b.w	8003e24 <__malloc_unlock>
 8003c70:	42a3      	cmp	r3, r4
 8003c72:	d908      	bls.n	8003c86 <_free_r+0x42>
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	1821      	adds	r1, r4, r0
 8003c78:	428b      	cmp	r3, r1
 8003c7a:	bf01      	itttt	eq
 8003c7c:	6819      	ldreq	r1, [r3, #0]
 8003c7e:	685b      	ldreq	r3, [r3, #4]
 8003c80:	1809      	addeq	r1, r1, r0
 8003c82:	6021      	streq	r1, [r4, #0]
 8003c84:	e7ed      	b.n	8003c62 <_free_r+0x1e>
 8003c86:	461a      	mov	r2, r3
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	b10b      	cbz	r3, 8003c90 <_free_r+0x4c>
 8003c8c:	42a3      	cmp	r3, r4
 8003c8e:	d9fa      	bls.n	8003c86 <_free_r+0x42>
 8003c90:	6811      	ldr	r1, [r2, #0]
 8003c92:	1850      	adds	r0, r2, r1
 8003c94:	42a0      	cmp	r0, r4
 8003c96:	d10b      	bne.n	8003cb0 <_free_r+0x6c>
 8003c98:	6820      	ldr	r0, [r4, #0]
 8003c9a:	4401      	add	r1, r0
 8003c9c:	1850      	adds	r0, r2, r1
 8003c9e:	4283      	cmp	r3, r0
 8003ca0:	6011      	str	r1, [r2, #0]
 8003ca2:	d1e0      	bne.n	8003c66 <_free_r+0x22>
 8003ca4:	6818      	ldr	r0, [r3, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	4408      	add	r0, r1
 8003caa:	6010      	str	r0, [r2, #0]
 8003cac:	6053      	str	r3, [r2, #4]
 8003cae:	e7da      	b.n	8003c66 <_free_r+0x22>
 8003cb0:	d902      	bls.n	8003cb8 <_free_r+0x74>
 8003cb2:	230c      	movs	r3, #12
 8003cb4:	602b      	str	r3, [r5, #0]
 8003cb6:	e7d6      	b.n	8003c66 <_free_r+0x22>
 8003cb8:	6820      	ldr	r0, [r4, #0]
 8003cba:	1821      	adds	r1, r4, r0
 8003cbc:	428b      	cmp	r3, r1
 8003cbe:	bf01      	itttt	eq
 8003cc0:	6819      	ldreq	r1, [r3, #0]
 8003cc2:	685b      	ldreq	r3, [r3, #4]
 8003cc4:	1809      	addeq	r1, r1, r0
 8003cc6:	6021      	streq	r1, [r4, #0]
 8003cc8:	6063      	str	r3, [r4, #4]
 8003cca:	6054      	str	r4, [r2, #4]
 8003ccc:	e7cb      	b.n	8003c66 <_free_r+0x22>
 8003cce:	bd38      	pop	{r3, r4, r5, pc}
 8003cd0:	200003a4 	.word	0x200003a4

08003cd4 <sbrk_aligned>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	4e0f      	ldr	r6, [pc, #60]	@ (8003d14 <sbrk_aligned+0x40>)
 8003cd8:	460c      	mov	r4, r1
 8003cda:	6831      	ldr	r1, [r6, #0]
 8003cdc:	4605      	mov	r5, r0
 8003cde:	b911      	cbnz	r1, 8003ce6 <sbrk_aligned+0x12>
 8003ce0:	f000 fba8 	bl	8004434 <_sbrk_r>
 8003ce4:	6030      	str	r0, [r6, #0]
 8003ce6:	4621      	mov	r1, r4
 8003ce8:	4628      	mov	r0, r5
 8003cea:	f000 fba3 	bl	8004434 <_sbrk_r>
 8003cee:	1c43      	adds	r3, r0, #1
 8003cf0:	d103      	bne.n	8003cfa <sbrk_aligned+0x26>
 8003cf2:	f04f 34ff 	mov.w	r4, #4294967295
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	bd70      	pop	{r4, r5, r6, pc}
 8003cfa:	1cc4      	adds	r4, r0, #3
 8003cfc:	f024 0403 	bic.w	r4, r4, #3
 8003d00:	42a0      	cmp	r0, r4
 8003d02:	d0f8      	beq.n	8003cf6 <sbrk_aligned+0x22>
 8003d04:	1a21      	subs	r1, r4, r0
 8003d06:	4628      	mov	r0, r5
 8003d08:	f000 fb94 	bl	8004434 <_sbrk_r>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d1f2      	bne.n	8003cf6 <sbrk_aligned+0x22>
 8003d10:	e7ef      	b.n	8003cf2 <sbrk_aligned+0x1e>
 8003d12:	bf00      	nop
 8003d14:	200003a0 	.word	0x200003a0

08003d18 <_malloc_r>:
 8003d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d1c:	1ccd      	adds	r5, r1, #3
 8003d1e:	f025 0503 	bic.w	r5, r5, #3
 8003d22:	3508      	adds	r5, #8
 8003d24:	2d0c      	cmp	r5, #12
 8003d26:	bf38      	it	cc
 8003d28:	250c      	movcc	r5, #12
 8003d2a:	2d00      	cmp	r5, #0
 8003d2c:	4606      	mov	r6, r0
 8003d2e:	db01      	blt.n	8003d34 <_malloc_r+0x1c>
 8003d30:	42a9      	cmp	r1, r5
 8003d32:	d904      	bls.n	8003d3e <_malloc_r+0x26>
 8003d34:	230c      	movs	r3, #12
 8003d36:	6033      	str	r3, [r6, #0]
 8003d38:	2000      	movs	r0, #0
 8003d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e14 <_malloc_r+0xfc>
 8003d42:	f000 f869 	bl	8003e18 <__malloc_lock>
 8003d46:	f8d8 3000 	ldr.w	r3, [r8]
 8003d4a:	461c      	mov	r4, r3
 8003d4c:	bb44      	cbnz	r4, 8003da0 <_malloc_r+0x88>
 8003d4e:	4629      	mov	r1, r5
 8003d50:	4630      	mov	r0, r6
 8003d52:	f7ff ffbf 	bl	8003cd4 <sbrk_aligned>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	4604      	mov	r4, r0
 8003d5a:	d158      	bne.n	8003e0e <_malloc_r+0xf6>
 8003d5c:	f8d8 4000 	ldr.w	r4, [r8]
 8003d60:	4627      	mov	r7, r4
 8003d62:	2f00      	cmp	r7, #0
 8003d64:	d143      	bne.n	8003dee <_malloc_r+0xd6>
 8003d66:	2c00      	cmp	r4, #0
 8003d68:	d04b      	beq.n	8003e02 <_malloc_r+0xea>
 8003d6a:	6823      	ldr	r3, [r4, #0]
 8003d6c:	4639      	mov	r1, r7
 8003d6e:	4630      	mov	r0, r6
 8003d70:	eb04 0903 	add.w	r9, r4, r3
 8003d74:	f000 fb5e 	bl	8004434 <_sbrk_r>
 8003d78:	4581      	cmp	r9, r0
 8003d7a:	d142      	bne.n	8003e02 <_malloc_r+0xea>
 8003d7c:	6821      	ldr	r1, [r4, #0]
 8003d7e:	4630      	mov	r0, r6
 8003d80:	1a6d      	subs	r5, r5, r1
 8003d82:	4629      	mov	r1, r5
 8003d84:	f7ff ffa6 	bl	8003cd4 <sbrk_aligned>
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d03a      	beq.n	8003e02 <_malloc_r+0xea>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	442b      	add	r3, r5
 8003d90:	6023      	str	r3, [r4, #0]
 8003d92:	f8d8 3000 	ldr.w	r3, [r8]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	bb62      	cbnz	r2, 8003df4 <_malloc_r+0xdc>
 8003d9a:	f8c8 7000 	str.w	r7, [r8]
 8003d9e:	e00f      	b.n	8003dc0 <_malloc_r+0xa8>
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	1b52      	subs	r2, r2, r5
 8003da4:	d420      	bmi.n	8003de8 <_malloc_r+0xd0>
 8003da6:	2a0b      	cmp	r2, #11
 8003da8:	d917      	bls.n	8003dda <_malloc_r+0xc2>
 8003daa:	1961      	adds	r1, r4, r5
 8003dac:	42a3      	cmp	r3, r4
 8003dae:	6025      	str	r5, [r4, #0]
 8003db0:	bf18      	it	ne
 8003db2:	6059      	strne	r1, [r3, #4]
 8003db4:	6863      	ldr	r3, [r4, #4]
 8003db6:	bf08      	it	eq
 8003db8:	f8c8 1000 	streq.w	r1, [r8]
 8003dbc:	5162      	str	r2, [r4, r5]
 8003dbe:	604b      	str	r3, [r1, #4]
 8003dc0:	4630      	mov	r0, r6
 8003dc2:	f000 f82f 	bl	8003e24 <__malloc_unlock>
 8003dc6:	f104 000b 	add.w	r0, r4, #11
 8003dca:	1d23      	adds	r3, r4, #4
 8003dcc:	f020 0007 	bic.w	r0, r0, #7
 8003dd0:	1ac2      	subs	r2, r0, r3
 8003dd2:	bf1c      	itt	ne
 8003dd4:	1a1b      	subne	r3, r3, r0
 8003dd6:	50a3      	strne	r3, [r4, r2]
 8003dd8:	e7af      	b.n	8003d3a <_malloc_r+0x22>
 8003dda:	6862      	ldr	r2, [r4, #4]
 8003ddc:	42a3      	cmp	r3, r4
 8003dde:	bf0c      	ite	eq
 8003de0:	f8c8 2000 	streq.w	r2, [r8]
 8003de4:	605a      	strne	r2, [r3, #4]
 8003de6:	e7eb      	b.n	8003dc0 <_malloc_r+0xa8>
 8003de8:	4623      	mov	r3, r4
 8003dea:	6864      	ldr	r4, [r4, #4]
 8003dec:	e7ae      	b.n	8003d4c <_malloc_r+0x34>
 8003dee:	463c      	mov	r4, r7
 8003df0:	687f      	ldr	r7, [r7, #4]
 8003df2:	e7b6      	b.n	8003d62 <_malloc_r+0x4a>
 8003df4:	461a      	mov	r2, r3
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	42a3      	cmp	r3, r4
 8003dfa:	d1fb      	bne.n	8003df4 <_malloc_r+0xdc>
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	6053      	str	r3, [r2, #4]
 8003e00:	e7de      	b.n	8003dc0 <_malloc_r+0xa8>
 8003e02:	230c      	movs	r3, #12
 8003e04:	4630      	mov	r0, r6
 8003e06:	6033      	str	r3, [r6, #0]
 8003e08:	f000 f80c 	bl	8003e24 <__malloc_unlock>
 8003e0c:	e794      	b.n	8003d38 <_malloc_r+0x20>
 8003e0e:	6005      	str	r5, [r0, #0]
 8003e10:	e7d6      	b.n	8003dc0 <_malloc_r+0xa8>
 8003e12:	bf00      	nop
 8003e14:	200003a4 	.word	0x200003a4

08003e18 <__malloc_lock>:
 8003e18:	4801      	ldr	r0, [pc, #4]	@ (8003e20 <__malloc_lock+0x8>)
 8003e1a:	f7ff bf11 	b.w	8003c40 <__retarget_lock_acquire_recursive>
 8003e1e:	bf00      	nop
 8003e20:	2000039c 	.word	0x2000039c

08003e24 <__malloc_unlock>:
 8003e24:	4801      	ldr	r0, [pc, #4]	@ (8003e2c <__malloc_unlock+0x8>)
 8003e26:	f7ff bf0c 	b.w	8003c42 <__retarget_lock_release_recursive>
 8003e2a:	bf00      	nop
 8003e2c:	2000039c 	.word	0x2000039c

08003e30 <__ssputs_r>:
 8003e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e34:	461f      	mov	r7, r3
 8003e36:	688e      	ldr	r6, [r1, #8]
 8003e38:	4682      	mov	sl, r0
 8003e3a:	42be      	cmp	r6, r7
 8003e3c:	460c      	mov	r4, r1
 8003e3e:	4690      	mov	r8, r2
 8003e40:	680b      	ldr	r3, [r1, #0]
 8003e42:	d82d      	bhi.n	8003ea0 <__ssputs_r+0x70>
 8003e44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003e48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003e4c:	d026      	beq.n	8003e9c <__ssputs_r+0x6c>
 8003e4e:	6965      	ldr	r5, [r4, #20]
 8003e50:	6909      	ldr	r1, [r1, #16]
 8003e52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003e56:	eba3 0901 	sub.w	r9, r3, r1
 8003e5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e5e:	1c7b      	adds	r3, r7, #1
 8003e60:	444b      	add	r3, r9
 8003e62:	106d      	asrs	r5, r5, #1
 8003e64:	429d      	cmp	r5, r3
 8003e66:	bf38      	it	cc
 8003e68:	461d      	movcc	r5, r3
 8003e6a:	0553      	lsls	r3, r2, #21
 8003e6c:	d527      	bpl.n	8003ebe <__ssputs_r+0x8e>
 8003e6e:	4629      	mov	r1, r5
 8003e70:	f7ff ff52 	bl	8003d18 <_malloc_r>
 8003e74:	4606      	mov	r6, r0
 8003e76:	b360      	cbz	r0, 8003ed2 <__ssputs_r+0xa2>
 8003e78:	464a      	mov	r2, r9
 8003e7a:	6921      	ldr	r1, [r4, #16]
 8003e7c:	f000 faf8 	bl	8004470 <memcpy>
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e8a:	81a3      	strh	r3, [r4, #12]
 8003e8c:	6126      	str	r6, [r4, #16]
 8003e8e:	444e      	add	r6, r9
 8003e90:	6026      	str	r6, [r4, #0]
 8003e92:	463e      	mov	r6, r7
 8003e94:	6165      	str	r5, [r4, #20]
 8003e96:	eba5 0509 	sub.w	r5, r5, r9
 8003e9a:	60a5      	str	r5, [r4, #8]
 8003e9c:	42be      	cmp	r6, r7
 8003e9e:	d900      	bls.n	8003ea2 <__ssputs_r+0x72>
 8003ea0:	463e      	mov	r6, r7
 8003ea2:	4632      	mov	r2, r6
 8003ea4:	4641      	mov	r1, r8
 8003ea6:	6820      	ldr	r0, [r4, #0]
 8003ea8:	f000 faaa 	bl	8004400 <memmove>
 8003eac:	2000      	movs	r0, #0
 8003eae:	68a3      	ldr	r3, [r4, #8]
 8003eb0:	1b9b      	subs	r3, r3, r6
 8003eb2:	60a3      	str	r3, [r4, #8]
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	4433      	add	r3, r6
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ebe:	462a      	mov	r2, r5
 8003ec0:	f000 fae4 	bl	800448c <_realloc_r>
 8003ec4:	4606      	mov	r6, r0
 8003ec6:	2800      	cmp	r0, #0
 8003ec8:	d1e0      	bne.n	8003e8c <__ssputs_r+0x5c>
 8003eca:	4650      	mov	r0, sl
 8003ecc:	6921      	ldr	r1, [r4, #16]
 8003ece:	f7ff feb9 	bl	8003c44 <_free_r>
 8003ed2:	230c      	movs	r3, #12
 8003ed4:	f8ca 3000 	str.w	r3, [sl]
 8003ed8:	89a3      	ldrh	r3, [r4, #12]
 8003eda:	f04f 30ff 	mov.w	r0, #4294967295
 8003ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ee2:	81a3      	strh	r3, [r4, #12]
 8003ee4:	e7e9      	b.n	8003eba <__ssputs_r+0x8a>
	...

08003ee8 <_svfiprintf_r>:
 8003ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eec:	4698      	mov	r8, r3
 8003eee:	898b      	ldrh	r3, [r1, #12]
 8003ef0:	4607      	mov	r7, r0
 8003ef2:	061b      	lsls	r3, r3, #24
 8003ef4:	460d      	mov	r5, r1
 8003ef6:	4614      	mov	r4, r2
 8003ef8:	b09d      	sub	sp, #116	@ 0x74
 8003efa:	d510      	bpl.n	8003f1e <_svfiprintf_r+0x36>
 8003efc:	690b      	ldr	r3, [r1, #16]
 8003efe:	b973      	cbnz	r3, 8003f1e <_svfiprintf_r+0x36>
 8003f00:	2140      	movs	r1, #64	@ 0x40
 8003f02:	f7ff ff09 	bl	8003d18 <_malloc_r>
 8003f06:	6028      	str	r0, [r5, #0]
 8003f08:	6128      	str	r0, [r5, #16]
 8003f0a:	b930      	cbnz	r0, 8003f1a <_svfiprintf_r+0x32>
 8003f0c:	230c      	movs	r3, #12
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	f04f 30ff 	mov.w	r0, #4294967295
 8003f14:	b01d      	add	sp, #116	@ 0x74
 8003f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1a:	2340      	movs	r3, #64	@ 0x40
 8003f1c:	616b      	str	r3, [r5, #20]
 8003f1e:	2300      	movs	r3, #0
 8003f20:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f22:	2320      	movs	r3, #32
 8003f24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f28:	2330      	movs	r3, #48	@ 0x30
 8003f2a:	f04f 0901 	mov.w	r9, #1
 8003f2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f32:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80040cc <_svfiprintf_r+0x1e4>
 8003f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003f3a:	4623      	mov	r3, r4
 8003f3c:	469a      	mov	sl, r3
 8003f3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003f42:	b10a      	cbz	r2, 8003f48 <_svfiprintf_r+0x60>
 8003f44:	2a25      	cmp	r2, #37	@ 0x25
 8003f46:	d1f9      	bne.n	8003f3c <_svfiprintf_r+0x54>
 8003f48:	ebba 0b04 	subs.w	fp, sl, r4
 8003f4c:	d00b      	beq.n	8003f66 <_svfiprintf_r+0x7e>
 8003f4e:	465b      	mov	r3, fp
 8003f50:	4622      	mov	r2, r4
 8003f52:	4629      	mov	r1, r5
 8003f54:	4638      	mov	r0, r7
 8003f56:	f7ff ff6b 	bl	8003e30 <__ssputs_r>
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	f000 80a7 	beq.w	80040ae <_svfiprintf_r+0x1c6>
 8003f60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f62:	445a      	add	r2, fp
 8003f64:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f66:	f89a 3000 	ldrb.w	r3, [sl]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 809f 	beq.w	80040ae <_svfiprintf_r+0x1c6>
 8003f70:	2300      	movs	r3, #0
 8003f72:	f04f 32ff 	mov.w	r2, #4294967295
 8003f76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f7a:	f10a 0a01 	add.w	sl, sl, #1
 8003f7e:	9304      	str	r3, [sp, #16]
 8003f80:	9307      	str	r3, [sp, #28]
 8003f82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f86:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f88:	4654      	mov	r4, sl
 8003f8a:	2205      	movs	r2, #5
 8003f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f90:	484e      	ldr	r0, [pc, #312]	@ (80040cc <_svfiprintf_r+0x1e4>)
 8003f92:	f000 fa5f 	bl	8004454 <memchr>
 8003f96:	9a04      	ldr	r2, [sp, #16]
 8003f98:	b9d8      	cbnz	r0, 8003fd2 <_svfiprintf_r+0xea>
 8003f9a:	06d0      	lsls	r0, r2, #27
 8003f9c:	bf44      	itt	mi
 8003f9e:	2320      	movmi	r3, #32
 8003fa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fa4:	0711      	lsls	r1, r2, #28
 8003fa6:	bf44      	itt	mi
 8003fa8:	232b      	movmi	r3, #43	@ 0x2b
 8003faa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003fae:	f89a 3000 	ldrb.w	r3, [sl]
 8003fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fb4:	d015      	beq.n	8003fe2 <_svfiprintf_r+0xfa>
 8003fb6:	4654      	mov	r4, sl
 8003fb8:	2000      	movs	r0, #0
 8003fba:	f04f 0c0a 	mov.w	ip, #10
 8003fbe:	9a07      	ldr	r2, [sp, #28]
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003fc6:	3b30      	subs	r3, #48	@ 0x30
 8003fc8:	2b09      	cmp	r3, #9
 8003fca:	d94b      	bls.n	8004064 <_svfiprintf_r+0x17c>
 8003fcc:	b1b0      	cbz	r0, 8003ffc <_svfiprintf_r+0x114>
 8003fce:	9207      	str	r2, [sp, #28]
 8003fd0:	e014      	b.n	8003ffc <_svfiprintf_r+0x114>
 8003fd2:	eba0 0308 	sub.w	r3, r0, r8
 8003fd6:	fa09 f303 	lsl.w	r3, r9, r3
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	46a2      	mov	sl, r4
 8003fde:	9304      	str	r3, [sp, #16]
 8003fe0:	e7d2      	b.n	8003f88 <_svfiprintf_r+0xa0>
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	1d19      	adds	r1, r3, #4
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	9103      	str	r1, [sp, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	bfbb      	ittet	lt
 8003fee:	425b      	neglt	r3, r3
 8003ff0:	f042 0202 	orrlt.w	r2, r2, #2
 8003ff4:	9307      	strge	r3, [sp, #28]
 8003ff6:	9307      	strlt	r3, [sp, #28]
 8003ff8:	bfb8      	it	lt
 8003ffa:	9204      	strlt	r2, [sp, #16]
 8003ffc:	7823      	ldrb	r3, [r4, #0]
 8003ffe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004000:	d10a      	bne.n	8004018 <_svfiprintf_r+0x130>
 8004002:	7863      	ldrb	r3, [r4, #1]
 8004004:	2b2a      	cmp	r3, #42	@ 0x2a
 8004006:	d132      	bne.n	800406e <_svfiprintf_r+0x186>
 8004008:	9b03      	ldr	r3, [sp, #12]
 800400a:	3402      	adds	r4, #2
 800400c:	1d1a      	adds	r2, r3, #4
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	9203      	str	r2, [sp, #12]
 8004012:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004016:	9305      	str	r3, [sp, #20]
 8004018:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80040d0 <_svfiprintf_r+0x1e8>
 800401c:	2203      	movs	r2, #3
 800401e:	4650      	mov	r0, sl
 8004020:	7821      	ldrb	r1, [r4, #0]
 8004022:	f000 fa17 	bl	8004454 <memchr>
 8004026:	b138      	cbz	r0, 8004038 <_svfiprintf_r+0x150>
 8004028:	2240      	movs	r2, #64	@ 0x40
 800402a:	9b04      	ldr	r3, [sp, #16]
 800402c:	eba0 000a 	sub.w	r0, r0, sl
 8004030:	4082      	lsls	r2, r0
 8004032:	4313      	orrs	r3, r2
 8004034:	3401      	adds	r4, #1
 8004036:	9304      	str	r3, [sp, #16]
 8004038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800403c:	2206      	movs	r2, #6
 800403e:	4825      	ldr	r0, [pc, #148]	@ (80040d4 <_svfiprintf_r+0x1ec>)
 8004040:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004044:	f000 fa06 	bl	8004454 <memchr>
 8004048:	2800      	cmp	r0, #0
 800404a:	d036      	beq.n	80040ba <_svfiprintf_r+0x1d2>
 800404c:	4b22      	ldr	r3, [pc, #136]	@ (80040d8 <_svfiprintf_r+0x1f0>)
 800404e:	bb1b      	cbnz	r3, 8004098 <_svfiprintf_r+0x1b0>
 8004050:	9b03      	ldr	r3, [sp, #12]
 8004052:	3307      	adds	r3, #7
 8004054:	f023 0307 	bic.w	r3, r3, #7
 8004058:	3308      	adds	r3, #8
 800405a:	9303      	str	r3, [sp, #12]
 800405c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800405e:	4433      	add	r3, r6
 8004060:	9309      	str	r3, [sp, #36]	@ 0x24
 8004062:	e76a      	b.n	8003f3a <_svfiprintf_r+0x52>
 8004064:	460c      	mov	r4, r1
 8004066:	2001      	movs	r0, #1
 8004068:	fb0c 3202 	mla	r2, ip, r2, r3
 800406c:	e7a8      	b.n	8003fc0 <_svfiprintf_r+0xd8>
 800406e:	2300      	movs	r3, #0
 8004070:	f04f 0c0a 	mov.w	ip, #10
 8004074:	4619      	mov	r1, r3
 8004076:	3401      	adds	r4, #1
 8004078:	9305      	str	r3, [sp, #20]
 800407a:	4620      	mov	r0, r4
 800407c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004080:	3a30      	subs	r2, #48	@ 0x30
 8004082:	2a09      	cmp	r2, #9
 8004084:	d903      	bls.n	800408e <_svfiprintf_r+0x1a6>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0c6      	beq.n	8004018 <_svfiprintf_r+0x130>
 800408a:	9105      	str	r1, [sp, #20]
 800408c:	e7c4      	b.n	8004018 <_svfiprintf_r+0x130>
 800408e:	4604      	mov	r4, r0
 8004090:	2301      	movs	r3, #1
 8004092:	fb0c 2101 	mla	r1, ip, r1, r2
 8004096:	e7f0      	b.n	800407a <_svfiprintf_r+0x192>
 8004098:	ab03      	add	r3, sp, #12
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	462a      	mov	r2, r5
 800409e:	4638      	mov	r0, r7
 80040a0:	4b0e      	ldr	r3, [pc, #56]	@ (80040dc <_svfiprintf_r+0x1f4>)
 80040a2:	a904      	add	r1, sp, #16
 80040a4:	f3af 8000 	nop.w
 80040a8:	1c42      	adds	r2, r0, #1
 80040aa:	4606      	mov	r6, r0
 80040ac:	d1d6      	bne.n	800405c <_svfiprintf_r+0x174>
 80040ae:	89ab      	ldrh	r3, [r5, #12]
 80040b0:	065b      	lsls	r3, r3, #25
 80040b2:	f53f af2d 	bmi.w	8003f10 <_svfiprintf_r+0x28>
 80040b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80040b8:	e72c      	b.n	8003f14 <_svfiprintf_r+0x2c>
 80040ba:	ab03      	add	r3, sp, #12
 80040bc:	9300      	str	r3, [sp, #0]
 80040be:	462a      	mov	r2, r5
 80040c0:	4638      	mov	r0, r7
 80040c2:	4b06      	ldr	r3, [pc, #24]	@ (80040dc <_svfiprintf_r+0x1f4>)
 80040c4:	a904      	add	r1, sp, #16
 80040c6:	f000 f87d 	bl	80041c4 <_printf_i>
 80040ca:	e7ed      	b.n	80040a8 <_svfiprintf_r+0x1c0>
 80040cc:	0800462a 	.word	0x0800462a
 80040d0:	08004630 	.word	0x08004630
 80040d4:	08004634 	.word	0x08004634
 80040d8:	00000000 	.word	0x00000000
 80040dc:	08003e31 	.word	0x08003e31

080040e0 <_printf_common>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	4616      	mov	r6, r2
 80040e6:	4698      	mov	r8, r3
 80040e8:	688a      	ldr	r2, [r1, #8]
 80040ea:	690b      	ldr	r3, [r1, #16]
 80040ec:	4607      	mov	r7, r0
 80040ee:	4293      	cmp	r3, r2
 80040f0:	bfb8      	it	lt
 80040f2:	4613      	movlt	r3, r2
 80040f4:	6033      	str	r3, [r6, #0]
 80040f6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80040fa:	460c      	mov	r4, r1
 80040fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004100:	b10a      	cbz	r2, 8004106 <_printf_common+0x26>
 8004102:	3301      	adds	r3, #1
 8004104:	6033      	str	r3, [r6, #0]
 8004106:	6823      	ldr	r3, [r4, #0]
 8004108:	0699      	lsls	r1, r3, #26
 800410a:	bf42      	ittt	mi
 800410c:	6833      	ldrmi	r3, [r6, #0]
 800410e:	3302      	addmi	r3, #2
 8004110:	6033      	strmi	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	f015 0506 	ands.w	r5, r5, #6
 8004118:	d106      	bne.n	8004128 <_printf_common+0x48>
 800411a:	f104 0a19 	add.w	sl, r4, #25
 800411e:	68e3      	ldr	r3, [r4, #12]
 8004120:	6832      	ldr	r2, [r6, #0]
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	42ab      	cmp	r3, r5
 8004126:	dc2b      	bgt.n	8004180 <_printf_common+0xa0>
 8004128:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800412c:	6822      	ldr	r2, [r4, #0]
 800412e:	3b00      	subs	r3, #0
 8004130:	bf18      	it	ne
 8004132:	2301      	movne	r3, #1
 8004134:	0692      	lsls	r2, r2, #26
 8004136:	d430      	bmi.n	800419a <_printf_common+0xba>
 8004138:	4641      	mov	r1, r8
 800413a:	4638      	mov	r0, r7
 800413c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004140:	47c8      	blx	r9
 8004142:	3001      	adds	r0, #1
 8004144:	d023      	beq.n	800418e <_printf_common+0xae>
 8004146:	6823      	ldr	r3, [r4, #0]
 8004148:	6922      	ldr	r2, [r4, #16]
 800414a:	f003 0306 	and.w	r3, r3, #6
 800414e:	2b04      	cmp	r3, #4
 8004150:	bf14      	ite	ne
 8004152:	2500      	movne	r5, #0
 8004154:	6833      	ldreq	r3, [r6, #0]
 8004156:	f04f 0600 	mov.w	r6, #0
 800415a:	bf08      	it	eq
 800415c:	68e5      	ldreq	r5, [r4, #12]
 800415e:	f104 041a 	add.w	r4, r4, #26
 8004162:	bf08      	it	eq
 8004164:	1aed      	subeq	r5, r5, r3
 8004166:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800416a:	bf08      	it	eq
 800416c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004170:	4293      	cmp	r3, r2
 8004172:	bfc4      	itt	gt
 8004174:	1a9b      	subgt	r3, r3, r2
 8004176:	18ed      	addgt	r5, r5, r3
 8004178:	42b5      	cmp	r5, r6
 800417a:	d11a      	bne.n	80041b2 <_printf_common+0xd2>
 800417c:	2000      	movs	r0, #0
 800417e:	e008      	b.n	8004192 <_printf_common+0xb2>
 8004180:	2301      	movs	r3, #1
 8004182:	4652      	mov	r2, sl
 8004184:	4641      	mov	r1, r8
 8004186:	4638      	mov	r0, r7
 8004188:	47c8      	blx	r9
 800418a:	3001      	adds	r0, #1
 800418c:	d103      	bne.n	8004196 <_printf_common+0xb6>
 800418e:	f04f 30ff 	mov.w	r0, #4294967295
 8004192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004196:	3501      	adds	r5, #1
 8004198:	e7c1      	b.n	800411e <_printf_common+0x3e>
 800419a:	2030      	movs	r0, #48	@ 0x30
 800419c:	18e1      	adds	r1, r4, r3
 800419e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041a2:	1c5a      	adds	r2, r3, #1
 80041a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041a8:	4422      	add	r2, r4
 80041aa:	3302      	adds	r3, #2
 80041ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041b0:	e7c2      	b.n	8004138 <_printf_common+0x58>
 80041b2:	2301      	movs	r3, #1
 80041b4:	4622      	mov	r2, r4
 80041b6:	4641      	mov	r1, r8
 80041b8:	4638      	mov	r0, r7
 80041ba:	47c8      	blx	r9
 80041bc:	3001      	adds	r0, #1
 80041be:	d0e6      	beq.n	800418e <_printf_common+0xae>
 80041c0:	3601      	adds	r6, #1
 80041c2:	e7d9      	b.n	8004178 <_printf_common+0x98>

080041c4 <_printf_i>:
 80041c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	7e0f      	ldrb	r7, [r1, #24]
 80041ca:	4691      	mov	r9, r2
 80041cc:	2f78      	cmp	r7, #120	@ 0x78
 80041ce:	4680      	mov	r8, r0
 80041d0:	460c      	mov	r4, r1
 80041d2:	469a      	mov	sl, r3
 80041d4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80041da:	d807      	bhi.n	80041ec <_printf_i+0x28>
 80041dc:	2f62      	cmp	r7, #98	@ 0x62
 80041de:	d80a      	bhi.n	80041f6 <_printf_i+0x32>
 80041e0:	2f00      	cmp	r7, #0
 80041e2:	f000 80d1 	beq.w	8004388 <_printf_i+0x1c4>
 80041e6:	2f58      	cmp	r7, #88	@ 0x58
 80041e8:	f000 80b8 	beq.w	800435c <_printf_i+0x198>
 80041ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80041f4:	e03a      	b.n	800426c <_printf_i+0xa8>
 80041f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80041fa:	2b15      	cmp	r3, #21
 80041fc:	d8f6      	bhi.n	80041ec <_printf_i+0x28>
 80041fe:	a101      	add	r1, pc, #4	@ (adr r1, 8004204 <_printf_i+0x40>)
 8004200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004204:	0800425d 	.word	0x0800425d
 8004208:	08004271 	.word	0x08004271
 800420c:	080041ed 	.word	0x080041ed
 8004210:	080041ed 	.word	0x080041ed
 8004214:	080041ed 	.word	0x080041ed
 8004218:	080041ed 	.word	0x080041ed
 800421c:	08004271 	.word	0x08004271
 8004220:	080041ed 	.word	0x080041ed
 8004224:	080041ed 	.word	0x080041ed
 8004228:	080041ed 	.word	0x080041ed
 800422c:	080041ed 	.word	0x080041ed
 8004230:	0800436f 	.word	0x0800436f
 8004234:	0800429b 	.word	0x0800429b
 8004238:	08004329 	.word	0x08004329
 800423c:	080041ed 	.word	0x080041ed
 8004240:	080041ed 	.word	0x080041ed
 8004244:	08004391 	.word	0x08004391
 8004248:	080041ed 	.word	0x080041ed
 800424c:	0800429b 	.word	0x0800429b
 8004250:	080041ed 	.word	0x080041ed
 8004254:	080041ed 	.word	0x080041ed
 8004258:	08004331 	.word	0x08004331
 800425c:	6833      	ldr	r3, [r6, #0]
 800425e:	1d1a      	adds	r2, r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6032      	str	r2, [r6, #0]
 8004264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004268:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800426c:	2301      	movs	r3, #1
 800426e:	e09c      	b.n	80043aa <_printf_i+0x1e6>
 8004270:	6833      	ldr	r3, [r6, #0]
 8004272:	6820      	ldr	r0, [r4, #0]
 8004274:	1d19      	adds	r1, r3, #4
 8004276:	6031      	str	r1, [r6, #0]
 8004278:	0606      	lsls	r6, r0, #24
 800427a:	d501      	bpl.n	8004280 <_printf_i+0xbc>
 800427c:	681d      	ldr	r5, [r3, #0]
 800427e:	e003      	b.n	8004288 <_printf_i+0xc4>
 8004280:	0645      	lsls	r5, r0, #25
 8004282:	d5fb      	bpl.n	800427c <_printf_i+0xb8>
 8004284:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004288:	2d00      	cmp	r5, #0
 800428a:	da03      	bge.n	8004294 <_printf_i+0xd0>
 800428c:	232d      	movs	r3, #45	@ 0x2d
 800428e:	426d      	negs	r5, r5
 8004290:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004294:	230a      	movs	r3, #10
 8004296:	4858      	ldr	r0, [pc, #352]	@ (80043f8 <_printf_i+0x234>)
 8004298:	e011      	b.n	80042be <_printf_i+0xfa>
 800429a:	6821      	ldr	r1, [r4, #0]
 800429c:	6833      	ldr	r3, [r6, #0]
 800429e:	0608      	lsls	r0, r1, #24
 80042a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80042a4:	d402      	bmi.n	80042ac <_printf_i+0xe8>
 80042a6:	0649      	lsls	r1, r1, #25
 80042a8:	bf48      	it	mi
 80042aa:	b2ad      	uxthmi	r5, r5
 80042ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80042ae:	6033      	str	r3, [r6, #0]
 80042b0:	bf14      	ite	ne
 80042b2:	230a      	movne	r3, #10
 80042b4:	2308      	moveq	r3, #8
 80042b6:	4850      	ldr	r0, [pc, #320]	@ (80043f8 <_printf_i+0x234>)
 80042b8:	2100      	movs	r1, #0
 80042ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042be:	6866      	ldr	r6, [r4, #4]
 80042c0:	2e00      	cmp	r6, #0
 80042c2:	60a6      	str	r6, [r4, #8]
 80042c4:	db05      	blt.n	80042d2 <_printf_i+0x10e>
 80042c6:	6821      	ldr	r1, [r4, #0]
 80042c8:	432e      	orrs	r6, r5
 80042ca:	f021 0104 	bic.w	r1, r1, #4
 80042ce:	6021      	str	r1, [r4, #0]
 80042d0:	d04b      	beq.n	800436a <_printf_i+0x1a6>
 80042d2:	4616      	mov	r6, r2
 80042d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80042d8:	fb03 5711 	mls	r7, r3, r1, r5
 80042dc:	5dc7      	ldrb	r7, [r0, r7]
 80042de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80042e2:	462f      	mov	r7, r5
 80042e4:	42bb      	cmp	r3, r7
 80042e6:	460d      	mov	r5, r1
 80042e8:	d9f4      	bls.n	80042d4 <_printf_i+0x110>
 80042ea:	2b08      	cmp	r3, #8
 80042ec:	d10b      	bne.n	8004306 <_printf_i+0x142>
 80042ee:	6823      	ldr	r3, [r4, #0]
 80042f0:	07df      	lsls	r7, r3, #31
 80042f2:	d508      	bpl.n	8004306 <_printf_i+0x142>
 80042f4:	6923      	ldr	r3, [r4, #16]
 80042f6:	6861      	ldr	r1, [r4, #4]
 80042f8:	4299      	cmp	r1, r3
 80042fa:	bfde      	ittt	le
 80042fc:	2330      	movle	r3, #48	@ 0x30
 80042fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004302:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004306:	1b92      	subs	r2, r2, r6
 8004308:	6122      	str	r2, [r4, #16]
 800430a:	464b      	mov	r3, r9
 800430c:	4621      	mov	r1, r4
 800430e:	4640      	mov	r0, r8
 8004310:	f8cd a000 	str.w	sl, [sp]
 8004314:	aa03      	add	r2, sp, #12
 8004316:	f7ff fee3 	bl	80040e0 <_printf_common>
 800431a:	3001      	adds	r0, #1
 800431c:	d14a      	bne.n	80043b4 <_printf_i+0x1f0>
 800431e:	f04f 30ff 	mov.w	r0, #4294967295
 8004322:	b004      	add	sp, #16
 8004324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004328:	6823      	ldr	r3, [r4, #0]
 800432a:	f043 0320 	orr.w	r3, r3, #32
 800432e:	6023      	str	r3, [r4, #0]
 8004330:	2778      	movs	r7, #120	@ 0x78
 8004332:	4832      	ldr	r0, [pc, #200]	@ (80043fc <_printf_i+0x238>)
 8004334:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	6831      	ldr	r1, [r6, #0]
 800433c:	061f      	lsls	r7, r3, #24
 800433e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004342:	d402      	bmi.n	800434a <_printf_i+0x186>
 8004344:	065f      	lsls	r7, r3, #25
 8004346:	bf48      	it	mi
 8004348:	b2ad      	uxthmi	r5, r5
 800434a:	6031      	str	r1, [r6, #0]
 800434c:	07d9      	lsls	r1, r3, #31
 800434e:	bf44      	itt	mi
 8004350:	f043 0320 	orrmi.w	r3, r3, #32
 8004354:	6023      	strmi	r3, [r4, #0]
 8004356:	b11d      	cbz	r5, 8004360 <_printf_i+0x19c>
 8004358:	2310      	movs	r3, #16
 800435a:	e7ad      	b.n	80042b8 <_printf_i+0xf4>
 800435c:	4826      	ldr	r0, [pc, #152]	@ (80043f8 <_printf_i+0x234>)
 800435e:	e7e9      	b.n	8004334 <_printf_i+0x170>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f023 0320 	bic.w	r3, r3, #32
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	e7f6      	b.n	8004358 <_printf_i+0x194>
 800436a:	4616      	mov	r6, r2
 800436c:	e7bd      	b.n	80042ea <_printf_i+0x126>
 800436e:	6833      	ldr	r3, [r6, #0]
 8004370:	6825      	ldr	r5, [r4, #0]
 8004372:	1d18      	adds	r0, r3, #4
 8004374:	6961      	ldr	r1, [r4, #20]
 8004376:	6030      	str	r0, [r6, #0]
 8004378:	062e      	lsls	r6, r5, #24
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	d501      	bpl.n	8004382 <_printf_i+0x1be>
 800437e:	6019      	str	r1, [r3, #0]
 8004380:	e002      	b.n	8004388 <_printf_i+0x1c4>
 8004382:	0668      	lsls	r0, r5, #25
 8004384:	d5fb      	bpl.n	800437e <_printf_i+0x1ba>
 8004386:	8019      	strh	r1, [r3, #0]
 8004388:	2300      	movs	r3, #0
 800438a:	4616      	mov	r6, r2
 800438c:	6123      	str	r3, [r4, #16]
 800438e:	e7bc      	b.n	800430a <_printf_i+0x146>
 8004390:	6833      	ldr	r3, [r6, #0]
 8004392:	2100      	movs	r1, #0
 8004394:	1d1a      	adds	r2, r3, #4
 8004396:	6032      	str	r2, [r6, #0]
 8004398:	681e      	ldr	r6, [r3, #0]
 800439a:	6862      	ldr	r2, [r4, #4]
 800439c:	4630      	mov	r0, r6
 800439e:	f000 f859 	bl	8004454 <memchr>
 80043a2:	b108      	cbz	r0, 80043a8 <_printf_i+0x1e4>
 80043a4:	1b80      	subs	r0, r0, r6
 80043a6:	6060      	str	r0, [r4, #4]
 80043a8:	6863      	ldr	r3, [r4, #4]
 80043aa:	6123      	str	r3, [r4, #16]
 80043ac:	2300      	movs	r3, #0
 80043ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043b2:	e7aa      	b.n	800430a <_printf_i+0x146>
 80043b4:	4632      	mov	r2, r6
 80043b6:	4649      	mov	r1, r9
 80043b8:	4640      	mov	r0, r8
 80043ba:	6923      	ldr	r3, [r4, #16]
 80043bc:	47d0      	blx	sl
 80043be:	3001      	adds	r0, #1
 80043c0:	d0ad      	beq.n	800431e <_printf_i+0x15a>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	079b      	lsls	r3, r3, #30
 80043c6:	d413      	bmi.n	80043f0 <_printf_i+0x22c>
 80043c8:	68e0      	ldr	r0, [r4, #12]
 80043ca:	9b03      	ldr	r3, [sp, #12]
 80043cc:	4298      	cmp	r0, r3
 80043ce:	bfb8      	it	lt
 80043d0:	4618      	movlt	r0, r3
 80043d2:	e7a6      	b.n	8004322 <_printf_i+0x15e>
 80043d4:	2301      	movs	r3, #1
 80043d6:	4632      	mov	r2, r6
 80043d8:	4649      	mov	r1, r9
 80043da:	4640      	mov	r0, r8
 80043dc:	47d0      	blx	sl
 80043de:	3001      	adds	r0, #1
 80043e0:	d09d      	beq.n	800431e <_printf_i+0x15a>
 80043e2:	3501      	adds	r5, #1
 80043e4:	68e3      	ldr	r3, [r4, #12]
 80043e6:	9903      	ldr	r1, [sp, #12]
 80043e8:	1a5b      	subs	r3, r3, r1
 80043ea:	42ab      	cmp	r3, r5
 80043ec:	dcf2      	bgt.n	80043d4 <_printf_i+0x210>
 80043ee:	e7eb      	b.n	80043c8 <_printf_i+0x204>
 80043f0:	2500      	movs	r5, #0
 80043f2:	f104 0619 	add.w	r6, r4, #25
 80043f6:	e7f5      	b.n	80043e4 <_printf_i+0x220>
 80043f8:	0800463b 	.word	0x0800463b
 80043fc:	0800464c 	.word	0x0800464c

08004400 <memmove>:
 8004400:	4288      	cmp	r0, r1
 8004402:	b510      	push	{r4, lr}
 8004404:	eb01 0402 	add.w	r4, r1, r2
 8004408:	d902      	bls.n	8004410 <memmove+0x10>
 800440a:	4284      	cmp	r4, r0
 800440c:	4623      	mov	r3, r4
 800440e:	d807      	bhi.n	8004420 <memmove+0x20>
 8004410:	1e43      	subs	r3, r0, #1
 8004412:	42a1      	cmp	r1, r4
 8004414:	d008      	beq.n	8004428 <memmove+0x28>
 8004416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800441a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800441e:	e7f8      	b.n	8004412 <memmove+0x12>
 8004420:	4601      	mov	r1, r0
 8004422:	4402      	add	r2, r0
 8004424:	428a      	cmp	r2, r1
 8004426:	d100      	bne.n	800442a <memmove+0x2a>
 8004428:	bd10      	pop	{r4, pc}
 800442a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800442e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004432:	e7f7      	b.n	8004424 <memmove+0x24>

08004434 <_sbrk_r>:
 8004434:	b538      	push	{r3, r4, r5, lr}
 8004436:	2300      	movs	r3, #0
 8004438:	4d05      	ldr	r5, [pc, #20]	@ (8004450 <_sbrk_r+0x1c>)
 800443a:	4604      	mov	r4, r0
 800443c:	4608      	mov	r0, r1
 800443e:	602b      	str	r3, [r5, #0]
 8004440:	f7fd fa2a 	bl	8001898 <_sbrk>
 8004444:	1c43      	adds	r3, r0, #1
 8004446:	d102      	bne.n	800444e <_sbrk_r+0x1a>
 8004448:	682b      	ldr	r3, [r5, #0]
 800444a:	b103      	cbz	r3, 800444e <_sbrk_r+0x1a>
 800444c:	6023      	str	r3, [r4, #0]
 800444e:	bd38      	pop	{r3, r4, r5, pc}
 8004450:	20000398 	.word	0x20000398

08004454 <memchr>:
 8004454:	4603      	mov	r3, r0
 8004456:	b510      	push	{r4, lr}
 8004458:	b2c9      	uxtb	r1, r1
 800445a:	4402      	add	r2, r0
 800445c:	4293      	cmp	r3, r2
 800445e:	4618      	mov	r0, r3
 8004460:	d101      	bne.n	8004466 <memchr+0x12>
 8004462:	2000      	movs	r0, #0
 8004464:	e003      	b.n	800446e <memchr+0x1a>
 8004466:	7804      	ldrb	r4, [r0, #0]
 8004468:	3301      	adds	r3, #1
 800446a:	428c      	cmp	r4, r1
 800446c:	d1f6      	bne.n	800445c <memchr+0x8>
 800446e:	bd10      	pop	{r4, pc}

08004470 <memcpy>:
 8004470:	440a      	add	r2, r1
 8004472:	4291      	cmp	r1, r2
 8004474:	f100 33ff 	add.w	r3, r0, #4294967295
 8004478:	d100      	bne.n	800447c <memcpy+0xc>
 800447a:	4770      	bx	lr
 800447c:	b510      	push	{r4, lr}
 800447e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004482:	4291      	cmp	r1, r2
 8004484:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004488:	d1f9      	bne.n	800447e <memcpy+0xe>
 800448a:	bd10      	pop	{r4, pc}

0800448c <_realloc_r>:
 800448c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004490:	4607      	mov	r7, r0
 8004492:	4614      	mov	r4, r2
 8004494:	460d      	mov	r5, r1
 8004496:	b921      	cbnz	r1, 80044a2 <_realloc_r+0x16>
 8004498:	4611      	mov	r1, r2
 800449a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800449e:	f7ff bc3b 	b.w	8003d18 <_malloc_r>
 80044a2:	b92a      	cbnz	r2, 80044b0 <_realloc_r+0x24>
 80044a4:	f7ff fbce 	bl	8003c44 <_free_r>
 80044a8:	4625      	mov	r5, r4
 80044aa:	4628      	mov	r0, r5
 80044ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044b0:	f000 f81a 	bl	80044e8 <_malloc_usable_size_r>
 80044b4:	4284      	cmp	r4, r0
 80044b6:	4606      	mov	r6, r0
 80044b8:	d802      	bhi.n	80044c0 <_realloc_r+0x34>
 80044ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80044be:	d8f4      	bhi.n	80044aa <_realloc_r+0x1e>
 80044c0:	4621      	mov	r1, r4
 80044c2:	4638      	mov	r0, r7
 80044c4:	f7ff fc28 	bl	8003d18 <_malloc_r>
 80044c8:	4680      	mov	r8, r0
 80044ca:	b908      	cbnz	r0, 80044d0 <_realloc_r+0x44>
 80044cc:	4645      	mov	r5, r8
 80044ce:	e7ec      	b.n	80044aa <_realloc_r+0x1e>
 80044d0:	42b4      	cmp	r4, r6
 80044d2:	4622      	mov	r2, r4
 80044d4:	4629      	mov	r1, r5
 80044d6:	bf28      	it	cs
 80044d8:	4632      	movcs	r2, r6
 80044da:	f7ff ffc9 	bl	8004470 <memcpy>
 80044de:	4629      	mov	r1, r5
 80044e0:	4638      	mov	r0, r7
 80044e2:	f7ff fbaf 	bl	8003c44 <_free_r>
 80044e6:	e7f1      	b.n	80044cc <_realloc_r+0x40>

080044e8 <_malloc_usable_size_r>:
 80044e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044ec:	1f18      	subs	r0, r3, #4
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	bfbc      	itt	lt
 80044f2:	580b      	ldrlt	r3, [r1, r0]
 80044f4:	18c0      	addlt	r0, r0, r3
 80044f6:	4770      	bx	lr

080044f8 <_init>:
 80044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fa:	bf00      	nop
 80044fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fe:	bc08      	pop	{r3}
 8004500:	469e      	mov	lr, r3
 8004502:	4770      	bx	lr

08004504 <_fini>:
 8004504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004506:	bf00      	nop
 8004508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800450a:	bc08      	pop	{r3}
 800450c:	469e      	mov	lr, r3
 800450e:	4770      	bx	lr
