{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607129488505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607129488505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 21:51:28 2020 " "Processing started: Fri Dec 04 21:51:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607129488505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129488505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssr-verilog -c ssr-verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129488505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607129489037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607129489037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_decadico.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_decadico.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_decadico " "Found entity 1: contador_decadico" {  } { { "contador_decadico.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_decadico.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ff_jk.v(8) " "Verilog HDL information at ff_jk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607129504694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "ff_jk.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ff_jk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "comparador_4bits.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/comparador_4bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo2 " "Found entity 1: contador_modulo2" {  } { { "contador_modulo2.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file display_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7segmentos " "Found entity 1: display_7segmentos" {  } { { "display_7segmentos.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/display_7segmentos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_3min.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_3min.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_3min " "Found entity 1: temporizador_3min" {  } { { "temporizador_3min.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/temporizador_3min.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo5 " "Found entity 1: contador_modulo5" {  } { { "contador_modulo5.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modulo3.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_modulo3.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modulo3 " "Found entity 1: contador_modulo3" {  } { { "contador_modulo3.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/contador_modulo3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_senha.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada_senha.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_senha " "Found entity 1: entrada_senha" {  } { { "entrada_senha.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/entrada_senha.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssr.v 1 1 " "Found 1 design units, including 1 entities, in source file ssr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssr " "Found entity 1: ssr" {  } { { "ssr.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/ssr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file and_3entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3entradas " "Found entity 1: and_3entradas" {  } { { "and_3entradas.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/and_3entradas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_6entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file or_6entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_6entradas " "Found entity 1: or_6entradas" {  } { { "or_6entradas.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/or_6entradas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_alarme.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema_alarme.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_alarme " "Found entity 1: sistema_alarme" {  } { { "sistema_alarme.v" "" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/sistema_alarme.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607129504720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129504720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_alarme " "Elaborating entity \"sistema_alarme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607129504780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_3entradas and_3entradas:Z1 " "Elaborating entity \"and_3entradas\" for hierarchy \"and_3entradas:Z1\"" {  } { { "sistema_alarme.v" "Z1" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/sistema_alarme.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607129504805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_6entradas or_6entradas:K " "Elaborating entity \"or_6entradas\" for hierarchy \"or_6entradas:K\"" {  } { { "sistema_alarme.v" "K" { Text "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/sistema_alarme.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607129504810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607129505645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg " "Generated suppressed messages file C:/Users/Alysson/Documents/MeusProjetos/SSR-verilog/projeto-quartus/output_files/ssr-verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129506125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607129506375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607129506375 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607129506715 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607129506715 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607129506715 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607129506715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607129506915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 21:51:46 2020 " "Processing ended: Fri Dec 04 21:51:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607129506915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607129506915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607129506915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607129506915 ""}
