{"hands_on_practices": [{"introduction": "The foundation of managing DRAM is understanding its core timing requirements. This first practice exercise asks you to calculate the total refresh interval, $t_{REFI}$, based on the number of rows and the interval for refreshing a single row. Completing this calculation [@problem_id:1930727] helps solidify the relationship between the microscopic refresh actions and the macroscopic timing constraints that govern the entire memory chip.", "problem": "A computer engineering student is designing a memory controller for a specialized embedded system that uses a particular type of Dynamic Random-Access Memory (DRAM). The data sheet for the DRAM chip specifies that it has a total of 8192 rows, and all rows must be refreshed to prevent data loss. The student's controller design implements a distributed refresh mechanism, where a single row refresh command is issued at a constant time interval. The time interval between the start of one row refresh operation and the start of the next is specified as $7.8 \\text{ microseconds}$.\n\nCalculate the total refresh interval, $t_{REFI}$, which represents the maximum time allowed to elapse before any given row must be refreshed. This corresponds to the total time it takes for the controller to refresh every row in the DRAM chip exactly once. Express your answer in units of milliseconds (ms), rounded to three significant figures.", "solution": "The DRAM has $N_{\\text{rows}}=8192$ rows and the controller issues a single-row refresh command at a constant start-to-start interval of $t_{\\text{row}}=7.8$ microseconds. With distributed refresh, the time to refresh all rows once (the total refresh interval) is the number of rows multiplied by the interval per row:\n$$\nt_{\\text{REFI}}=N_{\\text{rows}} \\cdot t_{\\text{row}}=8192 \\times 7.8 \\text{ microseconds}.\n$$\nCompute the product explicitly:\n$$\n8192 \\times 7.8=\\frac{78}{10} \\times 8192=\\frac{78 \\cdot 8192}{10}=\\frac{638976}{10}=63897.6 \\text{ microseconds}.\n$$\nConvert microseconds to milliseconds using $1 \\text{ millisecond}=1000 \\text{ microseconds}$:\n$$\nt_{\\text{REFI}}=\\frac{63897.6}{1000}=63.8976 \\text{ milliseconds}.\n$$\nRounded to three significant figures:\n$$\nt_{\\text{REFI}}=63.9 \\text{ milliseconds}.\n$$", "answer": "$$\\boxed{63.9}$$", "id": "1930727"}, {"introduction": "While refreshing is necessary, it comes at a cost to system performance, a concept captured by \"refresh overhead.\" This exercise explores how external factors, such as increased operating temperature, can alter refresh requirements and negatively impact memory availability. By calculating the new overhead under stricter refresh conditions [@problem_id:1930741], you will gain insight into the real-world trade-offs between data integrity and system throughput.", "problem": "An industrial control system utilizes a Dynamic Random-Access Memory (DRAM) module to store operational data. The memory cells in a DRAM must be periodically refreshed to prevent data loss. This refresh process makes the memory temporarily unavailable for read or write operations, creating an overhead. The refresh overhead is defined as the fraction of the total time that the memory is busy performing refresh operations.\n\nThe specifications for the DRAM module under standard operating conditions are as follows:\n- Total number of rows to be refreshed: 8192 rows\n- Time required for a single row refresh cycle ($t_{RFC}$): 350 ns\n- Standard maximum interval between refreshes for any given row, also known as the refresh interval ($t_{REFI}$): 64 ms\n\nDue to a change in the operational environment, the ambient temperature around the control system has increased significantly. This elevated temperature increases the leakage rate of the DRAM capacitors, forcing the refresh interval ($t_{REFI}$) to be halved to ensure data integrity. All other timing parameters of the DRAM, such as $t_{RFC}$, remain unchanged.\n\nCalculate the new refresh overhead for the DRAM module operating in the high-temperature environment. Express your answer as a decimal value, rounded to three significant figures.", "solution": "The refresh overhead is the fraction of time the DRAM is unavailable due to refresh. If $N$ rows must be refreshed within a total refresh window $T$, and each refresh operation makes the DRAM unavailable for $t_{RFC}$, then the overhead is\n$$\nO=\\frac{N\\,t_{RFC}}{T}.\n$$\nUnder standard conditions, $N=8192$ and $T=64 \\times 10^{-3} \\text{ s}$. When the refresh interval $t_{REFI}$ is halved, the time window to refresh all rows is also halved, so the new window is $T'=\\frac{T}{2}=32 \\times 10^{-3} \\text{ s}$. With $t_{RFC}$ unchanged, the new overhead is\n$$\nO'=\\frac{N\\,t_{RFC}}{T'}=\\frac{8192 \\cdot \\left(350 \\times 10^{-9} \\text{ s}\\right)}{32 \\times 10^{-3} \\text{ s}}.\n$$\nCompute step by step:\n$$\n8192 \\cdot 350=2{,}867{,}200,\\quad 2{,}867{,}200 \\times 10^{-9} \\text{ s}=2.8672 \\times 10^{-3} \\text{ s},\n$$\nso\n$$\nO'=\\frac{2.8672 \\times 10^{-3}}{32 \\times 10^{-3}}=\\frac{2.8672}{32}=0.0896.\n$$\nRounded to three significant figures, this is $0.0896$.", "answer": "$$\\boxed{0.0896}$$", "id": "1930741"}, {"introduction": "Moving from theory to practice, a memory controller must include hardware to generate the precisely timed signals that initiate refresh cycles. This final hands-on problem challenges you to design the digital logic for a refresh timer. You will derive the Boolean expression for a circuit that detects a specific counter value to trigger a refresh request [@problem_id:1930759], bridging the gap between timing diagrams and a concrete hardware implementation.", "problem": "You are tasked with designing a critical component of a simplified memory controller for Dynamic Random-Access Memory (DRAM). DRAM cells lose their electrical charge over time and must be periodically refreshed to prevent data loss. This refresh operation is initiated by asserting a `refresh_request` signal.\n\nThe core of the refresh timer is an 8-bit synchronous, free-running binary counter. The outputs of the counter are labeled $C_7, C_6, \\dots, C_0$, where $C_7$ is the most significant bit (MSB) and $C_0$ is the least significant bit (LSB).\n\nA refresh cycle must be requested when the counter reaches the decimal value of 173. Your task is to derive the minimal Boolean logic expression for the active-high signal `refresh_request`. This signal should be logically true (1) if and only if the counter's value is exactly 173. Because the counter increments on the subsequent clock edge, a combinational circuit that detects this specific value will naturally produce a signal pulse that is one clock cycle in duration.\n\nDerive the Boolean logic expression for the `refresh_request` signal in terms of the counter bits $C_7$ through $C_0$. Use $\\overline{X}$ to denote the logical NOT of a variable $X$.", "solution": "The counter has bits $C_{7}$ (MSB) through $C_{0}$ (LSB), representing a binary number with weights $2^{7}, 2^{6}, \\dots, 2^{0}$, respectively. To detect when the counter equals the decimal value $173$, first convert $173$ to binary:\n$$\n173 = 128 + 32 + 8 + 4 + 1 = 2^{7} + 2^{5} + 2^{3} + 2^{2} + 2^{0}.\n$$\nThus, the bit pattern is $C_{7}=1$, $C_{6}=0$, $C_{5}=1$, $C_{4}=0$, $C_{3}=1$, $C_{2}=1$, $C_{1}=0$, $C_{0}=1$, i.e., $10101101_{2}$.\n\nA Boolean function that is true if and only if the inputs match this single combination is the corresponding minterm, constructed by taking each bit as a literal: use $C_{i}$ when the required bit is $1$ and $\\overline{C_{i}}$ when the required bit is $0$. Therefore, the active-high refresh request is given by the product (logical AND) of these literals:\n$$\n\\text{refresh\\_request} = C_{7} \\cdot \\overline{C_{6}} \\cdot C_{5} \\cdot \\overline{C_{4}} \\cdot C_{3} \\cdot C_{2} \\cdot \\overline{C_{1}} \\cdot C_{0}.\n$$\nThis is the minimal two-level sum-of-products realization, consisting of a single product term (the minterm for the value $173$), and it will assert high exactly when the counter equals $173$, producing a one-clock-cycle pulse in a free-running synchronous counter.", "answer": "$$\\boxed{C_{7}\\cdot\\overline{C_{6}}\\cdot C_{5}\\cdot\\overline{C_{4}}\\cdot C_{3}\\cdot C_{2}\\cdot\\overline{C_{1}}\\cdot C_{0}}$$", "id": "1930759"}]}