

================================================================
== Vitis HLS Report for 'handle_arp_reply_512_s'
================================================================
* Date:           Sat Mar 18 14:35:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%har_state_load = load i2 %har_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151]   --->   Operation 3 'load' 'har_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.49ns)   --->   "%switch_ln151 = switch i2 %har_state_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151]   --->   Operation 4 'switch' 'switch_ln151' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i_54 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer2, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 5 'nbreadreq' 'tmp_i_54' <Predicate = (har_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i_54, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:187]   --->   Operation 6 'br' 'br_ln187' <Predicate = (har_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 7 'read' 'dataStreamBuffer2_read_1' <Predicate = (har_state_load == 1 & tmp_i_54)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer2_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'bitselect' 'tmp_last_V_4' <Predicate = (har_state_load == 1 & tmp_i_54)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %tmp_last_V_4, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:191]   --->   Operation 9 'br' 'br_ln191' <Predicate = (har_state_load == 1 & tmp_i_54)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%store_ln193 = store i2 0, i2 %har_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:193]   --->   Operation 10 'store' 'store_ln193' <Predicate = (har_state_load == 1 & tmp_i_54 & tmp_last_V_4)> <Delay = 0.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln194 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:194]   --->   Operation 11 'br' 'br_ln194' <Predicate = (har_state_load == 1 & tmp_i_54 & tmp_last_V_4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln195 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:195]   --->   Operation 12 'br' 'br_ln195' <Predicate = (har_state_load == 1 & tmp_i_54)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln196 = br void %handle_arp_reply<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:196]   --->   Operation 13 'br' 'br_ln196' <Predicate = (har_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer2, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 14 'nbreadreq' 'tmp_5_i' <Predicate = (har_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %tmp_5_i, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:198]   --->   Operation 15 'br' 'br_ln198' <Predicate = (har_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 16 'read' 'dataStreamBuffer2_read' <Predicate = (har_state_load == 2 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer2_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'bitselect' 'tmp_last_V_5' <Predicate = (har_state_load == 2 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_last_V_5, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:201]   --->   Operation 18 'br' 'br_ln201' <Predicate = (har_state_load == 2 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.41ns)   --->   "%store_ln203 = store i2 0, i2 %har_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:203]   --->   Operation 19 'store' 'store_ln203' <Predicate = (har_state_load == 2 & tmp_5_i & tmp_last_V_5)> <Delay = 0.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln204 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:204]   --->   Operation 20 'br' 'br_ln204' <Predicate = (har_state_load == 2 & tmp_5_i & tmp_last_V_5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln205 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:205]   --->   Operation 21 'br' 'br_ln205' <Predicate = (har_state_load == 2 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln206 = br void %handle_arp_reply<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:206]   --->   Operation 22 'br' 'br_ln206' <Predicate = (har_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i56P128A, i56 %s_axis_arp_lookup_reply, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 23 'nbreadreq' 'tmp_i' <Predicate = (har_state_load != 2 & har_state_load != 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154]   --->   Operation 24 'br' 'br_ln154' <Predicate = (har_state_load != 2 & har_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer2, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_6_i' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_6_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:154]   --->   Operation 26 'br' 'br_ln154' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%s_axis_arp_lookup_reply_read = read i56 @_ssdm_op_Read.axis.volatile.i56P128A, i56 %s_axis_arp_lookup_reply" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'read' 's_axis_arp_lookup_reply_read' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_macAddress_V = trunc i56 %s_axis_arp_lookup_reply_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'trunc' 'tmp_macAddress_V' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i56.i32, i56 %s_axis_arp_lookup_reply_read, i32 48" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'reply_hit' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.16ns)   --->   "%dataStreamBuffer2_read_2 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'read' 'dataStreamBuffer2_read_2' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer2_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'bitselect' 'tmp_last_V' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %reply_hit, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:159]   --->   Operation 32 'br' 'br_ln159' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_last_V, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:178]   --->   Operation 33 'br' 'br_ln178' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & !reply_hit)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln180 = store i2 2, i2 %har_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:180]   --->   Operation 34 'store' 'store_ln180' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & !reply_hit & !tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln181 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:181]   --->   Operation 35 'br' 'br_ln181' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & !reply_hit & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & !reply_hit)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %tmp_last_V, void, void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:171]   --->   Operation 37 'br' 'br_ln171' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%store_ln173 = store i2 1, i2 %har_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:173]   --->   Operation 38 'store' 'store_ln173' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit & !tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln174 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:174]   --->   Operation 39 'br' 'br_ln174' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln175 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:175]   --->   Operation 40 'br' 'br_ln175' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln184 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:184]   --->   Operation 41 'br' 'br_ln184' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln185 = br void %handle_arp_reply<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:185]   --->   Operation 42 'br' 'br_ln185' <Predicate = (har_state_load != 2 & har_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%addr_V_1 = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151]   --->   Operation 44 'read' 'addr_V_1' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 7> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer3, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i129 %headerFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i56 %s_axis_arp_lookup_reply, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln151 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151]   --->   Operation 58 'specpipeline' 'specpipeline_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer3, i577 %dataStreamBuffer2_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 59 'write' 'write_ln173' <Predicate = (har_state_load == 1 & tmp_i_54)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i16.i48.i48.i17, i16 8, i48 %addr_V_1, i48 %tmp_macAddress_V, i17 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'bitconcatenate' 'p_s' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i129P0A, i129 %headerFifo, i129 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'write' 'write_ln173' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 129> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer3, i577 %dataStreamBuffer2_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'write' 'write_ln173' <Predicate = (har_state_load != 2 & har_state_load != 1 & tmp_i & tmp_6_i & reply_hit)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	fifo read operation ('dataStreamBuffer2_read_2', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'dataStreamBuffer2' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [64]  (1.17 ns)
	blocking operation 0.542 ns on control path)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo read operation ('addr.V', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151) on port 'myMacAddress' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:151) [8]  (1.17 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'headerFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [76]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
