Analysis & Synthesis report for mcscc
Tue May 30 22:00:28 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_ok71:auto_generated
 17. Source assignments for opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_a8k1:auto_generated
 18. Source assignments for opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_a8k1:auto_generated
 19. Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2|altsyncram_npi1:auto_generated
 20. Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3|altsyncram_npi1:auto_generated
 21. Source assignments for opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4|altsyncram_lif1:auto_generated
 22. Source assignments for opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5|altsyncram_3mf1:auto_generated
 23. Source assignments for opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6|altsyncram_5mi1:auto_generated
 24. Source assignments for opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7|altsyncram_o8k1:auto_generated
 25. Source assignments for opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8|altsyncram_l0v:auto_generated
 26. Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9|altsyncram_g0v:auto_generated
 27. Parameter Settings for User Entity Instance: scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component
 28. Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S0
 29. Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S2
 30. Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S5
 31. Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S8
 32. Parameter Settings for User Entity Instance: MPLL1:U2|altpll:altpll_component
 33. Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0
 34. Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1
 35. Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2
 36. Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3
 37. Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4
 38. Parameter Settings for Inferred Entity Instance: opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5
 39. Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6
 40. Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7
 41. Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8
 42. Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9
 43. Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1
 45. Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult1
 47. Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult3
 48. Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult4
 49. Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult2
 50. altpll Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. lpm_mult Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "MPLL1:U2"
 54. Port Connectivity Checks: "opll:U1"
 55. Port Connectivity Checks: "scc_wave:SccCh"
 56. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 30 22:00:28 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; mcscc                                    ;
; Top-level Entity Name              ; mcscc                                    ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 4,203                                    ;
;     Total combinational functions  ; 3,378                                    ;
;     Dedicated logic registers      ; 1,696                                    ;
; Total registers                    ; 1696                                     ;
; Total pins                         ; 138                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 9,426                                    ;
; Embedded Multiplier 9-bit elements ; 1                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                          ; mcscc              ; mcscc              ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Maximum processors allowed for parallel compilation            ; 1                  ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; OPLL1/AttackTable.vhd            ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/AttackTable.vhd                   ;
; OPLL1/Controller.vhd             ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/Controller.vhd                    ;
; OPLL1/EnvelopeGenerator.vhd      ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/EnvelopeGenerator.vhd             ;
; OPLL1/EnvelopeMemory.vhd         ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/EnvelopeMemory.vhd                ;
; OPLL1/FeedbackMemory.vhd         ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/FeedbackMemory.vhd                ;
; OPLL1/LinearTable.vhd            ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/LinearTable.vhd                   ;
; OPLL1/Operator.vhd               ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/Operator.vhd                      ;
; OPLL1/Opll.vhd                   ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/Opll.vhd                          ;
; OPLL1/OutputGenerator.vhd        ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/OutputGenerator.vhd               ;
; OPLL1/OutputMemory.vhd           ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/OutputMemory.vhd                  ;
; OPLL1/PhaseGenerator.vhd         ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/PhaseGenerator.vhd                ;
; OPLL1/PhaseMemory.vhd            ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/PhaseMemory.vhd                   ;
; OPLL1/RegisterMemory.vhd         ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/RegisterMemory.vhd                ;
; OPLL1/SineTable.vhd              ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/SineTable.vhd                     ;
; OPLL1/SlotCounter.vhd            ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/SlotCounter.vhd                   ;
; OPLL1/TemporalMixer.vhd          ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/TemporalMixer.vhd                 ;
; OPLL1/vm2413.vhd                 ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/vm2413.vhd                        ;
; OPLL1/VoiceMemory.vhd            ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/VoiceMemory.vhd                   ;
; OPLL1/VoiceRom.vhd               ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/OPLL1/VoiceRom.vhd                      ;
; mcscc.vhd                        ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/mcscc.vhd                               ;
; lpm_ram.vhd                      ; yes             ; User Wizard-Generated File   ; K:/msx/ALTERA_S_MSX/aa/mcscc/lpm_ram.vhd                             ;
; scc_wave.vhd                     ; yes             ; User VHDL File               ; K:/msx/ALTERA_S_MSX/aa/mcscc/scc_wave.vhd                            ;
; MPLL1.vhd                        ; yes             ; User Wizard-Generated File   ; K:/msx/ALTERA_S_MSX/aa/mcscc/MPLL1.vhd                               ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_ram_dq.tdf          ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; altram.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.tdf              ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/others/maxplus2/memmodes.inc          ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; db/altsyncram_ok71.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_ok71.tdf                  ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf              ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; db/altsyncram_a8k1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_a8k1.tdf                  ;
; db/altsyncram_npi1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_npi1.tdf                  ;
; db/altsyncram_lif1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_lif1.tdf                  ;
; db/altsyncram_3mf1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_3mf1.tdf                  ;
; db/altsyncram_5mi1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_5mi1.tdf                  ;
; db/altsyncram_o8k1.tdf           ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_o8k1.tdf                  ;
; db/altsyncram_l0v.tdf            ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_l0v.tdf                   ;
; db/altsyncram_g0v.tdf            ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/altsyncram_g0v.tdf                   ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; db/mult_8s01.tdf                 ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/mult_8s01.tdf                        ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_bri.tdf               ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/add_sub_bri.tdf                      ;
; db/mult_4s01.tdf                 ; yes             ; Auto-Generated Megafunction  ; K:/msx/ALTERA_S_MSX/aa/mcscc/db/mult_4s01.tdf                        ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 4,203   ;
;                                             ;         ;
; Total combinational functions               ; 3378    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1720    ;
;     -- 3 input functions                    ; 1083    ;
;     -- <=2 input functions                  ; 575     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 2849    ;
;     -- arithmetic mode                      ; 529     ;
;                                             ;         ;
; Total registers                             ; 1696    ;
;     -- Dedicated logic registers            ; 1696    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 138     ;
; Total memory bits                           ; 9426    ;
; Embedded Multiplier 9-bit elements          ; 1       ;
; Total PLLs                                  ; 1       ;
; Maximum fan-out node                        ; pSltClk ;
; Maximum fan-out                             ; 1881    ;
; Total fan-out                               ; 19894   ;
; Average fan-out                             ; 3.66    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mcscc                                             ; 3378 (1181)       ; 1696 (631)   ; 9426        ; 1            ; 1       ; 0         ; 138  ; 0            ; |mcscc                                                                                                                            ; work         ;
;    |MPLL1:U2|                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|MPLL1:U2                                                                                                                   ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|MPLL1:U2|altpll:altpll_component                                                                                           ; work         ;
;    |opll:U1|                                       ; 1541 (11)         ; 859 (17)     ; 7378        ; 1            ; 1       ; 0         ; 0    ; 0            ; |mcscc|opll:U1                                                                                                                    ; work         ;
;       |Controller:CT|                              ; 446 (252)         ; 416 (176)    ; 4982        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT                                                                                                      ; work         ;
;          |RegisterMemory:RMEM|                     ; 54 (54)           ; 71 (71)      ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|RegisterMemory:RMEM                                                                                  ; work         ;
;             |altsyncram:rarray_rtl_6|              ; 0 (0)             ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6                                                          ; work         ;
;                |altsyncram_5mi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 198         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6|altsyncram_5mi1:auto_generated                           ; work         ;
;          |VoiceMemory:VMEM|                        ; 140 (136)         ; 169 (166)    ; 4784        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM                                                                                     ; work         ;
;             |VoiceRom:ROM2413|                     ; 4 (4)             ; 3 (3)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413                                                                    ; work         ;
;                |altsyncram:Mux34_rtl_9|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9                                             ; work         ;
;                   |altsyncram_g0v:auto_generated|  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9|altsyncram_g0v:auto_generated               ; work         ;
;             |altsyncram:voices_rtl_2|              ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2                                                             ; work         ;
;                |altsyncram_npi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2|altsyncram_npi1:auto_generated                              ; work         ;
;             |altsyncram:voices_rtl_3|              ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3                                                             ; work         ;
;                |altsyncram_npi1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3|altsyncram_npi1:auto_generated                              ; work         ;
;       |EnvelopeGenerator:EG|                       ; 419 (329)         ; 118 (111)    ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|EnvelopeGenerator:EG                                                                                               ; work         ;
;          |AttackTable:ARTBL|                       ; 57 (57)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|EnvelopeGenerator:EG|AttackTable:ARTBL                                                                             ; work         ;
;          |EnvelopeMemory:EGMEM|                    ; 33 (33)           ; 0 (0)        ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM                                                                          ; work         ;
;             |altsyncram:egdata_set_rtl_5|          ; 0 (0)             ; 0 (0)        ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5                                              ; work         ;
;                |altsyncram_3mf1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5|altsyncram_3mf1:auto_generated               ; work         ;
;       |Operator:OP|                                ; 192 (94)          ; 29 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Operator:OP                                                                                                        ; work         ;
;          |SineTable:SINTBL|                        ; 98 (98)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|Operator:OP|SineTable:SINTBL                                                                                       ; work         ;
;       |OutputGenerator:OG|                         ; 133 (61)          ; 95 (39)      ; 1622        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG                                                                                                 ; work         ;
;          |FeedbackMemory:Fmem|                     ; 20 (20)           ; 4 (4)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem                                                                             ; work         ;
;             |altsyncram:data_array_rtl_4|          ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4                                                 ; work         ;
;                |altsyncram_lif1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4|altsyncram_lif1:auto_generated                  ; work         ;
;          |LinearTable:Ltbl|                        ; 0 (0)             ; 1 (1)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|LinearTable:Ltbl                                                                                ; work         ;
;             |altsyncram:Mux8_rtl_8|                ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8                                                          ; work         ;
;                |altsyncram_l0v:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8|altsyncram_l0v:auto_generated                            ; work         ;
;          |OutputMemory:Mmem|                       ; 52 (52)           ; 51 (51)      ; 380         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem                                                                               ; work         ;
;             |altsyncram:data_array_rtl_0|          ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0                                                   ; work         ;
;                |altsyncram_a8k1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_a8k1:auto_generated                    ; work         ;
;             |altsyncram:data_array_rtl_1|          ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1                                                   ; work         ;
;                |altsyncram_a8k1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 190         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_a8k1:auto_generated                    ; work         ;
;       |PhaseGenerator:PG|                          ; 204 (111)         ; 109 (62)     ; 324         ; 1            ; 1       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG                                                                                                  ; work         ;
;          |PhaseMemory:MEM|                         ; 45 (45)           ; 47 (47)      ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|PhaseMemory:MEM                                                                                  ; work         ;
;             |altsyncram:phase_array_rtl_7|         ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7                                                     ; work         ;
;                |altsyncram_o8k1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7|altsyncram_o8k1:auto_generated                      ; work         ;
;          |lpm_add_sub:Add1|                        ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1                                                                                 ; work         ;
;             |add_sub_bri:auto_generated|           ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1|add_sub_bri:auto_generated                                                      ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|lpm_mult:Mult0                                                                                   ; work         ;
;             |mult_8s01:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|PhaseGenerator:PG|lpm_mult:Mult0|mult_8s01:auto_generated                                                          ; work         ;
;       |SlotCounter:S0|                             ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|SlotCounter:S0                                                                                                     ; work         ;
;       |SlotCounter:S2|                             ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|SlotCounter:S2                                                                                                     ; work         ;
;       |SlotCounter:S5|                             ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|SlotCounter:S5                                                                                                     ; work         ;
;       |SlotCounter:S8|                             ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|SlotCounter:S8                                                                                                     ; work         ;
;       |TemporalMixer:TM|                           ; 84 (84)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|opll:U1|TemporalMixer:TM                                                                                                   ; work         ;
;    |scc_wave:SccCh|                                ; 656 (406)         ; 206 (206)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh                                                                                                             ; work         ;
;       |lpm_mult:Mult0|                             ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult0                                                                                              ; work         ;
;          |mult_4s01:auto_generated|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult0|mult_4s01:auto_generated                                                                     ; work         ;
;       |lpm_mult:Mult1|                             ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult1                                                                                              ; work         ;
;          |mult_4s01:auto_generated|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult1|mult_4s01:auto_generated                                                                     ; work         ;
;       |lpm_mult:Mult2|                             ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult2                                                                                              ; work         ;
;          |mult_4s01:auto_generated|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult2|mult_4s01:auto_generated                                                                     ; work         ;
;       |lpm_mult:Mult3|                             ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult3                                                                                              ; work         ;
;          |mult_4s01:auto_generated|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult3|mult_4s01:auto_generated                                                                     ; work         ;
;       |lpm_mult:Mult4|                             ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult4                                                                                              ; work         ;
;          |mult_4s01:auto_generated|                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|lpm_mult:Mult4|mult_4s01:auto_generated                                                                     ; work         ;
;       |ram:WaveMem|                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|ram:WaveMem                                                                                                 ; work         ;
;          |lpm_ram_dq:lpm_ram_dq_component|         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component                                                                 ; work         ;
;             |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram                                                     ; work         ;
;                |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block                                ; work         ;
;                   |altsyncram_ok71:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mcscc|scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_ok71:auto_generated ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+
; opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6|altsyncram_5mi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 9            ; 22           ; 9            ; 22           ; 198  ; None                 ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9|altsyncram_g0v:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048 ; mcscc.mcscc1.rtl.mif ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2|altsyncram_npi1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368 ; None                 ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3|altsyncram_npi1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368 ; None                 ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5|altsyncram_3mf1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 18           ; 25           ; 18           ; 25           ; 450  ; None                 ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4|altsyncram_lif1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 9            ; 10           ; 9            ; 10           ; 90   ; None                 ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8|altsyncram_l0v:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152 ; mcscc.mcscc0.rtl.mif ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_a8k1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190  ; None                 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_a8k1:auto_generated|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 19           ; 10           ; 19           ; 10           ; 190  ; None                 ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7|altsyncram_o8k1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 18           ; 18           ; 18           ; 18           ; 324  ; None                 ;
; scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_ok71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048 ; None                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; pSltSltslt_n                                        ; pSltSltslt_n~0      ; yes                    ;
; SltslEn                                             ; GND                 ; yes                    ;
; Maddr[12]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[13]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[14]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[15]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[16]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[17]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[18]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[19]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[20]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[21]                                           ; Maddr[21]~11        ; yes                    ;
; Maddr[22]                                           ; Maddr[21]~11        ; yes                    ;
; RDh1                                                ; RDh1~0              ; yes                    ;
; WRh1                                                ; WRh1~0              ; yes                    ;
; RD_hT1                                              ; RD_hT1~0            ; yes                    ;
; WR_hT1                                              ; WR_hT1~0            ; yes                    ;
; IDEsOUT[0]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[1]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[2]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[3]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[4]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[5]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[6]                                          ; process_15~1        ; yes                    ;
; IDEsOUT[7]                                          ; process_15~1        ; yes                    ;
; Number of user-specified and inferred latches = 25  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                              ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                      ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.ML[3]    ; Stuck at GND due to stuck port data_in                                  ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|init_ch[3]                  ; Merged with opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|init_ch[3]   ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|init_ch[2]                  ; Merged with opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|init_ch[2]   ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|init_ch[1]                  ; Merged with opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|init_ch[1]   ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|init_ch[0]                  ; Merged with opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|init_ch[0]   ;
; opll:U1|EnvelopeGenerator:EG|lastkey[17]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[17]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[16]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[16]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[15]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[15]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[14]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[14]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[13]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[13]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[12]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[12]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[11]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[11]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[10]                              ; Merged with opll:U1|PhaseGenerator:PG|lastkey[10]                       ;
; opll:U1|EnvelopeGenerator:EG|lastkey[9]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[9]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[8]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[8]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[7]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[7]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[6]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[6]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[5]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[5]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[4]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[4]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[3]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[3]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[2]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[2]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[1]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[1]                        ;
; opll:U1|EnvelopeGenerator:EG|lastkey[0]                               ; Merged with opll:U1|PhaseGenerator:PG|lastkey[0]                        ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|init_slot[4]        ; Merged with opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|init_slot[4]      ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|init_slot[3]        ; Merged with opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|init_slot[3]      ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|init_slot[2]        ; Merged with opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|init_slot[2]      ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|init_slot[1]        ; Merged with opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|init_slot[1]      ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|init_slot[0]        ; Merged with opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|init_slot[0]      ;
; ACR[0]                                                                ; Merged with ACL[0]                                                      ;
; scc_wave:SccCh|SccClkEna[0]                                           ; Merged with opll:U1|EnvelopeGenerator:EG|amphase[0]                     ;
; opll:U1|Controller:CT|key                                             ; Merged with opll:U1|Controller:CT|kflag                                 ;
; scc_wave:SccCh|SccClkEna[1]                                           ; Merged with opll:U1|EnvelopeGenerator:EG|amphase[1]                     ;
; scc_wave:SccCh|SccClkEna[2]                                           ; Merged with opll:U1|EnvelopeGenerator:EG|amphase[2]                     ;
; SccBank3[7]                                                           ; Lost fanout                                                             ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~35            ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~126           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~126                     ; Merged with opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~58         ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~58                   ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~88            ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[2]  ; Merged with opll:U1|OutputGenerator:OG|mo_addr[0]                       ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[4]  ; Merged with opll:U1|OutputGenerator:OG|mo_addr[1]                       ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[6]  ; Merged with opll:U1|OutputGenerator:OG|mo_addr[2]                       ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[8]  ; Merged with opll:U1|OutputGenerator:OG|mo_addr[3]                       ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[10] ; Merged with opll:U1|OutputGenerator:OG|mo_addr[4]                       ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[2]  ; Merged with opll:U1|TemporalMixer:TM|maddr[0]                           ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[4]  ; Merged with opll:U1|TemporalMixer:TM|maddr[1]                           ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[6]  ; Merged with opll:U1|TemporalMixer:TM|maddr[2]                           ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[8]  ; Merged with opll:U1|TemporalMixer:TM|maddr[3]                           ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[10] ; Merged with opll:U1|TemporalMixer:TM|maddr[4]                           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[2]            ; Merged with opll:U1|Controller:CT|user_voice_addr[0]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[4]            ; Merged with opll:U1|Controller:CT|user_voice_addr[1]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[6]            ; Merged with opll:U1|Controller:CT|user_voice_addr[2]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[8]            ; Merged with opll:U1|Controller:CT|user_voice_addr[3]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[10]           ; Merged with opll:U1|Controller:CT|user_voice_addr[4]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[12]           ; Merged with opll:U1|Controller:CT|user_voice_addr[5]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[2]           ; Merged with opll:U1|Controller:CT|slot_voice_addr[0]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[4]           ; Merged with opll:U1|Controller:CT|slot_voice_addr[1]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[6]           ; Merged with opll:U1|Controller:CT|slot_voice_addr[2]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[8]           ; Merged with opll:U1|Controller:CT|slot_voice_addr[3]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[10]          ; Merged with opll:U1|Controller:CT|slot_voice_addr[4]                    ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[12]          ; Merged with opll:U1|Controller:CT|slot_voice_addr[5]                    ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[2]    ; Merged with opll:U1|SlotCounter:S2|slot[0]                              ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[4]    ; Merged with opll:U1|SlotCounter:S2|slot[1]                              ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[6]    ; Merged with opll:U1|SlotCounter:S2|slot[2]                              ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[8]    ; Merged with opll:U1|SlotCounter:S2|slot[3]                              ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[10]   ; Merged with opll:U1|SlotCounter:S2|slot[4]                              ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[2]         ; Merged with opll:U1|Controller:CT|regs_addr[0]                          ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[4]         ; Merged with opll:U1|Controller:CT|regs_addr[1]                          ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[6]         ; Merged with opll:U1|Controller:CT|regs_addr[2]                          ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[8]         ; Merged with opll:U1|Controller:CT|regs_addr[3]                          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~127                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~89            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[13]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[13] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[0]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[0]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[1]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[1]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[3]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[3]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[5]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[5]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[7]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[7]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[9]           ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[9]  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[11]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[11] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~128                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~90            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[14]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[14] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~129                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~91            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[15]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[15] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~130                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~92            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[16]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[16] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~131                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~93            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[17]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[17] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~132                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~94            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[18]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[18] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~133                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~95            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[19]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[19] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~134                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~96            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[20]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[20] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~135                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~97            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[21]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[21] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~136                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~98            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[22]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[22] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~137                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~99            ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[23]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[23] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~138                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~100           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[24]          ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[24] ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~139                     ; Merged with opll:U1|Controller:CT|VoiceMemory:VMEM|voices~101           ;
; Total Number of Removed Registers = 172                               ;                                                                         ;
+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1696  ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 180   ;
; Number of registers using Asynchronous Clear ; 826   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1266  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; Mconf[6]                                 ; 1       ;
; Mconf[1]                                 ; 3       ;
; Mconf[7]                                 ; 12      ;
; Mconf[0]                                 ; 5       ;
; CardMDR[5]                               ; 3       ;
; Mconf[2]                                 ; 3       ;
; Mconf[3]                                 ; 1       ;
; MAP_FD[0]                                ; 2       ;
; MAP_FF[0]                                ; 2       ;
; MAP_FE[1]                                ; 2       ;
; MAP_FF[1]                                ; 2       ;
; R1Mult[2]                                ; 4       ;
; R1Mult[0]                                ; 5       ;
; B1AdrD[6]                                ; 1       ;
; ConfFl[1]                                ; 2       ;
; aMconf[6]                                ; 2       ;
; aMconf[1]                                ; 2       ;
; aMconf[7]                                ; 2       ;
; aMconf[0]                                ; 2       ;
; aMconf[2]                                ; 2       ;
; aMconf[3]                                ; 2       ;
; B1MaskR[0]                               ; 3       ;
; B1MaskR[1]                               ; 4       ;
; aR1Mult[2]                               ; 2       ;
; aR1Mult[0]                               ; 2       ;
; aB1AdrD[6]                               ; 1       ;
; Mconf[4]                                 ; 1       ;
; R1Mask[6]                                ; 1       ;
; R1Addr[6]                                ; 1       ;
; R1Mult[7]                                ; 1       ;
; R1Mask[4]                                ; 1       ;
; R1Addr[4]                                ; 1       ;
; R1Mask[3]                                ; 1       ;
; R1Mask[5]                                ; 1       ;
; R1Mask[7]                                ; 1       ;
; aB1MaskR[0]                              ; 2       ;
; aB1MaskR[1]                              ; 2       ;
; aMconf[4]                                ; 2       ;
; CardMDR[4]                               ; 4       ;
; SccBank2[1]                              ; 1       ;
; aR1Mask[3]                               ; 2       ;
; R7FF6b4                                  ; 1       ;
; aR1Addr[4]                               ; 2       ;
; aR1Mask[4]                               ; 2       ;
; aR1Mask[5]                               ; 2       ;
; aMconf[5]                                ; 2       ;
; aR1Addr[6]                               ; 2       ;
; aR1Mask[6]                               ; 2       ;
; aR1Mult[7]                               ; 2       ;
; aR1Mask[7]                               ; 2       ;
; opll:U1|TemporalMixer:TM|mmute           ; 2       ;
; opll:U1|TemporalMixer:TM|rmute           ; 2       ;
; opll:U1|SlotCounter:S2|count[0]          ; 5       ;
; opll:U1|SlotCounter:S8|count[1]          ; 3       ;
; opll:U1|SlotCounter:S0|count[6]          ; 3       ;
; opll:U1|SlotCounter:S8|count[2]          ; 3       ;
; Mconf[5]                                 ; 1       ;
; opll:U1|SlotCounter:S8|count[5]          ; 2       ;
; opll:U1|SlotCounter:S8|count[4]          ; 2       ;
; opll:U1|SlotCounter:S8|count[3]          ; 3       ;
; opll:U1|EnvelopeGenerator:EG|amphase[15] ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[16]  ; 2       ;
; opll:U1|EnvelopeGenerator:EG|ntable[13]  ; 3       ;
; opll:U1|SlotCounter:S5|count[1]          ; 2       ;
; opll:U1|SlotCounter:S2|count[2]          ; 2       ;
; opll:U1|SlotCounter:S2|count[6]          ; 2       ;
; opll:U1|EnvelopeGenerator:EG|ntable[15]  ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[12]  ; 1       ;
; opll:U1|SlotCounter:S5|count[6]          ; 2       ;
; opll:U1|EnvelopeGenerator:EG|ntable[14]  ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[11]  ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[10]  ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[9]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[8]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[7]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[6]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[5]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[4]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[3]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[2]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[1]   ; 1       ;
; opll:U1|EnvelopeGenerator:EG|ntable[0]   ; 1       ;
; Total number of inverted registers = 82  ;         ;
+------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                         ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; Register Name                                                         ; RAM Name                                                   ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[0]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[1]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[2]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[3]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[4]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[5]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[6]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[7]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[8]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[9]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[10] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[11] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[12] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[13] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[14] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[15] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[16] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[17] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[18] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[19] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_33_bypass[20] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[0]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[1]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[2]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[3]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[4]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[5]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[6]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[7]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[8]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[9]  ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[10] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[11] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[12] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[13] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[14] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[15] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[16] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[17] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[18] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[19] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array_34_bypass[20] ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34 ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[0]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[1]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[2]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[3]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[4]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[5]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[6]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[7]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[8]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[9]            ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[10]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[11]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[12]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[13]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[14]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[15]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[16]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[17]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[18]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[19]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[20]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[21]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[22]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[23]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[24]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[25]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[26]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[27]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[28]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[29]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[30]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[31]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[32]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[33]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[34]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[35]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[36]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[37]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[38]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[39]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[40]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[41]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[42]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[43]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[44]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[45]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[46]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[47]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_87_bypass[48]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87           ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[0]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[1]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[2]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[3]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[4]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[5]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[6]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[7]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[8]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[9]           ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[10]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[11]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[12]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[13]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[14]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[15]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[16]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[17]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[18]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[19]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[20]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[21]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[22]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[23]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[24]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[25]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[26]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[27]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[28]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[29]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[30]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[31]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[32]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[33]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[34]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[35]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[36]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[37]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[38]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[39]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[40]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[41]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[42]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[43]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[44]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[45]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[46]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[47]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|voices_125_bypass[48]          ; opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125          ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[0]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[1]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[2]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[3]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[4]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[5]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[6]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[7]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[8]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[9]         ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[10]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[11]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[12]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[13]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[14]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[15]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[16]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[17]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[18]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[19]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[20]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[21]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[22]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[23]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[24]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[25]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[26]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[27]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[28]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[29]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray_57_bypass[30]        ; opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57        ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[0]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[1]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[2]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[3]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[4]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[5]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[6]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[7]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[8]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[9]    ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[10]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[11]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[12]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[13]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[14]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[15]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[16]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[17]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[18]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[19]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[20]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[21]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[22]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[23]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[24]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[25]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[26]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[27]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array_49_bypass[28]   ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49   ;
+-----------------------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                 ;
+--------------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                     ; Type ;
+--------------------------------------------------------------------+------------------------------------------------------------------+------+
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[0]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[1]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[2]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[3]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[4]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[5]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[6]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[7]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.value[8]      ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|rdata.sign          ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31     ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[0]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[1]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[2]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[3]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[4]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[5]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[6]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[7]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[8]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[9]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[10]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[11]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[12]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[13]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[14]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[15]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[16]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[17]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[18]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[19]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[20]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[21]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.phase[22]  ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.state[0]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|rdata.state[1]   ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63  ; RAM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[0]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[1]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[2]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[3]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[4]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[5]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[6]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[7]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|data.value[8]          ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0               ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.RR[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.RR[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.RR[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.RR[3] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.SL[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.SL[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.SL[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.SL[3] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.DR[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.DR[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.DR[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.DR[3] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.AR[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.AR[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.AR[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.AR[3] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.FB[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.FB[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.FB[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.WF    ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.TL[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.TL[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.TL[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.TL[3] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.TL[4] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.ML[0] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.ML[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.ML[2] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.KR    ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.EG    ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.PM    ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|data.KL[1] ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26 ; ROM  ;
+--------------------------------------------------------------------+------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcscc|R3Reg[7]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcscc|R4Reg[0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcscc|R2Reg[1]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mcscc|R1Reg[3]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |mcscc|CardMDR[2]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|MAP_FF[3]                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcscc|scc_wave:SccCh|SccCntChA[8]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcscc|scc_wave:SccCh|SccCntChE[1]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcscc|scc_wave:SccCh|SccCntChC[4]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcscc|scc_wave:SccCh|SccCntChB[3]                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mcscc|scc_wave:SccCh|SccCntChD[8]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|EnvelopeGenerator:EG|egout[4]                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |mcscc|opll:U1|EnvelopeGenerator:EG|egphase[9]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|tl[4]                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|rom_addr[5]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|Operator:OP|faddr[0]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[8][3]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[7][0]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[6][1]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[5][2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[4][2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[3][2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[2][2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[1][2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|inst_cache[0][2]                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|OutputGenerator:OG|OutputMemory:Mmem|rdata2.value[7] ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|odata.RR[2]           ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|VoiceMemory:VMEM|rodata.FB[1]          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|RegisterMemory:RMEM|odata.FNUM[0]      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |mcscc|ABDAC[13]                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mcscc|opll:U1|TemporalMixer:TM|ro[9]                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mcscc|opll:U1|TemporalMixer:TM|mo[4]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |mcscc|CardMDR[7]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcscc|aR3Reg[4]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcscc|aR4Reg[2]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcscc|aR2Reg[4]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mcscc|aR1Reg[2]                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |mcscc|scc_wave:SccCh|SccMix[3]                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mcscc|opll:U1|Operator:OP|addr[2]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|rks[1]                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |mcscc|MAP_FC[5]                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|rflag[0]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |mcscc|opll:U1|Operator:OP|SineTable:SINTBL|data.value[5]           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.FB[2]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.SL[3]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.DR[0]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.ML[0]                 ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.TL[3]                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|user_voice_wdata.KL[0]                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |mcscc|opll:U1|Controller:CT|rr[1]                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|regs_wdata.FNUM[0]                     ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|regs_wdata.FNUM[8]                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |mcscc|opll:U1|Controller:CT|regs_wdata.VOL[0]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mcscc|CardMDR[4]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |mcscc|MAP_FF[0]                                                    ;
; 1:1                ; 30 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add9                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|pFlAdr~27                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|vindex~8                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add1                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Mux1                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|egstate~8                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|PhaseGenerator:PG|ShiftLeft0                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|tll~11                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|tll~9                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|kll~1                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|kll~5                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~55          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~47     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|egphase~4                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|MR4A[0]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|MR3A[2]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|MR2A[1]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|MR1A[0]                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add9                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |mcscc|opll:U1|PhaseGenerator:PG|dphase~0                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |mcscc|pFlAdr~118                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |mcscc|scc_wave:SccCh|SccMix~40                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |mcscc|scc_wave:SccCh|SccMix~43                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add9                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add9                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Add9                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|egphase~47                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mcscc|pFlAdr~31                                                    ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |mcscc|scc_wave:SccCh|WaveAdr[0]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|Mux59                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mcscc|scc_wave:SccCh|WaveAdr[6]                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |mcscc|opll:U1|Controller:CT|Mux79                                  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; No         ; |mcscc|opll:U1|EnvelopeGenerator:EG|egphase~51                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |mcscc|opll:U1|Operator:OP|Add0                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |mcscc|pFlAdr~99                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |mcscc|pFlAdr~104                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |mcscc|opll:U1|Operator:OP|Add0                                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mcscc|Maddr[18]~55                                                 ;
; 45:1               ; 2 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |mcscc|DOut~468                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_ok71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0|altsyncram_a8k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1|altsyncram_a8k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2|altsyncram_npi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3|altsyncram_npi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4|altsyncram_lif1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5|altsyncram_3mf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6|altsyncram_5mi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7|altsyncram_o8k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8|altsyncram_l0v:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9|altsyncram_g0v:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component ;
+------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                            ;
+------------------------+--------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                  ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                                                  ;
; LPM_NUMWORDS           ; 256          ; Untyped                                                         ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                                         ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                                         ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                                         ;
; LPM_FILE               ; UNUSED       ; Untyped                                                         ;
; USE_EAB                ; ON           ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                  ;
+------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; delay          ; 0     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; delay          ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S5 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; delay          ; 5     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opll:U1|SlotCounter:S8 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; delay          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPLL1:U2|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------+
; Parameter Name                ; Value             ; Type                      ;
+-------------------------------+-------------------+---------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                   ;
; LOCK_LOW                      ; 1                 ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                   ;
; SKIP_VCO                      ; OFF               ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                   ;
; BANDWIDTH                     ; 0                 ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 3528              ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 15625             ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                   ;
; VCO_MIN                       ; 0                 ; Untyped                   ;
; VCO_MAX                       ; 0                 ; Untyped                   ;
; VCO_CENTER                    ; 0                 ; Untyped                   ;
; PFD_MIN                       ; 0                 ; Untyped                   ;
; PFD_MAX                       ; 0                 ; Untyped                   ;
; M_INITIAL                     ; 0                 ; Untyped                   ;
; M                             ; 0                 ; Untyped                   ;
; N                             ; 1                 ; Untyped                   ;
; M2                            ; 1                 ; Untyped                   ;
; N2                            ; 1                 ; Untyped                   ;
; SS                            ; 1                 ; Untyped                   ;
; C0_HIGH                       ; 0                 ; Untyped                   ;
; C1_HIGH                       ; 0                 ; Untyped                   ;
; C2_HIGH                       ; 0                 ; Untyped                   ;
; C3_HIGH                       ; 0                 ; Untyped                   ;
; C4_HIGH                       ; 0                 ; Untyped                   ;
; C5_HIGH                       ; 0                 ; Untyped                   ;
; C6_HIGH                       ; 0                 ; Untyped                   ;
; C7_HIGH                       ; 0                 ; Untyped                   ;
; C8_HIGH                       ; 0                 ; Untyped                   ;
; C9_HIGH                       ; 0                 ; Untyped                   ;
; C0_LOW                        ; 0                 ; Untyped                   ;
; C1_LOW                        ; 0                 ; Untyped                   ;
; C2_LOW                        ; 0                 ; Untyped                   ;
; C3_LOW                        ; 0                 ; Untyped                   ;
; C4_LOW                        ; 0                 ; Untyped                   ;
; C5_LOW                        ; 0                 ; Untyped                   ;
; C6_LOW                        ; 0                 ; Untyped                   ;
; C7_LOW                        ; 0                 ; Untyped                   ;
; C8_LOW                        ; 0                 ; Untyped                   ;
; C9_LOW                        ; 0                 ; Untyped                   ;
; C0_INITIAL                    ; 0                 ; Untyped                   ;
; C1_INITIAL                    ; 0                 ; Untyped                   ;
; C2_INITIAL                    ; 0                 ; Untyped                   ;
; C3_INITIAL                    ; 0                 ; Untyped                   ;
; C4_INITIAL                    ; 0                 ; Untyped                   ;
; C5_INITIAL                    ; 0                 ; Untyped                   ;
; C6_INITIAL                    ; 0                 ; Untyped                   ;
; C7_INITIAL                    ; 0                 ; Untyped                   ;
; C8_INITIAL                    ; 0                 ; Untyped                   ;
; C9_INITIAL                    ; 0                 ; Untyped                   ;
; C0_MODE                       ; BYPASS            ; Untyped                   ;
; C1_MODE                       ; BYPASS            ; Untyped                   ;
; C2_MODE                       ; BYPASS            ; Untyped                   ;
; C3_MODE                       ; BYPASS            ; Untyped                   ;
; C4_MODE                       ; BYPASS            ; Untyped                   ;
; C5_MODE                       ; BYPASS            ; Untyped                   ;
; C6_MODE                       ; BYPASS            ; Untyped                   ;
; C7_MODE                       ; BYPASS            ; Untyped                   ;
; C8_MODE                       ; BYPASS            ; Untyped                   ;
; C9_MODE                       ; BYPASS            ; Untyped                   ;
; C0_PH                         ; 0                 ; Untyped                   ;
; C1_PH                         ; 0                 ; Untyped                   ;
; C2_PH                         ; 0                 ; Untyped                   ;
; C3_PH                         ; 0                 ; Untyped                   ;
; C4_PH                         ; 0                 ; Untyped                   ;
; C5_PH                         ; 0                 ; Untyped                   ;
; C6_PH                         ; 0                 ; Untyped                   ;
; C7_PH                         ; 0                 ; Untyped                   ;
; C8_PH                         ; 0                 ; Untyped                   ;
; C9_PH                         ; 0                 ; Untyped                   ;
; L0_HIGH                       ; 1                 ; Untyped                   ;
; L1_HIGH                       ; 1                 ; Untyped                   ;
; G0_HIGH                       ; 1                 ; Untyped                   ;
; G1_HIGH                       ; 1                 ; Untyped                   ;
; G2_HIGH                       ; 1                 ; Untyped                   ;
; G3_HIGH                       ; 1                 ; Untyped                   ;
; E0_HIGH                       ; 1                 ; Untyped                   ;
; E1_HIGH                       ; 1                 ; Untyped                   ;
; E2_HIGH                       ; 1                 ; Untyped                   ;
; E3_HIGH                       ; 1                 ; Untyped                   ;
; L0_LOW                        ; 1                 ; Untyped                   ;
; L1_LOW                        ; 1                 ; Untyped                   ;
; G0_LOW                        ; 1                 ; Untyped                   ;
; G1_LOW                        ; 1                 ; Untyped                   ;
; G2_LOW                        ; 1                 ; Untyped                   ;
; G3_LOW                        ; 1                 ; Untyped                   ;
; E0_LOW                        ; 1                 ; Untyped                   ;
; E1_LOW                        ; 1                 ; Untyped                   ;
; E2_LOW                        ; 1                 ; Untyped                   ;
; E3_LOW                        ; 1                 ; Untyped                   ;
; L0_INITIAL                    ; 1                 ; Untyped                   ;
; L1_INITIAL                    ; 1                 ; Untyped                   ;
; G0_INITIAL                    ; 1                 ; Untyped                   ;
; G1_INITIAL                    ; 1                 ; Untyped                   ;
; G2_INITIAL                    ; 1                 ; Untyped                   ;
; G3_INITIAL                    ; 1                 ; Untyped                   ;
; E0_INITIAL                    ; 1                 ; Untyped                   ;
; E1_INITIAL                    ; 1                 ; Untyped                   ;
; E2_INITIAL                    ; 1                 ; Untyped                   ;
; E3_INITIAL                    ; 1                 ; Untyped                   ;
; L0_MODE                       ; BYPASS            ; Untyped                   ;
; L1_MODE                       ; BYPASS            ; Untyped                   ;
; G0_MODE                       ; BYPASS            ; Untyped                   ;
; G1_MODE                       ; BYPASS            ; Untyped                   ;
; G2_MODE                       ; BYPASS            ; Untyped                   ;
; G3_MODE                       ; BYPASS            ; Untyped                   ;
; E0_MODE                       ; BYPASS            ; Untyped                   ;
; E1_MODE                       ; BYPASS            ; Untyped                   ;
; E2_MODE                       ; BYPASS            ; Untyped                   ;
; E3_MODE                       ; BYPASS            ; Untyped                   ;
; L0_PH                         ; 0                 ; Untyped                   ;
; L1_PH                         ; 0                 ; Untyped                   ;
; G0_PH                         ; 0                 ; Untyped                   ;
; G1_PH                         ; 0                 ; Untyped                   ;
; G2_PH                         ; 0                 ; Untyped                   ;
; G3_PH                         ; 0                 ; Untyped                   ;
; E0_PH                         ; 0                 ; Untyped                   ;
; E1_PH                         ; 0                 ; Untyped                   ;
; E2_PH                         ; 0                 ; Untyped                   ;
; E3_PH                         ; 0                 ; Untyped                   ;
; M_PH                          ; 0                 ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE            ;
+-------------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 10                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 10                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_a8k1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 10                   ; Untyped                                                       ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                       ;
; NUMWORDS_A                         ; 19                   ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 10                   ; Untyped                                                       ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 19                   ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_a8k1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 36                   ; Untyped                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                             ;
; NUMWORDS_A                         ; 38                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 36                   ; Untyped                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                             ;
; NUMWORDS_B                         ; 38                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_npi1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 36                   ; Untyped                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                             ;
; NUMWORDS_A                         ; 38                   ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 36                   ; Untyped                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                             ;
; NUMWORDS_B                         ; 38                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_npi1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 10                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 10                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_lif1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 25                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 25                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_3mf1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 22                   ; Untyped                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 22                   ; Untyped                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5mi1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 18                   ; Untyped                                                     ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 18                   ; Untyped                                                     ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_o8k1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 9                    ; Untyped                                                ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; mcscc.mcscc0.rtl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_l0v       ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; mcscc.mcscc1.rtl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_g0v       ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------+
; Parameter Name                                 ; Value      ; Type                        ;
+------------------------------------------------+------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                     ;
; LPM_WIDTHB                                     ; 5          ; Untyped                     ;
; LPM_WIDTHP                                     ; 14         ; Untyped                     ;
; LPM_WIDTHR                                     ; 14         ; Untyped                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                     ;
; LATENCY                                        ; 0          ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                     ;
; USE_EAB                                        ; OFF        ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_8s01  ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                     ;
+------------------------------------------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1 ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 18          ; Untyped                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                              ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_bri ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 12         ; Untyped             ;
; LPM_WIDTHR                                     ; 12         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4s01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult1    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 12         ; Untyped             ;
; LPM_WIDTHR                                     ; 12         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4s01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult3    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 12         ; Untyped             ;
; LPM_WIDTHR                                     ; 12         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4s01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult4    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 12         ; Untyped             ;
; LPM_WIDTHR                                     ; 12         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4s01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scc_wave:SccCh|lpm_mult:Mult2    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8          ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 12         ; Untyped             ;
; LPM_WIDTHR                                     ; 12         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_4s01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; MPLL1:U2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                             ;
; Entity Instance                           ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 10                                                                             ;
;     -- NUMWORDS_A                         ; 19                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 10                                                                             ;
;     -- NUMWORDS_B                         ; 19                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 10                                                                             ;
;     -- NUMWORDS_A                         ; 19                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 10                                                                             ;
;     -- NUMWORDS_B                         ; 19                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 36                                                                             ;
;     -- NUMWORDS_A                         ; 38                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 36                                                                             ;
;     -- NUMWORDS_B                         ; 38                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_3                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 36                                                                             ;
;     -- NUMWORDS_A                         ; 38                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 36                                                                             ;
;     -- NUMWORDS_B                         ; 38                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 10                                                                             ;
;     -- NUMWORDS_A                         ; 9                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 10                                                                             ;
;     -- NUMWORDS_B                         ; 9                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 25                                                                             ;
;     -- NUMWORDS_A                         ; 18                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 25                                                                             ;
;     -- NUMWORDS_B                         ; 18                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 22                                                                             ;
;     -- NUMWORDS_A                         ; 9                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 22                                                                             ;
;     -- NUMWORDS_B                         ; 9                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 18                                                                             ;
;     -- NUMWORDS_A                         ; 18                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 18                                                                             ;
;     -- NUMWORDS_B                         ; 18                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8              ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 9                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9 ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 64                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 6                                        ;
; Entity Instance                       ; opll:U1|PhaseGenerator:PG|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 5                                        ;
;     -- LPM_WIDTHP                     ; 14                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; scc_wave:SccCh|lpm_mult:Mult0            ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 12                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; scc_wave:SccCh|lpm_mult:Mult1            ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 12                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; scc_wave:SccCh|lpm_mult:Mult3            ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 12                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; scc_wave:SccCh|lpm_mult:Mult4            ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 12                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; scc_wave:SccCh|lpm_mult:Mult2            ;
;     -- LPM_WIDTHA                     ; 8                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 12                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPLL1:U2"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "opll:U1"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; xout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xena ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scc_wave:SccCh"                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; dout ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue May 30 21:59:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mcscc -c mcscc
Info: Found 2 design units, including 1 entities, in source file OPLL1/AttackTable.vhd
    Info: Found design unit 1: AttackTable-RTL
    Info: Found entity 1: AttackTable
Info: Found 2 design units, including 1 entities, in source file OPLL1/Controller.vhd
    Info: Found design unit 1: Controller-RTL
    Info: Found entity 1: Controller
Info: Found 2 design units, including 1 entities, in source file OPLL1/EnvelopeGenerator.vhd
    Info: Found design unit 1: EnvelopeGenerator-RTL
    Info: Found entity 1: EnvelopeGenerator
Info: Found 2 design units, including 1 entities, in source file OPLL1/EnvelopeMemory.vhd
    Info: Found design unit 1: EnvelopeMemory-RTL
    Info: Found entity 1: EnvelopeMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/FeedbackMemory.vhd
    Info: Found design unit 1: FeedbackMemory-RTL
    Info: Found entity 1: FeedbackMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/LinearTable.vhd
    Info: Found design unit 1: LinearTable-RTL
    Info: Found entity 1: LinearTable
Info: Found 2 design units, including 1 entities, in source file OPLL1/Operator.vhd
    Info: Found design unit 1: Operator-RTL
    Info: Found entity 1: Operator
Info: Found 2 design units, including 1 entities, in source file OPLL1/Opll.vhd
    Info: Found design unit 1: opll-RTL
    Info: Found entity 1: opll
Info: Found 2 design units, including 1 entities, in source file OPLL1/OutputGenerator.vhd
    Info: Found design unit 1: OutputGenerator-RTL
    Info: Found entity 1: OutputGenerator
Info: Found 2 design units, including 1 entities, in source file OPLL1/OutputMemory.vhd
    Info: Found design unit 1: OutputMemory-RTL
    Info: Found entity 1: OutputMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/PhaseGenerator.vhd
    Info: Found design unit 1: PhaseGenerator-RTL
    Info: Found entity 1: PhaseGenerator
Info: Found 2 design units, including 1 entities, in source file OPLL1/PhaseMemory.vhd
    Info: Found design unit 1: PhaseMemory-RTL
    Info: Found entity 1: PhaseMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/RegisterMemory.vhd
    Info: Found design unit 1: RegisterMemory-RTL
    Info: Found entity 1: RegisterMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/SineTable.vhd
    Info: Found design unit 1: SineTable-RTL
    Info: Found entity 1: SineTable
Info: Found 2 design units, including 1 entities, in source file OPLL1/SlotCounter.vhd
    Info: Found design unit 1: SlotCounter-RTL
    Info: Found entity 1: SlotCounter
Info: Found 2 design units, including 1 entities, in source file OPLL1/TemporalMixer.vhd
    Info: Found design unit 1: TemporalMixer-RTL
    Info: Found entity 1: TemporalMixer
Info: Found 2 design units, including 0 entities, in source file OPLL1/vm2413.vhd
    Info: Found design unit 1: VM2413
    Info: Found design unit 2: VM2413-body
Info: Found 2 design units, including 1 entities, in source file OPLL1/VoiceMemory.vhd
    Info: Found design unit 1: VoiceMemory-RTL
    Info: Found entity 1: VoiceMemory
Info: Found 2 design units, including 1 entities, in source file OPLL1/VoiceRom.vhd
    Info: Found design unit 1: VoiceRom-RTL
    Info: Found entity 1: VoiceRom
Info: Found 2 design units, including 1 entities, in source file MPLL2.vhd
    Info: Found design unit 1: mpll2-SYN
    Info: Found entity 1: MPLL2
Info: Found 2 design units, including 1 entities, in source file mcscc.vhd
    Info: Found design unit 1: mcscc-RTL
    Info: Found entity 1: mcscc
Info: Found 2 design units, including 1 entities, in source file lpm_ram.vhd
    Info: Found design unit 1: ram-SYN
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file scc_wave.vhd
    Info: Found design unit 1: scc_wave-RTL
    Info: Found entity 1: scc_wave
Info: Found 2 design units, including 1 entities, in source file MPLL1.vhd
    Info: Found design unit 1: mpll1-SYN
    Info: Found entity 1: MPLL1
Info: Elaborating entity "mcscc" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mcscc.vhd(35): used implicit default value for signal "pSltSndL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mcscc.vhd(36): used implicit default value for signal "pSltSndR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mcscc.vhd(37): used implicit default value for signal "pSltSound" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mcscc.vhd(72): used implicit default value for signal "wav" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mcscc.vhd(154): object "SccBank0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mcscc.vhd(155): object "SccBank1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mcscc.vhd(255): object "NSReg" assigned a value but never read
Warning (10631): VHDL Process Statement warning at mcscc.vhd(350): inferring latch(es) for signal or variable "SltslEn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mcscc.vhd(587): inferring latch(es) for signal or variable "MAP_S", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1101): signal "RD_hT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1102): signal "IDEReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1102): signal "pSltAdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1097): inferring latch(es) for signal or variable "RD_hT1", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1123): signal "IDEReg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1123): signal "pSltAdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1118): inferring latch(es) for signal or variable "WR_hT1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1160): inferring latch(es) for signal or variable "RDh1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1168): inferring latch(es) for signal or variable "WRh1", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1189): signal "sltt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1191): signal "sltt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1186): inferring latch(es) for signal or variable "pSltSltslt_n", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1249): signal "CLC_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1257): signal "pSltAdr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1257): signal "pSltWr_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1258): signal "pSltDat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mcscc.vhd(1255): inferring latch(es) for signal or variable "IDEsOUT", which holds its previous value in one or more paths through the process
Warning (10812): VHDL warning at mcscc.vhd(1455): sensitivity list already contains FDIV
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1457): signal "pSltClk_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mcscc.vhd(1495): signal "c0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "IDEsOUT[0]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[1]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[2]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[3]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[4]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[5]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[6]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "IDEsOUT[7]" at mcscc.vhd(1255)
Info (10041): Inferred latch for "pSltSltslt_n" at mcscc.vhd(1186)
Info (10041): Inferred latch for "WRh1" at mcscc.vhd(1168)
Info (10041): Inferred latch for "RDh1" at mcscc.vhd(1160)
Info (10041): Inferred latch for "WR_hT1" at mcscc.vhd(1118)
Info (10041): Inferred latch for "RD_hT1" at mcscc.vhd(1097)
Info (10041): Inferred latch for "Maddr[12]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[13]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[14]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[15]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[16]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[17]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[18]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[19]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[20]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[21]" at mcscc.vhd(908)
Info (10041): Inferred latch for "Maddr[22]" at mcscc.vhd(908)
Info (10041): Inferred latch for "MAP_S" at mcscc.vhd(587)
Info (10041): Inferred latch for "SltslEn" at mcscc.vhd(350)
Info: Elaborating entity "scc_wave" for hierarchy "scc_wave:SccCh"
Info: Elaborating entity "ram" for hierarchy "scc_wave:SccCh|ram:WaveMem"
Info: Elaborating entity "lpm_ram_dq" for hierarchy "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component"
Info: Elaborated megafunction instantiation "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component"
Info: Instantiated megafunction "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_HINT" = "USE_EAB"
Info: Elaborating entity "altram" for hierarchy "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram", which is child of megafunction instantiation "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component"
Info: Elaborating entity "altsyncram" for hierarchy "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ok71.tdf
    Info: Found entity 1: altsyncram_ok71
Info: Elaborating entity "altsyncram_ok71" for hierarchy "scc_wave:SccCh|ram:WaveMem|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_ok71:auto_generated"
Info: Elaborating entity "opll" for hierarchy "opll:U1"
Info: Elaborating entity "SlotCounter" for hierarchy "opll:U1|SlotCounter:S0"
Info: Elaborating entity "SlotCounter" for hierarchy "opll:U1|SlotCounter:S2"
Info: Elaborating entity "SlotCounter" for hierarchy "opll:U1|SlotCounter:S5"
Info: Elaborating entity "SlotCounter" for hierarchy "opll:U1|SlotCounter:S8"
Info: Elaborating entity "Controller" for hierarchy "opll:U1|Controller:CT"
Info: Elaborating entity "RegisterMemory" for hierarchy "opll:U1|Controller:CT|RegisterMemory:RMEM"
Info: Elaborating entity "VoiceMemory" for hierarchy "opll:U1|Controller:CT|VoiceMemory:VMEM"
Info: Elaborating entity "VoiceRom" for hierarchy "opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413"
Info: Elaborating entity "EnvelopeGenerator" for hierarchy "opll:U1|EnvelopeGenerator:EG"
Info: Elaborating entity "AttackTable" for hierarchy "opll:U1|EnvelopeGenerator:EG|AttackTable:ARTBL"
Info: Elaborating entity "EnvelopeMemory" for hierarchy "opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM"
Info: Elaborating entity "PhaseGenerator" for hierarchy "opll:U1|PhaseGenerator:PG"
Info: Elaborating entity "PhaseMemory" for hierarchy "opll:U1|PhaseGenerator:PG|PhaseMemory:MEM"
Info: Elaborating entity "Operator" for hierarchy "opll:U1|Operator:OP"
Info: Elaborating entity "SineTable" for hierarchy "opll:U1|Operator:OP|SineTable:SINTBL"
Info: Elaborating entity "OutputGenerator" for hierarchy "opll:U1|OutputGenerator:OG"
Info: Elaborating entity "FeedbackMemory" for hierarchy "opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem"
Info: Elaborating entity "OutputMemory" for hierarchy "opll:U1|OutputGenerator:OG|OutputMemory:Mmem"
Info: Elaborating entity "LinearTable" for hierarchy "opll:U1|OutputGenerator:OG|LinearTable:Ltbl"
Info: Elaborating entity "TemporalMixer" for hierarchy "opll:U1|TemporalMixer:TM"
Info: Elaborating entity "MPLL1" for hierarchy "MPLL1:U2"
Info: Elaborating entity "altpll" for hierarchy "MPLL1:U2|altpll:altpll_component"
Info: Elaborated megafunction instantiation "MPLL1:U2|altpll:altpll_component"
Info: Instantiated megafunction "MPLL1:U2|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "15625"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "3528"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MPLL1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Warning: Inferred RAM node "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred dual-clock RAM node "opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred dual-clock RAM node "opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning: Inferred RAM node "opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 10 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~33" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 19
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 19
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|data_array~34" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 19
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 19
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|Controller:CT|VoiceMemory:VMEM|voices~87" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 38
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 38
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|Controller:CT|VoiceMemory:VMEM|voices~125" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 36
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 38
        Info: Parameter WIDTH_B set to 36
        Info: Parameter WIDTHAD_B set to 6
        Info: Parameter NUMWORDS_B set to 38
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|data_array~31" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 9
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 9
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|egdata_set~63" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 25
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 18
        Info: Parameter WIDTH_B set to 25
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 18
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|Controller:CT|RegisterMemory:RMEM|rarray~57" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 22
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 9
        Info: Parameter WIDTH_B set to 22
        Info: Parameter WIDTHAD_B set to 4
        Info: Parameter NUMWORDS_B set to 9
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|phase_array~49" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 18
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 18
        Info: Parameter WIDTH_B set to 18
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 18
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|OutputGenerator:OG|LinearTable:Ltbl|Mux8~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 9
        Info: Parameter WIDTHAD_A set to 7
        Info: Parameter NUMWORDS_A set to 128
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to mcscc.mcscc0.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|Mux34~26"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to mcscc.mcscc1.rtl.mif
Info: Inferred 7 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "opll:U1|PhaseGenerator:PG|Mult0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "opll:U1|PhaseGenerator:PG|Add1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "scc_wave:SccCh|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "scc_wave:SccCh|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "scc_wave:SccCh|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "scc_wave:SccCh|Mult4"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "scc_wave:SccCh|Mult2"
Info: Elaborated megafunction instantiation "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0"
Info: Instantiated megafunction "opll:U1|OutputGenerator:OG|OutputMemory:Mmem|altsyncram:data_array_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "10"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "19"
    Info: Parameter "WIDTH_B" = "10"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "19"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a8k1.tdf
    Info: Found entity 1: altsyncram_a8k1
Info: Elaborated megafunction instantiation "opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2"
Info: Instantiated megafunction "opll:U1|Controller:CT|VoiceMemory:VMEM|altsyncram:voices_rtl_2" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "36"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "38"
    Info: Parameter "WIDTH_B" = "36"
    Info: Parameter "WIDTHAD_B" = "6"
    Info: Parameter "NUMWORDS_B" = "38"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_npi1.tdf
    Info: Found entity 1: altsyncram_npi1
Info: Elaborated megafunction instantiation "opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4"
Info: Instantiated megafunction "opll:U1|OutputGenerator:OG|FeedbackMemory:Fmem|altsyncram:data_array_rtl_4" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "10"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "9"
    Info: Parameter "WIDTH_B" = "10"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "9"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lif1.tdf
    Info: Found entity 1: altsyncram_lif1
Info: Elaborated megafunction instantiation "opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5"
Info: Instantiated megafunction "opll:U1|EnvelopeGenerator:EG|EnvelopeMemory:EGMEM|altsyncram:egdata_set_rtl_5" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "25"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "18"
    Info: Parameter "WIDTH_B" = "25"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "18"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3mf1.tdf
    Info: Found entity 1: altsyncram_3mf1
Info: Elaborated megafunction instantiation "opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6"
Info: Instantiated megafunction "opll:U1|Controller:CT|RegisterMemory:RMEM|altsyncram:rarray_rtl_6" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "22"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "9"
    Info: Parameter "WIDTH_B" = "22"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "NUMWORDS_B" = "9"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5mi1.tdf
    Info: Found entity 1: altsyncram_5mi1
Info: Elaborated megafunction instantiation "opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7"
Info: Instantiated megafunction "opll:U1|PhaseGenerator:PG|PhaseMemory:MEM|altsyncram:phase_array_rtl_7" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "18"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "18"
    Info: Parameter "WIDTH_B" = "18"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "18"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_o8k1.tdf
    Info: Found entity 1: altsyncram_o8k1
Info: Elaborated megafunction instantiation "opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8"
Info: Instantiated megafunction "opll:U1|OutputGenerator:OG|LinearTable:Ltbl|altsyncram:Mux8_rtl_8" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "9"
    Info: Parameter "WIDTHAD_A" = "7"
    Info: Parameter "NUMWORDS_A" = "128"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "mcscc.mcscc0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l0v.tdf
    Info: Found entity 1: altsyncram_l0v
Info: Elaborated megafunction instantiation "opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9"
Info: Instantiated megafunction "opll:U1|Controller:CT|VoiceMemory:VMEM|VoiceRom:ROM2413|altsyncram:Mux34_rtl_9" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "mcscc.mcscc1.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g0v.tdf
    Info: Found entity 1: altsyncram_g0v
Info: Elaborated megafunction instantiation "opll:U1|PhaseGenerator:PG|lpm_mult:Mult0"
Info: Instantiated megafunction "opll:U1|PhaseGenerator:PG|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "5"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_8s01.tdf
    Info: Found entity 1: mult_8s01
Info: Elaborated megafunction instantiation "opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1"
Info: Instantiated megafunction "opll:U1|PhaseGenerator:PG|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "18"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bri.tdf
    Info: Found entity 1: add_sub_bri
Info: Elaborated megafunction instantiation "scc_wave:SccCh|lpm_mult:Mult0"
Info: Instantiated megafunction "scc_wave:SccCh|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "12"
    Info: Parameter "LPM_WIDTHR" = "12"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_4s01.tdf
    Info: Found entity 1: mult_4s01
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "scc_wave:SccCh|lpm_mult:Mult2|mult_4s01:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "scc_wave:SccCh|lpm_mult:Mult4|mult_4s01:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "scc_wave:SccCh|lpm_mult:Mult3|mult_4s01:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "scc_wave:SccCh|lpm_mult:Mult1|mult_4s01:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "scc_wave:SccCh|lpm_mult:Mult0|mult_4s01:auto_generated|le5a[8]"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 360 buffer(s)
    Info: Ignored 20 CARRY_SUM buffer(s)
    Info: Ignored 340 SOFT buffer(s)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "DOut[6]" to the node "scc_wave:SccCh|pSltDat[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DOut[7]" to the node "scc_wave:SccCh|pSltDat[7]" into an OR gate
Warning: Latch pSltSltslt_n has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pSltSltsls_n
Warning: Latch Maddr[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pSltAdr[12]
Warning: Latch Maddr[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pSltAdr[13]
Warning: Latch Maddr[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~8
Warning: Latch Maddr[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~8
Warning: Latch Maddr[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch Maddr[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal MR1A~23
Warning: Latch RDh1 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pSltRd_n
Warning: Latch WRh1 has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pSltWr_n
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pSltRsv5" is stuck at VCC
    Warning (13410): Pin "pSltRsv16" is stuck at VCC
    Warning (13410): Pin "pSltSndL" is stuck at GND
    Warning (13410): Pin "pSltSndR" is stuck at GND
    Warning (13410): Pin "pSltSound" is stuck at GND
    Warning (13410): Pin "pPIN180" is stuck at VCC
    Warning (13410): Pin "wav[0]" is stuck at GND
    Warning (13410): Pin "wav[1]" is stuck at GND
    Warning (13410): Pin "wav[2]" is stuck at GND
    Warning (13410): Pin "wav[3]" is stuck at GND
    Warning (13410): Pin "wav[4]" is stuck at GND
    Warning (13410): Pin "wav[5]" is stuck at GND
    Warning (13410): Pin "wav[6]" is stuck at GND
    Warning (13410): Pin "wav[7]" is stuck at GND
    Warning (13410): Pin "wav[8]" is stuck at GND
    Warning (13410): Pin "wav[9]" is stuck at GND
    Warning (13410): Pin "CKS" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register opll:U1|SlotCounter:S2|count[0] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S8|count[1] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S0|count[6] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S8|count[2] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S8|count[3] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S8|count[5] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S8|count[4] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S5|count[1] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S2|count[2] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S2|count[6] will power up to High
    Critical Warning: Register opll:U1|SlotCounter:S5|count[6] will power up to High
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "SccBank3[7]" lost all its fanouts during netlist optimizations.
Warning: Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pSltCs1"
    Warning (15610): No output dependent on input pin "pSltCs2"
    Warning (15610): No output dependent on input pin "pSltCs12"
    Warning (15610): No output dependent on input pin "pSltRfsh_n"
    Warning (15610): No output dependent on input pin "pSltWait_n"
    Warning (15610): No output dependent on input pin "pSltInt_n"
    Warning (15610): No output dependent on input pin "pSltMerq_n"
    Warning (15610): No output dependent on input pin "pFlDatH[0]"
    Warning (15610): No output dependent on input pin "pFlDatH[1]"
    Warning (15610): No output dependent on input pin "pFlDatH[2]"
    Warning (15610): No output dependent on input pin "pFlDatH[3]"
    Warning (15610): No output dependent on input pin "pFlDatH[4]"
    Warning (15610): No output dependent on input pin "pFlDatH[5]"
    Warning (15610): No output dependent on input pin "pFlDatH[6]"
    Warning (15610): No output dependent on input pin "pFlDatH[7]"
    Warning (15610): No output dependent on input pin "pFlRB_b"
    Warning (15610): No output dependent on input pin "CLK50"
Info: Implemented 4760 device resources after synthesis - the final resource count might be different
    Info: Implemented 43 input pins
    Info: Implemented 62 output pins
    Info: Implemented 33 bidirectional pins
    Info: Implemented 4404 logic cells
    Info: Implemented 216 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 1 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 263 megabytes
    Info: Processing ended: Tue May 30 22:00:28 2017
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:40


