<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

</twCmdLine><twDesign>base_sys_stub_routed.ncd</twDesign><twDesignPath>base_sys_stub_routed.ncd</twDesignPath><twPCF>base_sys_stub.pcf</twPCF><twPcfPath>base_sys_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>86018</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17789</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.387</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT9</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT33</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN33</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_33</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT32</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN32</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_32</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT31</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_31</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT30</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN30</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_30</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT3</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_3</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT29</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_29</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT28</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_28</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT27</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_27</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT26</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_26</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT25</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_25</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT24</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_24</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT23</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_23</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT22</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_22</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT34</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN34</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_34</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT20</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_20</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT2</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_2</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT19</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT18</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_18</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT17</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_17</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT16</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_16</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT15</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_15</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT14</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_14</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT13</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_13</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT12</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_12</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT11</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_11</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT10</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT1</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT0</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType="DSP">base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twTotPathDel>7.323</twTotPathDel><twClkSkew dest = "0.245" src = "0.274">0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twSrc><twDest BELType='DSP'>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twDest><twLogLvls>1</twLogLvls><twSrcSite>DSP48_X4Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>DSP48_X4Y47.PCOUT21</twSite><twDelType>Tdspcko_PCOUT_AREG_MULT</twDelType><twDelInfo twEdge="twRising">4.206</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCIN21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_21</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y48.PCOUT19</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y49.PCIN19</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y49.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322</twBEL></twPathDel><twLogDel>7.319</twLogDel><twRouteDel>0.004</twRouteDel><twTotDel>7.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="4.116" period="8.000" constraintValue="8.000" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK" locationPin="DSP48_X2Y48.CLK" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="4.116" period="8.000" constraintValue="8.000" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK" locationPin="DSP48_X4Y49.CLK" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="4.116" period="8.000" constraintValue="8.000" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK" locationPin="DSP48_X2Y40.CLK" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="4.116" period="8.000" constraintValue="8.000" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK" locationPin="DSP48_X4Y40.CLK" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X3Y17.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X3Y17.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X3Y16.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X2Y19.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X2Y19.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X2Y18.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X2Y18.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X5Y27.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X5Y27.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X5Y27.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X5Y27.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y21.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y21.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y21.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y21.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X2Y15.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X2Y15.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y15.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y15.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X4Y22.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X4Y22.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLKB" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X4Y22.CLKBWRCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X4Y22.CLKBWRCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y18.CLKARDCLKL" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKA" slack="5.424" period="8.000" constraintValue="8.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y18.CLKARDCLKU" clockNet="base_sys_i/cgra2x2_0_PORT0_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>137639</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12575</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.985</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twTotPathDel>9.880</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y144.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.762</twRouteDel><twTotDel>9.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.015</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twDest><twTotPathDel>9.880</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y144.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.762</twRouteDel><twTotDel>9.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twDest><twTotPathDel>9.845</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twDest><twTotPathDel>9.845</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.691</twRouteDel><twTotDel>9.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42</twDest><twTotPathDel>9.666</twTotPathDel><twClkSkew dest = "0.815" src = "0.915">0.100</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID0</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N382</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[37]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg1[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_42</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.515</twRouteDel><twTotDel>9.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.666</twTotPathDel><twClkSkew dest = "0.815" src = "0.915">0.100</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID0</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.251</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N382</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data2[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[37]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.C2</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.883</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/CGRA_Cnt_Reg1[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y89.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y89.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>2.151</twLogDel><twRouteDel>7.515</twRouteDel><twTotDel>9.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twTotPathDel>9.586</twTotPathDel><twClkSkew dest = "0.753" src = "0.915">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID0</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[49]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.790</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N745</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;4&gt;1_rstpot_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N741</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>7.475</twRouteDel><twTotDel>9.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twTotPathDel>9.570</twTotPathDel><twClkSkew dest = "0.753" src = "0.915">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID4</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.A1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[49]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.790</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N745</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;4&gt;1_rstpot_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N741</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>7.459</twRouteDel><twTotDel>9.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26</twDest><twTotPathDel>9.641</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y139.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N981</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y143.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y143.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_26</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.487</twRouteDel><twTotDel>9.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27</twDest><twTotPathDel>9.641</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y139.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N981</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y143.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y143.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.487</twRouteDel><twTotDel>9.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twDest><twTotPathDel>9.575</twTotPathDel><twClkSkew dest = "1.500" src = "1.585">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.421</twRouteDel><twTotDel>9.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.575</twTotPathDel><twClkSkew dest = "1.500" src = "1.585">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.421</twRouteDel><twTotDel>9.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y144.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.459</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twTotPathDel>9.577</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y141.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.726</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y141.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y144.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1357_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y144.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.459</twRouteDel><twTotDel>9.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33</twDest><twTotPathDel>9.614</twTotPathDel><twClkSkew dest = "1.553" src = "1.585">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID0</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N567</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.693</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/r_pipe/storage_data1[37]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o125_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[107]_equal_94_o125</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1[41]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out3_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y112.B1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.908</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N60</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y112.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y112.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_33</twBEL></twPathDel><twLogDel>1.991</twLogDel><twRouteDel>7.623</twRouteDel><twTotDel>9.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twTotPathDel>9.560</twTotPathDel><twClkSkew dest = "1.504" src = "1.585">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y146.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N552</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>9.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twDest><twTotPathDel>9.560</twTotPathDel><twClkSkew dest = "1.504" src = "1.585">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y146.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N552</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.406</twRouteDel><twTotDel>9.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35</twDest><twTotPathDel>9.556</twTotPathDel><twClkSkew dest = "1.510" src = "1.585">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y137.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.402</twRouteDel><twTotDel>9.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twDest><twTotPathDel>9.556</twTotPathDel><twClkSkew dest = "1.510" src = "1.585">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y137.D6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y137.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y137.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1471_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y137.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_35</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.402</twRouteDel><twTotDel>9.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twDest><twTotPathDel>9.542</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.388</twRouteDel><twTotDel>9.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twDest><twTotPathDel>9.542</twTotPathDel><twClkSkew dest = "1.511" src = "1.585">0.074</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.460</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y140.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1585_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y140.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.388</twRouteDel><twTotDel>9.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.361</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25</twDest><twTotPathDel>9.534</twTotPathDel><twClkSkew dest = "1.515" src = "1.585">0.070</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.763</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y139.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_CB_MF_BRESP[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_54_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y139.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N981</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y141.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1433_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y141.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_25</twBEL></twPathDel><twLogDel>1.994</twLogDel><twRouteDel>7.540</twRouteDel><twTotDel>9.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twDest><twTotPathDel>9.516</twTotPathDel><twClkSkew dest = "1.504" src = "1.585">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y146.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.718</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N552</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_18</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.362</twRouteDel><twTotDel>9.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twTotPathDel>9.516</twTotPathDel><twClkSkew dest = "1.504" src = "1.585">0.081</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y146.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.718</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N552</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out11</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1395_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.362</twRouteDel><twTotDel>9.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1</twDest><twTotPathDel>9.502</twTotPathDel><twClkSkew dest = "1.509" src = "1.585">0.076</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID9</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y146.C6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[9]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N552</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv29</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y131.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/Inst_Mem_Out_Reg1[15]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y136.B1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y136.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_9</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.115</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_1</twBEL></twPathDel><twLogDel>1.994</twLogDel><twRouteDel>7.508</twRouteDel><twTotDel>9.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1</twDest><twTotPathDel>9.549</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N66</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y146.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N66</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y146.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_1</twBEL></twPathDel><twLogDel>1.918</twLogDel><twRouteDel>7.631</twRouteDel><twTotDel>9.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.388</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0</twDest><twTotPathDel>9.549</twTotPathDel><twClkSkew dest = "1.557" src = "1.585">0.028</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y145.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y145.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>57</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y129.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N66</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y146.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.772</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N66</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y146.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_0</twBEL></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>7.629</twRouteDel><twTotDel>9.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twTotPathDel>9.399</twTotPathDel><twClkSkew dest = "0.753" src = "0.915">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARID3</twSite><twDelType>Tpsscko_MAXIGP0ARID</twDelType><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARID[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.825</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y103.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[49]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">2.790</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[75]_equal_78_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y74.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N745</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push&lt;4&gt;1_rstpot_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N741</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_67</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65_dpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_65</twBEL></twPathDel><twLogDel>2.111</twLogDel><twRouteDel>7.288</twRouteDel><twTotDel>9.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twDest><twTotPathDel>9.472</twTotPathDel><twClkSkew dest = "1.500" src = "1.585">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y145.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y143.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N76</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_42</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.318</twRouteDel><twTotDel>9.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twTotPathDel>9.472</twTotPathDel><twClkSkew dest = "1.500" src = "1.585">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.970</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_WDATA[11]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y145.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y143.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[59]_equal_70_o125</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y143.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N76</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N76</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y126.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1509_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y126.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43</twBEL></twPathDel><twLogDel>2.154</twLogDel><twRouteDel>7.318</twRouteDel><twTotDel>9.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X3Y17.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X3Y16.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X3Y16.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X2Y19.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X2Y19.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X2Y18.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X2Y18.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[46]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1/CLK" locationPin="SLICE_X26Y73.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB_D1/CLK" locationPin="SLICE_X26Y76.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X65Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X43Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y144.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y144.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X43Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y144.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y144.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_Clk_To_LowClk_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.691</twTotDel><twSrc BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twDest><twDel>1.348</twDel><twSUTime>0.013</twSUTime><twTotPathDel>1.361</twTotPathDel><twClkSkew dest = "2.831" src = "3.126">0.295</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y141.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y141.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.013</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N118</twComp><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>0.830</twRouteDel><twTotDel>1.361</twTotDel><twDestClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_LowClk_To_Clk_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.621</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.183</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.278</twTotPathDel><twClkSkew dest = "2.868" src = "3.176">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>3.278</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.505</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.073</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.168</twTotPathDel><twClkSkew dest = "2.868" src = "3.170">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.490</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.046</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.141</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.404</twRouteDel><twTotDel>3.141</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.489</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.057</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.152</twTotPathDel><twClkSkew dest = "2.868" src = "3.170">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.415</twRouteDel><twTotDel>3.152</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.479</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.035</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.130</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.393</twRouteDel><twTotDel>3.130</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.416</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.972</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.067</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y149.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.332</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.894</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.989</twTotPathDel><twClkSkew dest = "2.868" src = "3.176">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.314</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.319</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.875</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.970</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y149.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y132.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>2.970</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.316</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.872</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.967</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>2.967</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.207</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.763</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.858</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.121</twRouteDel><twTotDel>2.858</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.123</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.697</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.792</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.117</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.101</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.669</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.764</twTotPathDel><twClkSkew dest = "2.868" src = "3.170">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.027</twRouteDel><twTotDel>2.764</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.032</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.588</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.683</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.946</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.990</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.556</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.651</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.983</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.551</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.646</twTotPathDel><twClkSkew dest = "2.868" src = "3.170">0.302</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y118.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[63]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.578</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.979</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.553</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.648</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.974</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.548</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.643</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.968</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.962</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.518</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.613</twTotPathDel><twClkSkew dest = "2.868" src = "3.182">0.314</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y145.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.876</twRouteDel><twTotDel>2.613</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.936</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.498</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.593</twTotPathDel><twClkSkew dest = "2.868" src = "3.176">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.229</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.911</twLogDel><twRouteDel>1.682</twRouteDel><twTotDel>2.593</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.894</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.468</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.563</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.888</twRouteDel><twTotDel>2.563</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.882</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.444</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.539</twTotPathDel><twClkSkew dest = "2.868" src = "3.176">0.308</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y129.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y129.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>1.630</twRouteDel><twTotDel>2.539</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.834</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.408</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.766</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.753</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.327</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.422</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.685</twRouteDel><twTotDel>2.422</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.704</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.270</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.365</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.690</twRouteDel><twTotDel>2.365</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.682</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.248</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.343</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.668</twRouteDel><twTotDel>2.343</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.681</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.247</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.342</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.667</twRouteDel><twTotDel>2.342</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.680</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.254</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.349</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y128.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWID[23]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.612</twRouteDel><twTotDel>2.349</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.564</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.138</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.233</twTotPathDel><twClkSkew dest = "2.868" src = "3.164">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y122.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y125.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1_M_AWADDR[25]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.558</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.562</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.128</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y132.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.548</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.342</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType="FF">base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.908</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.003</twTotPathDel><twClkSkew dest = "2.868" src = "3.172">0.304</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType='FF'>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y132.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y131.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>2.003</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra2x2_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="264">0</twUnmetConstCnt><twDataSheet anchorID="265" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>223694</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>35976</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>9.985</twMinPer><twFootnote number="1" /><twMaxFreq>100.150</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Aug 18 11:54:16 2014 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 736 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
