
projectfinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  0800a640  0800a640  0000b640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a884  0800a884  0000c084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a884  0800a884  0000b884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a88c  0800a88c  0000c084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a88c  0800a88c  0000b88c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a890  0800a890  0000b890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800a894  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002848  20000084  0800a918  0000c084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200028cc  0800a918  0000c8cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020d93  00000000  00000000  0000c0b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a8a  00000000  00000000  0002ce47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae0  00000000  00000000  000318d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b7  00000000  00000000  000333b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af5d  00000000  00000000  0003486f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021b84  00000000  00000000  0005f7cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101a9d  00000000  00000000  00081350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182ded  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071d0  00000000  00000000  00182e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0018a000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000084 	.word	0x20000084
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a628 	.word	0x0800a628

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000088 	.word	0x20000088
 80001cc:	0800a628 	.word	0x0800a628

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_GPIO_EXTI_Callback>:
volatile uint32_t PL1_Last_Interrupt = 0;
volatile uint32_t PL2_Last_Interrupt = 0;
#define DEBOUNCE_TIME 100 // in ms

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == PL1_Switch_Pin) {
 8000506:	88fb      	ldrh	r3, [r7, #6]
 8000508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800050c:	d10e      	bne.n	800052c <HAL_GPIO_EXTI_Callback+0x30>

		uint32_t current_time = HAL_GetTick();
 800050e:	f001 fd49 	bl	8001fa4 <HAL_GetTick>
 8000512:	60f8      	str	r0, [r7, #12]
		if ((current_time - PL1_Last_Interrupt) > DEBOUNCE_TIME){
 8000514:	4b36      	ldr	r3, [pc, #216]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	2b64      	cmp	r3, #100	@ 0x64
 800051e:	d905      	bls.n	800052c <HAL_GPIO_EXTI_Callback+0x30>
				PL1_switch_var = 1;
 8000520:	4b34      	ldr	r3, [pc, #208]	@ (80005f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
				PL1_Last_Interrupt = current_time;
 8000526:	4a32      	ldr	r2, [pc, #200]	@ (80005f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	6013      	str	r3, [r2, #0]
			}

	}
	if(GPIO_Pin == PL2_Switch_Pin) {
 800052c:	88fb      	ldrh	r3, [r7, #6]
 800052e:	2b80      	cmp	r3, #128	@ 0x80
 8000530:	d10e      	bne.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>

		uint32_t current_time = HAL_GetTick();
 8000532:	f001 fd37 	bl	8001fa4 <HAL_GetTick>
 8000536:	60b8      	str	r0, [r7, #8]
		if ((current_time - PL2_Last_Interrupt) > DEBOUNCE_TIME){
 8000538:	4b2f      	ldr	r3, [pc, #188]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	68ba      	ldr	r2, [r7, #8]
 800053e:	1ad3      	subs	r3, r2, r3
 8000540:	2b64      	cmp	r3, #100	@ 0x64
 8000542:	d905      	bls.n	8000550 <HAL_GPIO_EXTI_Callback+0x54>
				PL2_switch_var = 1;
 8000544:	4b2d      	ldr	r3, [pc, #180]	@ (80005fc <HAL_GPIO_EXTI_Callback+0x100>)
 8000546:	2201      	movs	r2, #1
 8000548:	701a      	strb	r2, [r3, #0]
				PL2_Last_Interrupt = current_time;
 800054a:	4a2b      	ldr	r2, [pc, #172]	@ (80005f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	6013      	str	r3, [r2, #0]
			}
	}
	if(GPIO_Pin == TL1_Car_Pin) {
 8000550:	88fb      	ldrh	r3, [r7, #6]
 8000552:	2b10      	cmp	r3, #16
 8000554:	d10d      	bne.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
		if (HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin) == 0) TL1_Car_var = 1;
 8000556:	2110      	movs	r1, #16
 8000558:	4829      	ldr	r0, [pc, #164]	@ (8000600 <HAL_GPIO_EXTI_Callback+0x104>)
 800055a:	f002 f83d 	bl	80025d8 <HAL_GPIO_ReadPin>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d103      	bne.n	800056c <HAL_GPIO_EXTI_Callback+0x70>
 8000564:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
 800056a:	e002      	b.n	8000572 <HAL_GPIO_EXTI_Callback+0x76>
			else TL1_Car_var = 0;
 800056c:	4b25      	ldr	r3, [pc, #148]	@ (8000604 <HAL_GPIO_EXTI_Callback+0x108>)
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL2_Car_Pin) {
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000578:	d10e      	bne.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
		if (HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin) == 0) TL2_Car_var = 1;
 800057a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800057e:	4822      	ldr	r0, [pc, #136]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000580:	f002 f82a 	bl	80025d8 <HAL_GPIO_ReadPin>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d103      	bne.n	8000592 <HAL_GPIO_EXTI_Callback+0x96>
 800058a:	4b20      	ldr	r3, [pc, #128]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 800058c:	2201      	movs	r2, #1
 800058e:	701a      	strb	r2, [r3, #0]
 8000590:	e002      	b.n	8000598 <HAL_GPIO_EXTI_Callback+0x9c>
				else TL2_Car_var = 0;
 8000592:	4b1e      	ldr	r3, [pc, #120]	@ (800060c <HAL_GPIO_EXTI_Callback+0x110>)
 8000594:	2200      	movs	r2, #0
 8000596:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL3_Car_Pin) {
 8000598:	88fb      	ldrh	r3, [r7, #6]
 800059a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800059e:	d10e      	bne.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
		if (HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin) == 0) TL3_Car_var = 1;
 80005a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005a4:	4818      	ldr	r0, [pc, #96]	@ (8000608 <HAL_GPIO_EXTI_Callback+0x10c>)
 80005a6:	f002 f817 	bl	80025d8 <HAL_GPIO_ReadPin>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d103      	bne.n	80005b8 <HAL_GPIO_EXTI_Callback+0xbc>
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
 80005b6:	e002      	b.n	80005be <HAL_GPIO_EXTI_Callback+0xc2>
				else TL3_Car_var = 0;
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_GPIO_EXTI_Callback+0x114>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == TL4_Car_Pin) {
 80005be:	88fb      	ldrh	r3, [r7, #6]
 80005c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005c4:	d10f      	bne.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
		if (HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin) == 0) TL4_Car_var = 1;
 80005c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005ce:	f002 f803 	bl	80025d8 <HAL_GPIO_ReadPin>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d103      	bne.n	80005e0 <HAL_GPIO_EXTI_Callback+0xe4>
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
				else TL4_Car_var = 0;
	}

}
 80005de:	e002      	b.n	80005e6 <HAL_GPIO_EXTI_Callback+0xea>
				else TL4_Car_var = 0;
 80005e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000614 <HAL_GPIO_EXTI_Callback+0x118>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
}
 80005e6:	bf00      	nop
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	200000a8 	.word	0x200000a8
 80005f4:	200000a0 	.word	0x200000a0
 80005f8:	200000ac 	.word	0x200000ac
 80005fc:	200000a1 	.word	0x200000a1
 8000600:	48000800 	.word	0x48000800
 8000604:	200000a2 	.word	0x200000a2
 8000608:	48000400 	.word	0x48000400
 800060c:	200000a3 	.word	0x200000a3
 8000610:	200000a4 	.word	0x200000a4
 8000614:	200000a5 	.word	0x200000a5

08000618 <Car_Starting_positions>:
// a very cruisal  funtion used to read the intal carpossion when first running the code since the variables only change when a intreups happens
void Car_Starting_positions(){
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_Callback(TL1_Car_Pin);
 800061c:	2010      	movs	r0, #16
 800061e:	f7ff ff6d 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL2_Car_Pin);
 8000622:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000626:	f7ff ff69 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL3_Car_Pin);
 800062a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800062e:	f7ff ff65 	bl	80004fc <HAL_GPIO_EXTI_Callback>
    HAL_GPIO_EXTI_Callback(TL4_Car_Pin);
 8000632:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000636:	f7ff ff61 	bl	80004fc <HAL_GPIO_EXTI_Callback>
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
	...

08000640 <SPIinit>:





void SPIinit(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	@ 0x80
 8000648:	4808      	ldr	r0, [pc, #32]	@ (800066c <SPIinit+0x2c>)
 800064a:	f001 ffdd 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, SET);
 800064e:	2201      	movs	r2, #1
 8000650:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000654:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000658:	f001 ffd6 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <SPIinit+0x30>)
 8000664:	f001 ffd0 	bl	8002608 <HAL_GPIO_WritePin>

}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	48000800 	.word	0x48000800
 8000670:	48000400 	.word	0x48000400

08000674 <SPIshow_state>:

void SPIshow_state(uint8_t *state){
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	HAL_SPI_Transmit(&hspi3,state,3, 50);
 800067c:	2332      	movs	r3, #50	@ 0x32
 800067e:	2203      	movs	r2, #3
 8000680:	6879      	ldr	r1, [r7, #4]
 8000682:	4809      	ldr	r0, [pc, #36]	@ (80006a8 <SPIshow_state+0x34>)
 8000684:	f003 fbe5 	bl	8003e52 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, SET);
 8000688:	2201      	movs	r2, #1
 800068a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800068e:	4807      	ldr	r0, [pc, #28]	@ (80006ac <SPIshow_state+0x38>)
 8000690:	f001 ffba 	bl	8002608 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800069a:	4804      	ldr	r0, [pc, #16]	@ (80006ac <SPIshow_state+0x38>)
 800069c:	f001 ffb4 	bl	8002608 <HAL_GPIO_WritePin>
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	200000f8 	.word	0x200000f8
 80006ac:	48000400 	.word	0x48000400

080006b0 <RuntimeConfig_init>:


static uint8_t cmdreciver [4];
static uint8_t ackindex [1];

void RuntimeConfig_init(){
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, cmdreciver, 4);
 80006b4:	2204      	movs	r2, #4
 80006b6:	4903      	ldr	r1, [pc, #12]	@ (80006c4 <RuntimeConfig_init+0x14>)
 80006b8:	4803      	ldr	r0, [pc, #12]	@ (80006c8 <RuntimeConfig_init+0x18>)
 80006ba:	f004 fa11 	bl	8004ae0 <HAL_UART_Receive_IT>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200000b4 	.word	0x200000b4
 80006c8:	200001a8 	.word	0x200001a8

080006cc <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	if (huart != &huart2) return;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4a47      	ldr	r2, [pc, #284]	@ (80007f4 <HAL_UART_RxCpltCallback+0x128>)
 80006d8:	4293      	cmp	r3, r2
 80006da:	f040 8086 	bne.w	80007ea <HAL_UART_RxCpltCallback+0x11e>
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
  value = (cmdreciver[2] << 8) | cmdreciver[3];
 80006de:	4b46      	ldr	r3, [pc, #280]	@ (80007f8 <HAL_UART_RxCpltCallback+0x12c>)
 80006e0:	789b      	ldrb	r3, [r3, #2]
 80006e2:	b21b      	sxth	r3, r3
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	4b43      	ldr	r3, [pc, #268]	@ (80007f8 <HAL_UART_RxCpltCallback+0x12c>)
 80006ea:	78db      	ldrb	r3, [r3, #3]
 80006ec:	b21b      	sxth	r3, r3
 80006ee:	4313      	orrs	r3, r2
 80006f0:	b21b      	sxth	r3, r3
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	4b41      	ldr	r3, [pc, #260]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 80006f6:	801a      	strh	r2, [r3, #0]

  switch(cmdreciver[0]){
 80006f8:	4b3f      	ldr	r3, [pc, #252]	@ (80007f8 <HAL_UART_RxCpltCallback+0x12c>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	3b01      	subs	r3, #1
 80006fe:	2b03      	cmp	r3, #3
 8000700:	d864      	bhi.n	80007cc <HAL_UART_RxCpltCallback+0x100>
 8000702:	a201      	add	r2, pc, #4	@ (adr r2, 8000708 <HAL_UART_RxCpltCallback+0x3c>)
 8000704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000708:	08000719 	.word	0x08000719
 800070c:	08000743 	.word	0x08000743
 8000710:	08000767 	.word	0x08000767
 8000714:	0800078b 	.word	0x0800078b

  case 0x01:

	  if(value >= 100 && value <= 2000){
 8000718:	4b38      	ldr	r3, [pc, #224]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 800071a:	881b      	ldrh	r3, [r3, #0]
 800071c:	2b63      	cmp	r3, #99	@ 0x63
 800071e:	d90c      	bls.n	800073a <HAL_UART_RxCpltCallback+0x6e>
 8000720:	4b36      	ldr	r3, [pc, #216]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000728:	d807      	bhi.n	800073a <HAL_UART_RxCpltCallback+0x6e>
		  toggleFreq = value;
 800072a:	4b34      	ldr	r3, [pc, #208]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 800072c:	881a      	ldrh	r2, [r3, #0]
 800072e:	4b34      	ldr	r3, [pc, #208]	@ (8000800 <HAL_UART_RxCpltCallback+0x134>)
 8000730:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 8000732:	4b34      	ldr	r3, [pc, #208]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 8000738:	e04c      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
	  else ackindex[0] = 0x0;
 800073a:	4b32      	ldr	r3, [pc, #200]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 800073c:	2200      	movs	r2, #0
 800073e:	701a      	strb	r2, [r3, #0]
	  break;
 8000740:	e048      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>

  case 0x02:
	  if( value <= greenDelay){
 8000742:	4b2e      	ldr	r3, [pc, #184]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 8000744:	881a      	ldrh	r2, [r3, #0]
 8000746:	4b30      	ldr	r3, [pc, #192]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 8000748:	881b      	ldrh	r3, [r3, #0]
 800074a:	429a      	cmp	r2, r3
 800074c:	d807      	bhi.n	800075e <HAL_UART_RxCpltCallback+0x92>
		  pedestrianDelay = value;
 800074e:	4b2b      	ldr	r3, [pc, #172]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 8000750:	881a      	ldrh	r2, [r3, #0]
 8000752:	4b2e      	ldr	r3, [pc, #184]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 8000754:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 8000756:	4b2b      	ldr	r3, [pc, #172]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 8000758:	2201      	movs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 800075c:	e03a      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
	  else ackindex[0] = 0x0;
 800075e:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
	  break;
 8000764:	e036      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>

  case 0x03:
	  if( value <= greenDelay){
 8000766:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 8000768:	881a      	ldrh	r2, [r3, #0]
 800076a:	4b27      	ldr	r3, [pc, #156]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	429a      	cmp	r2, r3
 8000770:	d807      	bhi.n	8000782 <HAL_UART_RxCpltCallback+0xb6>
		  walkingDelay = value;
 8000772:	4b22      	ldr	r3, [pc, #136]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 8000774:	881a      	ldrh	r2, [r3, #0]
 8000776:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <HAL_UART_RxCpltCallback+0x144>)
 8000778:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 800077a:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 800077c:	2201      	movs	r2, #1
 800077e:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 8000780:	e028      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
	  else ackindex[0] = 0x0;
 8000782:	4b20      	ldr	r3, [pc, #128]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
	  break;
 8000788:	e024      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>

  case 0x04:
	  if( 2*value < redDelayMax && 2*value < greenDelay && 2*value < pedestrianDelay ){
 800078a:	4b1c      	ldr	r3, [pc, #112]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	4a20      	ldr	r2, [pc, #128]	@ (8000814 <HAL_UART_RxCpltCallback+0x148>)
 8000792:	8812      	ldrh	r2, [r2, #0]
 8000794:	4293      	cmp	r3, r2
 8000796:	da15      	bge.n	80007c4 <HAL_UART_RxCpltCallback+0xf8>
 8000798:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	4a1a      	ldr	r2, [pc, #104]	@ (8000808 <HAL_UART_RxCpltCallback+0x13c>)
 80007a0:	8812      	ldrh	r2, [r2, #0]
 80007a2:	4293      	cmp	r3, r2
 80007a4:	da0e      	bge.n	80007c4 <HAL_UART_RxCpltCallback+0xf8>
 80007a6:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 80007a8:	881b      	ldrh	r3, [r3, #0]
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	4a17      	ldr	r2, [pc, #92]	@ (800080c <HAL_UART_RxCpltCallback+0x140>)
 80007ae:	8812      	ldrh	r2, [r2, #0]
 80007b0:	4293      	cmp	r3, r2
 80007b2:	da07      	bge.n	80007c4 <HAL_UART_RxCpltCallback+0xf8>
		  orangeDelay = value;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <HAL_UART_RxCpltCallback+0x130>)
 80007b6:	881a      	ldrh	r2, [r3, #0]
 80007b8:	4b17      	ldr	r3, [pc, #92]	@ (8000818 <HAL_UART_RxCpltCallback+0x14c>)
 80007ba:	801a      	strh	r2, [r3, #0]
		  ackindex[0] = 0x01;
 80007bc:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
	  }
	  else ackindex[0] = 0x0;
	  break;
 80007c2:	e007      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
	  else ackindex[0] = 0x0;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
	  break;
 80007ca:	e003      	b.n	80007d4 <HAL_UART_RxCpltCallback+0x108>
  default:
      ackindex[0] = 0x00;
 80007cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
      break;
 80007d2:	bf00      	nop

  }
  HAL_UART_Transmit_IT(&huart2, ackindex, 1);
 80007d4:	2201      	movs	r2, #1
 80007d6:	490b      	ldr	r1, [pc, #44]	@ (8000804 <HAL_UART_RxCpltCallback+0x138>)
 80007d8:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <HAL_UART_RxCpltCallback+0x128>)
 80007da:	f004 f923 	bl	8004a24 <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart2, cmdreciver, 4);
 80007de:	2204      	movs	r2, #4
 80007e0:	4905      	ldr	r1, [pc, #20]	@ (80007f8 <HAL_UART_RxCpltCallback+0x12c>)
 80007e2:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <HAL_UART_RxCpltCallback+0x128>)
 80007e4:	f004 f97c 	bl	8004ae0 <HAL_UART_Receive_IT>
 80007e8:	e000      	b.n	80007ec <HAL_UART_RxCpltCallback+0x120>
	if (huart != &huart2) return;
 80007ea:	bf00      	nop




}
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	200001a8 	.word	0x200001a8
 80007f8:	200000b4 	.word	0x200000b4
 80007fc:	200000b0 	.word	0x200000b0
 8000800:	2000001c 	.word	0x2000001c
 8000804:	200000b8 	.word	0x200000b8
 8000808:	20000018 	.word	0x20000018
 800080c:	2000001e 	.word	0x2000001e
 8000810:	20000020 	.word	0x20000020
 8000814:	2000001a 	.word	0x2000001a
 8000818:	20000022 	.word	0x20000022

0800081c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of UART_Mutex */
  UART_MutexHandle = osMutexNew(&UART_Mutex_attributes);
 8000820:	483b      	ldr	r0, [pc, #236]	@ (8000910 <MX_FREERTOS_Init+0xf4>)
 8000822:	f005 ff8c 	bl	800673e <osMutexNew>
 8000826:	4603      	mov	r3, r0
 8000828:	4a3a      	ldr	r2, [pc, #232]	@ (8000914 <MX_FREERTOS_Init+0xf8>)
 800082a:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of ImGreenNow */
  ImGreenNowHandle = osSemaphoreNew(1, 0, &ImGreenNow_attributes);
 800082c:	4a3a      	ldr	r2, [pc, #232]	@ (8000918 <MX_FREERTOS_Init+0xfc>)
 800082e:	2100      	movs	r1, #0
 8000830:	2001      	movs	r0, #1
 8000832:	f006 f892 	bl	800695a <osSemaphoreNew>
 8000836:	4603      	mov	r3, r0
 8000838:	4a38      	ldr	r2, [pc, #224]	@ (800091c <MX_FREERTOS_Init+0x100>)
 800083a:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of Green */
  GreenHandle = osTimerNew(GreenDone, osTimerOnce, NULL, &Green_attributes);
 800083c:	4b38      	ldr	r3, [pc, #224]	@ (8000920 <MX_FREERTOS_Init+0x104>)
 800083e:	2200      	movs	r2, #0
 8000840:	2100      	movs	r1, #0
 8000842:	4838      	ldr	r0, [pc, #224]	@ (8000924 <MX_FREERTOS_Init+0x108>)
 8000844:	f005 fe7e 	bl	8006544 <osTimerNew>
 8000848:	4603      	mov	r3, r0
 800084a:	4a37      	ldr	r2, [pc, #220]	@ (8000928 <MX_FREERTOS_Init+0x10c>)
 800084c:	6013      	str	r3, [r2, #0]

  /* creation of V_Orange */
  V_OrangeHandle = osTimerNew(V_OrangeDone, osTimerOnce, NULL, &V_Orange_attributes);
 800084e:	4b37      	ldr	r3, [pc, #220]	@ (800092c <MX_FREERTOS_Init+0x110>)
 8000850:	2200      	movs	r2, #0
 8000852:	2100      	movs	r1, #0
 8000854:	4836      	ldr	r0, [pc, #216]	@ (8000930 <MX_FREERTOS_Init+0x114>)
 8000856:	f005 fe75 	bl	8006544 <osTimerNew>
 800085a:	4603      	mov	r3, r0
 800085c:	4a35      	ldr	r2, [pc, #212]	@ (8000934 <MX_FREERTOS_Init+0x118>)
 800085e:	6013      	str	r3, [r2, #0]

  /* creation of RedMax */
  RedMaxHandle = osTimerNew(RedMaxDone, osTimerOnce, NULL, &RedMax_attributes);
 8000860:	4b35      	ldr	r3, [pc, #212]	@ (8000938 <MX_FREERTOS_Init+0x11c>)
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	4835      	ldr	r0, [pc, #212]	@ (800093c <MX_FREERTOS_Init+0x120>)
 8000868:	f005 fe6c 	bl	8006544 <osTimerNew>
 800086c:	4603      	mov	r3, r0
 800086e:	4a34      	ldr	r2, [pc, #208]	@ (8000940 <MX_FREERTOS_Init+0x124>)
 8000870:	6013      	str	r3, [r2, #0]

  /* creation of Walking */
  WalkingHandle = osTimerNew(WalkingDone, osTimerOnce, NULL, &Walking_attributes);
 8000872:	4b34      	ldr	r3, [pc, #208]	@ (8000944 <MX_FREERTOS_Init+0x128>)
 8000874:	2200      	movs	r2, #0
 8000876:	2100      	movs	r1, #0
 8000878:	4833      	ldr	r0, [pc, #204]	@ (8000948 <MX_FREERTOS_Init+0x12c>)
 800087a:	f005 fe63 	bl	8006544 <osTimerNew>
 800087e:	4603      	mov	r3, r0
 8000880:	4a32      	ldr	r2, [pc, #200]	@ (800094c <MX_FREERTOS_Init+0x130>)
 8000882:	6013      	str	r3, [r2, #0]

  /* creation of Pedestrian */
  PedestrianHandle = osTimerNew(PedestrianDone, osTimerOnce, NULL, &Pedestrian_attributes);
 8000884:	4b32      	ldr	r3, [pc, #200]	@ (8000950 <MX_FREERTOS_Init+0x134>)
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	4832      	ldr	r0, [pc, #200]	@ (8000954 <MX_FREERTOS_Init+0x138>)
 800088c:	f005 fe5a 	bl	8006544 <osTimerNew>
 8000890:	4603      	mov	r3, r0
 8000892:	4a31      	ldr	r2, [pc, #196]	@ (8000958 <MX_FREERTOS_Init+0x13c>)
 8000894:	6013      	str	r3, [r2, #0]

  /* creation of ToggleTimer */
  ToggleTimerHandle = osTimerNew(ToggleTimerCallback, osTimerPeriodic, &toggle_evt_value, &ToggleTimer_attributes);
 8000896:	4b31      	ldr	r3, [pc, #196]	@ (800095c <MX_FREERTOS_Init+0x140>)
 8000898:	4a31      	ldr	r2, [pc, #196]	@ (8000960 <MX_FREERTOS_Init+0x144>)
 800089a:	2101      	movs	r1, #1
 800089c:	4831      	ldr	r0, [pc, #196]	@ (8000964 <MX_FREERTOS_Init+0x148>)
 800089e:	f005 fe51 	bl	8006544 <osTimerNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a30      	ldr	r2, [pc, #192]	@ (8000968 <MX_FREERTOS_Init+0x14c>)
 80008a6:	6013      	str	r3, [r2, #0]


  /* creation of H_Orange */
  H_OrangeHandle = osTimerNew(H_OrangeDone, osTimerOnce, NULL, &H_Orange_attributes);
 80008a8:	4b30      	ldr	r3, [pc, #192]	@ (800096c <MX_FREERTOS_Init+0x150>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	2100      	movs	r1, #0
 80008ae:	4830      	ldr	r0, [pc, #192]	@ (8000970 <MX_FREERTOS_Init+0x154>)
 80008b0:	f005 fe48 	bl	8006544 <osTimerNew>
 80008b4:	4603      	mov	r3, r0
 80008b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000974 <MX_FREERTOS_Init+0x158>)
 80008b8:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of MainQueue */
  MainQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &MainQueue_attributes);
 80008ba:	4a2f      	ldr	r2, [pc, #188]	@ (8000978 <MX_FREERTOS_Init+0x15c>)
 80008bc:	2102      	movs	r1, #2
 80008be:	2001      	movs	r0, #1
 80008c0:	f006 f96a 	bl	8006b98 <osMessageQueueNew>
 80008c4:	4603      	mov	r3, r0
 80008c6:	4a2d      	ldr	r2, [pc, #180]	@ (800097c <MX_FREERTOS_Init+0x160>)
 80008c8:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80008ca:	4a2d      	ldr	r2, [pc, #180]	@ (8000980 <MX_FREERTOS_Init+0x164>)
 80008cc:	2100      	movs	r1, #0
 80008ce:	482d      	ldr	r0, [pc, #180]	@ (8000984 <MX_FREERTOS_Init+0x168>)
 80008d0:	f005 fd56 	bl	8006380 <osThreadNew>
 80008d4:	4603      	mov	r3, r0
 80008d6:	4a2c      	ldr	r2, [pc, #176]	@ (8000988 <MX_FREERTOS_Init+0x16c>)
 80008d8:	6013      	str	r3, [r2, #0]

  /* creation of VertialTask */
  VertialTaskHandle = osThreadNew(StartVertialTask, NULL, &VertialTask_attributes);
 80008da:	4a2c      	ldr	r2, [pc, #176]	@ (800098c <MX_FREERTOS_Init+0x170>)
 80008dc:	2100      	movs	r1, #0
 80008de:	482c      	ldr	r0, [pc, #176]	@ (8000990 <MX_FREERTOS_Init+0x174>)
 80008e0:	f005 fd4e 	bl	8006380 <osThreadNew>
 80008e4:	4603      	mov	r3, r0
 80008e6:	4a2b      	ldr	r2, [pc, #172]	@ (8000994 <MX_FREERTOS_Init+0x178>)
 80008e8:	6013      	str	r3, [r2, #0]

  /* creation of HorizontalTask */
  HorizontalTaskHandle = osThreadNew(StartHorizontalTask, NULL, &HorizontalTask_attributes);
 80008ea:	4a2b      	ldr	r2, [pc, #172]	@ (8000998 <MX_FREERTOS_Init+0x17c>)
 80008ec:	2100      	movs	r1, #0
 80008ee:	482b      	ldr	r0, [pc, #172]	@ (800099c <MX_FREERTOS_Init+0x180>)
 80008f0:	f005 fd46 	bl	8006380 <osThreadNew>
 80008f4:	4603      	mov	r3, r0
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <MX_FREERTOS_Init+0x184>)
 80008f8:	6013      	str	r3, [r2, #0]

  /* creation of ActuatorTask */
  ActuatorTaskHandle = osThreadNew(StartActuatorTask, NULL, &ActuatorTask_attributes);
 80008fa:	4a2a      	ldr	r2, [pc, #168]	@ (80009a4 <MX_FREERTOS_Init+0x188>)
 80008fc:	2100      	movs	r1, #0
 80008fe:	482a      	ldr	r0, [pc, #168]	@ (80009a8 <MX_FREERTOS_Init+0x18c>)
 8000900:	f005 fd3e 	bl	8006380 <osThreadNew>
 8000904:	4603      	mov	r3, r0
 8000906:	4a29      	ldr	r2, [pc, #164]	@ (80009ac <MX_FREERTOS_Init+0x190>)
 8000908:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	0800a818 	.word	0x0800a818
 8000914:	200000f0 	.word	0x200000f0
 8000918:	0800a828 	.word	0x0800a828
 800091c:	200000f4 	.word	0x200000f4
 8000920:	0800a7a8 	.word	0x0800a7a8
 8000924:	080015d9 	.word	0x080015d9
 8000928:	200000d4 	.word	0x200000d4
 800092c:	0800a7b8 	.word	0x0800a7b8
 8000930:	0800160d 	.word	0x0800160d
 8000934:	200000d8 	.word	0x200000d8
 8000938:	0800a7c8 	.word	0x0800a7c8
 800093c:	08001631 	.word	0x08001631
 8000940:	200000dc 	.word	0x200000dc
 8000944:	0800a7d8 	.word	0x0800a7d8
 8000948:	08001665 	.word	0x08001665
 800094c:	200000e0 	.word	0x200000e0
 8000950:	0800a7e8 	.word	0x0800a7e8
 8000954:	08001699 	.word	0x08001699
 8000958:	200000e4 	.word	0x200000e4
 800095c:	0800a7f8 	.word	0x0800a7f8
 8000960:	200000bc 	.word	0x200000bc
 8000964:	080016cd 	.word	0x080016cd
 8000968:	200000e8 	.word	0x200000e8
 800096c:	0800a808 	.word	0x0800a808
 8000970:	080016f5 	.word	0x080016f5
 8000974:	200000ec 	.word	0x200000ec
 8000978:	0800a790 	.word	0x0800a790
 800097c:	200000d0 	.word	0x200000d0
 8000980:	0800a700 	.word	0x0800a700
 8000984:	080009b1 	.word	0x080009b1
 8000988:	200000c0 	.word	0x200000c0
 800098c:	0800a724 	.word	0x0800a724
 8000990:	080009c1 	.word	0x080009c1
 8000994:	200000c4 	.word	0x200000c4
 8000998:	0800a748 	.word	0x0800a748
 800099c:	08000f95 	.word	0x08000f95
 80009a0:	200000c8 	.word	0x200000c8
 80009a4:	0800a76c 	.word	0x0800a76c
 80009a8:	08001561 	.word	0x08001561
 80009ac:	200000cc 	.word	0x200000cc

080009b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


    osDelay(1);
 80009b8:	2001      	movs	r0, #1
 80009ba:	f005 fd93 	bl	80064e4 <osDelay>
 80009be:	e7fb      	b.n	80009b8 <StartDefaultTask+0x8>

080009c0 <StartVertialTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVertialTask */
void StartVertialTask(void *argument)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVertialTask */
	LightState Vcurrent = STATE_GREEN;
 80009c8:	2301      	movs	r3, #1
 80009ca:	75fb      	strb	r3, [r7, #23]
	osSemaphoreRelease(ImGreenNowHandle);
 80009cc:	4b97      	ldr	r3, [pc, #604]	@ (8000c2c <StartVertialTask+0x26c>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f006 f89d 	bl	8006b10 <osSemaphoreRelease>
	osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 80009d6:	4b95      	ldr	r3, [pc, #596]	@ (8000c2c <StartVertialTask+0x26c>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	f04f 31ff 	mov.w	r1, #4294967295
 80009de:	4618      	mov	r0, r3
 80009e0:	f006 f844 	bl	8006a6c <osSemaphoreAcquire>


  /* Infinite loop */
  for(;;)
  {
	  uint8_t V_ACTIVE = ActiveCarOnLane(Veritical);
 80009e4:	4b92      	ldr	r3, [pc, #584]	@ (8000c30 <StartVertialTask+0x270>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f001 f8ad 	bl	8001b48 <ActiveCarOnLane>
 80009ee:	4603      	mov	r3, r0
 80009f0:	75bb      	strb	r3, [r7, #22]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 80009f2:	4b90      	ldr	r3, [pc, #576]	@ (8000c34 <StartVertialTask+0x274>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	4618      	mov	r0, r3
 80009f8:	f001 f8a6 	bl	8001b48 <ActiveCarOnLane>
 80009fc:	4603      	mov	r3, r0
 80009fe:	757b      	strb	r3, [r7, #21]

	  switch(Vcurrent){
 8000a00:	7dfb      	ldrb	r3, [r7, #23]
 8000a02:	2b05      	cmp	r3, #5
 8000a04:	d8ee      	bhi.n	80009e4 <StartVertialTask+0x24>
 8000a06:	a201      	add	r2, pc, #4	@ (adr r2, 8000a0c <StartVertialTask+0x4c>)
 8000a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0c:	08000c0b 	.word	0x08000c0b
 8000a10:	08000a25 	.word	0x08000a25
 8000a14:	08000cf9 	.word	0x08000cf9
 8000a18:	08000b91 	.word	0x08000b91
 8000a1c:	08000c69 	.word	0x08000c69
 8000a20:	08000e4f 	.word	0x08000e4f

	  case STATE_GREEN:
	      memcpy(Shownstate, V_Green, 3);
 8000a24:	4b84      	ldr	r3, [pc, #528]	@ (8000c38 <StartVertialTask+0x278>)
 8000a26:	4a85      	ldr	r2, [pc, #532]	@ (8000c3c <StartVertialTask+0x27c>)
 8000a28:	8811      	ldrh	r1, [r2, #0]
 8000a2a:	7892      	ldrb	r2, [r2, #2]
 8000a2c:	8019      	strh	r1, [r3, #0]
 8000a2e:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000a30:	4b83      	ldr	r3, [pc, #524]	@ (8000c40 <StartVertialTask+0x280>)
 8000a32:	6818      	ldr	r0, [r3, #0]
 8000a34:	2300      	movs	r3, #0
 8000a36:	2201      	movs	r2, #1
 8000a38:	2140      	movs	r1, #64	@ 0x40
 8000a3a:	f008 fb43 	bl	80090c4 <xTaskGenericNotify>

	      // is there is a horizotal car star the redmax timer of there is any and if it leave reset the timer
	      if (H_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 8000a3e:	7d7b      	ldrb	r3, [r7, #21]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d123      	bne.n	8000a8c <StartVertialTask+0xcc>
 8000a44:	4b7f      	ldr	r3, [pc, #508]	@ (8000c44 <StartVertialTask+0x284>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f000 fe65 	bl	8001718 <IsActive>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d11b      	bne.n	8000a8c <StartVertialTask+0xcc>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax - 2* orangeDelay));
 8000a54:	4b7b      	ldr	r3, [pc, #492]	@ (8000c44 <StartVertialTask+0x284>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b7b      	ldr	r3, [pc, #492]	@ (8000c48 <StartVertialTask+0x288>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4b7b      	ldr	r3, [pc, #492]	@ (8000c4c <StartVertialTask+0x28c>)
 8000a60:	881b      	ldrh	r3, [r3, #0]
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	1acb      	subs	r3, r1, r3
 8000a66:	4619      	mov	r1, r3
 8000a68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6c:	fb01 f303 	mul.w	r3, r1, r3
 8000a70:	4977      	ldr	r1, [pc, #476]	@ (8000c50 <StartVertialTask+0x290>)
 8000a72:	fba1 1303 	umull	r1, r3, r1, r3
 8000a76:	099b      	lsrs	r3, r3, #6
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	f005 fdde 	bl	800663c <osTimerStart>
	          osTimerStop(GreenHandle);
 8000a80:	4b74      	ldr	r3, [pc, #464]	@ (8000c54 <StartVertialTask+0x294>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f005 fe07 	bl	8006698 <osTimerStop>
 8000a8a:	e007      	b.n	8000a9c <StartVertialTask+0xdc>
	      }
	      else if (H_ACTIVE == 0) {
 8000a8c:	7d7b      	ldrb	r3, [r7, #21]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d104      	bne.n	8000a9c <StartVertialTask+0xdc>
	          osTimerStop(RedMaxHandle);
 8000a92:	4b6c      	ldr	r3, [pc, #432]	@ (8000c44 <StartVertialTask+0x284>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f005 fdfe 	bl	8006698 <osTimerStop>
	      }

	      // diffrent possble lane combinations
	      if ((V_ACTIVE == 0) && (H_ACTIVE == 1)) {  // imeadiate state change stop all the timers
 8000a9c:	7dbb      	ldrb	r3, [r7, #22]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10f      	bne.n	8000ac2 <StartVertialTask+0x102>
 8000aa2:	7d7b      	ldrb	r3, [r7, #21]
 8000aa4:	2b01      	cmp	r3, #1
 8000aa6:	d10c      	bne.n	8000ac2 <StartVertialTask+0x102>
	          osTimerStop(RedMaxHandle);
 8000aa8:	4b66      	ldr	r3, [pc, #408]	@ (8000c44 <StartVertialTask+0x284>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f005 fdf3 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000ab2:	4b68      	ldr	r3, [pc, #416]	@ (8000c54 <StartVertialTask+0x294>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f005 fdee 	bl	8006698 <osTimerStop>
	          Vcurrent = STATE_ORANGE_G2R;
 8000abc:	2303      	movs	r3, #3
 8000abe:	75fb      	strb	r3, [r7, #23]
 8000ac0:	e034      	b.n	8000b2c <StartVertialTask+0x16c>
	      }
	      else if ((V_ACTIVE == 1) && (H_ACTIVE == 0)) { // stay green forever so reset all the timers so it never triggers a state change
 8000ac2:	7dbb      	ldrb	r3, [r7, #22]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d10d      	bne.n	8000ae4 <StartVertialTask+0x124>
 8000ac8:	7d7b      	ldrb	r3, [r7, #21]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d10a      	bne.n	8000ae4 <StartVertialTask+0x124>
	          osTimerStop(RedMaxHandle);
 8000ace:	4b5d      	ldr	r3, [pc, #372]	@ (8000c44 <StartVertialTask+0x284>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f005 fde0 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000ad8:	4b5e      	ldr	r3, [pc, #376]	@ (8000c54 <StartVertialTask+0x294>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f005 fddb 	bl	8006698 <osTimerStop>
 8000ae2:	e023      	b.n	8000b2c <StartVertialTask+0x16c>
	      }
	      else if ((V_ACTIVE == 0) && (H_ACTIVE == 0) && !IsActive(GreenHandle)) {// all empty start the greentimer
 8000ae4:	7dbb      	ldrb	r3, [r7, #22]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d120      	bne.n	8000b2c <StartVertialTask+0x16c>
 8000aea:	7d7b      	ldrb	r3, [r7, #21]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d11d      	bne.n	8000b2c <StartVertialTask+0x16c>
 8000af0:	4b58      	ldr	r3, [pc, #352]	@ (8000c54 <StartVertialTask+0x294>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 fe0f 	bl	8001718 <IsActive>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d115      	bne.n	8000b2c <StartVertialTask+0x16c>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay - 2* orangeDelay));
 8000b00:	4b54      	ldr	r3, [pc, #336]	@ (8000c54 <StartVertialTask+0x294>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	4b54      	ldr	r3, [pc, #336]	@ (8000c58 <StartVertialTask+0x298>)
 8000b06:	881b      	ldrh	r3, [r3, #0]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4b50      	ldr	r3, [pc, #320]	@ (8000c4c <StartVertialTask+0x28c>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	1acb      	subs	r3, r1, r3
 8000b12:	4619      	mov	r1, r3
 8000b14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b18:	fb01 f303 	mul.w	r3, r1, r3
 8000b1c:	494c      	ldr	r1, [pc, #304]	@ (8000c50 <StartVertialTask+0x290>)
 8000b1e:	fba1 1303 	umull	r1, r3, r1, r3
 8000b22:	099b      	lsrs	r3, r3, #6
 8000b24:	4619      	mov	r1, r3
 8000b26:	4610      	mov	r0, r2
 8000b28:	f005 fd88 	bl	800663c <osTimerStart>
	      }

	      // Pedestrian button press immediately goes to pending
	      if (PL2_switch_var == 1) {
 8000b2c:	4b4b      	ldr	r3, [pc, #300]	@ (8000c5c <StartVertialTask+0x29c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d10e      	bne.n	8000b54 <StartVertialTask+0x194>
	          PL2_switch_var = 0;
 8000b36:	4b49      	ldr	r3, [pc, #292]	@ (8000c5c <StartVertialTask+0x29c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8000b3c:	4b41      	ldr	r3, [pc, #260]	@ (8000c44 <StartVertialTask+0x284>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f005 fda9 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 8000b46:	4b43      	ldr	r3, [pc, #268]	@ (8000c54 <StartVertialTask+0x294>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f005 fda4 	bl	8006698 <osTimerStop>
	          Vcurrent = STATE_PENDING;
 8000b50:	2302      	movs	r3, #2
 8000b52:	75fb      	strb	r3, [r7, #23]
	      }

	      // Check timer/event notifications without blocking
	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8000b54:	f107 020c 	add.w	r2, r7, #12
 8000b58:	230a      	movs	r3, #10
 8000b5a:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f008 fa50 	bl	8009004 <xTaskNotifyWait>
 8000b64:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	f040 81e5 	bne.w	8000f38 <StartVertialTask+0x578>

	          if (events & GREEN_EVT) {
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d002      	beq.n	8000b7e <StartVertialTask+0x1be>
	              Vcurrent = STATE_ORANGE_G2R;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	75fb      	strb	r3, [r7, #23]
	          else if (events & REDMAX_EVT) {
	              Vcurrent = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 8000b7c:	e1dc      	b.n	8000f38 <StartVertialTask+0x578>
	          else if (events & REDMAX_EVT) {
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	f000 81d7 	beq.w	8000f38 <StartVertialTask+0x578>
	              Vcurrent = STATE_ORANGE_G2R;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	75fb      	strb	r3, [r7, #23]
	  break;
 8000b8e:	e1d3      	b.n	8000f38 <StartVertialTask+0x578>



	  case STATE_ORANGE_G2R:

	      memcpy(Shownstate, V_Orange_G2R, 3);
 8000b90:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <StartVertialTask+0x278>)
 8000b92:	4a33      	ldr	r2, [pc, #204]	@ (8000c60 <StartVertialTask+0x2a0>)
 8000b94:	8811      	ldrh	r1, [r2, #0]
 8000b96:	7892      	ldrb	r2, [r2, #2]
 8000b98:	8019      	strh	r1, [r3, #0]
 8000b9a:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000b9c:	4b28      	ldr	r3, [pc, #160]	@ (8000c40 <StartVertialTask+0x280>)
 8000b9e:	6818      	ldr	r0, [r3, #0]
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2140      	movs	r1, #64	@ 0x40
 8000ba6:	f008 fa8d 	bl	80090c4 <xTaskGenericNotify>


	      if (!IsActive(V_OrangeHandle)) {
 8000baa:	4b2e      	ldr	r3, [pc, #184]	@ (8000c64 <StartVertialTask+0x2a4>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f000 fdb2 	bl	8001718 <IsActive>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d110      	bne.n	8000bdc <StartVertialTask+0x21c>
	          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000bba:	4b2a      	ldr	r3, [pc, #168]	@ (8000c64 <StartVertialTask+0x2a4>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	4b23      	ldr	r3, [pc, #140]	@ (8000c4c <StartVertialTask+0x28c>)
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bc8:	fb01 f303 	mul.w	r3, r1, r3
 8000bcc:	4920      	ldr	r1, [pc, #128]	@ (8000c50 <StartVertialTask+0x290>)
 8000bce:	fba1 1303 	umull	r1, r3, r1, r3
 8000bd2:	099b      	lsrs	r3, r3, #6
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4610      	mov	r0, r2
 8000bd8:	f005 fd30 	bl	800663c <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000bdc:	f107 020c 	add.w	r2, r7, #12
 8000be0:	f04f 33ff 	mov.w	r3, #4294967295
 8000be4:	f04f 31ff 	mov.w	r1, #4294967295
 8000be8:	2000      	movs	r0, #0
 8000bea:	f008 fa0b 	bl	8009004 <xTaskNotifyWait>

	      if (events & V_ORANGE_EVT) {
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f003 0308 	and.w	r3, r3, #8
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	f000 81a1 	beq.w	8000f3c <StartVertialTask+0x57c>
	    	  osTimerStop(V_OrangeHandle);
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <StartVertialTask+0x2a4>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f005 fd4a 	bl	8006698 <osTimerStop>
	          Vcurrent = STATE_RED;               // Transition to RED
 8000c04:	2300      	movs	r3, #0
 8000c06:	75fb      	strb	r3, [r7, #23]
	        // Give turn to other task
	      }
	  break;
 8000c08:	e198      	b.n	8000f3c <StartVertialTask+0x57c>




	  case STATE_RED:
		  osSemaphoreRelease(ImGreenNowHandle);
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <StartVertialTask+0x26c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f005 ff7e 	bl	8006b10 <osSemaphoreRelease>
          Vcurrent = STATE_ORANGE_R2G;
 8000c14:	2304      	movs	r3, #4
 8000c16:	75fb      	strb	r3, [r7, #23]
		  osThreadYield();
 8000c18:	f005 fc44 	bl	80064a4 <osThreadYield>
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000c1c:	4b03      	ldr	r3, [pc, #12]	@ (8000c2c <StartVertialTask+0x26c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f04f 31ff 	mov.w	r1, #4294967295
 8000c24:	4618      	mov	r0, r3
 8000c26:	f005 ff21 	bl	8006a6c <osSemaphoreAcquire>

		  break;
 8000c2a:	e18f      	b.n	8000f4c <StartVertialTask+0x58c>
 8000c2c:	200000f4 	.word	0x200000f4
 8000c30:	0800a838 	.word	0x0800a838
 8000c34:	0800a839 	.word	0x0800a839
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000004 	.word	0x20000004
 8000c40:	200000cc 	.word	0x200000cc
 8000c44:	200000dc 	.word	0x200000dc
 8000c48:	2000001a 	.word	0x2000001a
 8000c4c:	20000022 	.word	0x20000022
 8000c50:	10624dd3 	.word	0x10624dd3
 8000c54:	200000d4 	.word	0x200000d4
 8000c58:	20000018 	.word	0x20000018
 8000c5c:	200000a1 	.word	0x200000a1
 8000c60:	20000008 	.word	0x20000008
 8000c64:	200000d8 	.word	0x200000d8

	  case STATE_ORANGE_R2G:

		  xTaskNotifyStateClear(NULL);
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f008 faed 	bl	8009248 <xTaskNotifyStateClear>
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, 0);
 8000c6e:	f107 020c 	add.w	r2, r7, #12
 8000c72:	2300      	movs	r3, #0
 8000c74:	f04f 31ff 	mov.w	r1, #4294967295
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f008 f9c3 	bl	8009004 <xTaskNotifyWait>

          memcpy(Shownstate, V_Orange_R2G, 3);
 8000c7e:	4bb4      	ldr	r3, [pc, #720]	@ (8000f50 <StartVertialTask+0x590>)
 8000c80:	4ab4      	ldr	r2, [pc, #720]	@ (8000f54 <StartVertialTask+0x594>)
 8000c82:	8811      	ldrh	r1, [r2, #0]
 8000c84:	7892      	ldrb	r2, [r2, #2]
 8000c86:	8019      	strh	r1, [r3, #0]
 8000c88:	709a      	strb	r2, [r3, #2]
          xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8000f58 <StartVertialTask+0x598>)
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2201      	movs	r2, #1
 8000c92:	2140      	movs	r1, #64	@ 0x40
 8000c94:	f008 fa16 	bl	80090c4 <xTaskGenericNotify>
	      if (!IsActive(V_OrangeHandle)) {
 8000c98:	4bb0      	ldr	r3, [pc, #704]	@ (8000f5c <StartVertialTask+0x59c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f000 fd3b 	bl	8001718 <IsActive>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d110      	bne.n	8000cca <StartVertialTask+0x30a>
	          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000ca8:	4bac      	ldr	r3, [pc, #688]	@ (8000f5c <StartVertialTask+0x59c>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4bac      	ldr	r3, [pc, #688]	@ (8000f60 <StartVertialTask+0x5a0>)
 8000cae:	881b      	ldrh	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cb6:	fb01 f303 	mul.w	r3, r1, r3
 8000cba:	49aa      	ldr	r1, [pc, #680]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000cbc:	fba1 1303 	umull	r1, r3, r1, r3
 8000cc0:	099b      	lsrs	r3, r3, #6
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4610      	mov	r0, r2
 8000cc6:	f005 fcb9 	bl	800663c <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000cca:	f107 020c 	add.w	r2, r7, #12
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
 8000cd2:	f04f 31ff 	mov.w	r1, #4294967295
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f008 f994 	bl	8009004 <xTaskNotifyWait>

	      if (events & V_ORANGE_EVT) {
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f000 812c 	beq.w	8000f40 <StartVertialTask+0x580>
	    	  osTimerStop(V_OrangeHandle);
 8000ce8:	4b9c      	ldr	r3, [pc, #624]	@ (8000f5c <StartVertialTask+0x59c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 fcd3 	bl	8006698 <osTimerStop>
	          Vcurrent = STATE_GREEN;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	75fb      	strb	r3, [r7, #23]
	      }


		  break;
 8000cf6:	e123      	b.n	8000f40 <StartVertialTask+0x580>

	  case STATE_PENDING:


		  toggle_evt_value =  TOGGLE_EVT_2;
 8000cf8:	4b9b      	ldr	r3, [pc, #620]	@ (8000f68 <StartVertialTask+0x5a8>)
 8000cfa:	2202      	movs	r2, #2
 8000cfc:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 8000cfe:	4b9b      	ldr	r3, [pc, #620]	@ (8000f6c <StartVertialTask+0x5ac>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 fd08 	bl	8001718 <IsActive>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d110      	bne.n	8000d30 <StartVertialTask+0x370>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 8000d0e:	4b97      	ldr	r3, [pc, #604]	@ (8000f6c <StartVertialTask+0x5ac>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4b97      	ldr	r3, [pc, #604]	@ (8000f70 <StartVertialTask+0x5b0>)
 8000d14:	881b      	ldrh	r3, [r3, #0]
 8000d16:	4619      	mov	r1, r3
 8000d18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1c:	fb01 f303 	mul.w	r3, r1, r3
 8000d20:	4990      	ldr	r1, [pc, #576]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000d22:	fba1 1303 	umull	r1, r3, r1, r3
 8000d26:	099b      	lsrs	r3, r3, #6
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4610      	mov	r0, r2
 8000d2c:	f005 fc86 	bl	800663c <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 8000d30:	4b90      	ldr	r3, [pc, #576]	@ (8000f74 <StartVertialTask+0x5b4>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f000 fcef 	bl	8001718 <IsActive>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d115      	bne.n	8000d6c <StartVertialTask+0x3ac>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay - 2 * orangeDelay));
 8000d40:	4b8c      	ldr	r3, [pc, #560]	@ (8000f74 <StartVertialTask+0x5b4>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	4b8c      	ldr	r3, [pc, #560]	@ (8000f78 <StartVertialTask+0x5b8>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4b85      	ldr	r3, [pc, #532]	@ (8000f60 <StartVertialTask+0x5a0>)
 8000d4c:	881b      	ldrh	r3, [r3, #0]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	1acb      	subs	r3, r1, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d58:	fb01 f303 	mul.w	r3, r1, r3
 8000d5c:	4981      	ldr	r1, [pc, #516]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000d5e:	fba1 1303 	umull	r1, r3, r1, r3
 8000d62:	099b      	lsrs	r3, r3, #6
 8000d64:	4619      	mov	r1, r3
 8000d66:	4610      	mov	r0, r2
 8000d68:	f005 fc68 	bl	800663c <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000d6c:	f107 020c 	add.w	r2, r7, #12
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	f04f 31ff 	mov.w	r1, #4294967295
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f008 f943 	bl	8009004 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	f003 0320 	and.w	r3, r3, #32
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d01e      	beq.n	8000dc6 <StartVertialTask+0x406>
	    	  memcpy(Shownstate, V_Orange_G2R, 3);
 8000d88:	4b71      	ldr	r3, [pc, #452]	@ (8000f50 <StartVertialTask+0x590>)
 8000d8a:	4a7c      	ldr	r2, [pc, #496]	@ (8000f7c <StartVertialTask+0x5bc>)
 8000d8c:	8811      	ldrh	r1, [r2, #0]
 8000d8e:	7892      	ldrb	r2, [r2, #2]
 8000d90:	8019      	strh	r1, [r3, #0]
 8000d92:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(V_OrangeHandle)) {
 8000d94:	4b71      	ldr	r3, [pc, #452]	@ (8000f5c <StartVertialTask+0x59c>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f000 fcbd 	bl	8001718 <IsActive>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d110      	bne.n	8000dc6 <StartVertialTask+0x406>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000da4:	4b6d      	ldr	r3, [pc, #436]	@ (8000f5c <StartVertialTask+0x59c>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	4b6d      	ldr	r3, [pc, #436]	@ (8000f60 <StartVertialTask+0x5a0>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	4619      	mov	r1, r3
 8000dae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db2:	fb01 f303 	mul.w	r3, r1, r3
 8000db6:	496b      	ldr	r1, [pc, #428]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000db8:	fba1 1303 	umull	r1, r3, r1, r3
 8000dbc:	099b      	lsrs	r3, r3, #6
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4610      	mov	r0, r2
 8000dc2:	f005 fc3b 	bl	800663c <osTimerStart>

		      }
	      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000dc6:	f107 020c 	add.w	r2, r7, #12
 8000dca:	f04f 33ff 	mov.w	r3, #4294967295
 8000dce:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f008 f916 	bl	8009004 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d01e      	beq.n	8000e20 <StartVertialTask+0x460>
	    	  memcpy(Shownstate, H_Orange_R2G, 3);
 8000de2:	4b5b      	ldr	r3, [pc, #364]	@ (8000f50 <StartVertialTask+0x590>)
 8000de4:	4a66      	ldr	r2, [pc, #408]	@ (8000f80 <StartVertialTask+0x5c0>)
 8000de6:	8811      	ldrh	r1, [r2, #0]
 8000de8:	7892      	ldrb	r2, [r2, #2]
 8000dea:	8019      	strh	r1, [r3, #0]
 8000dec:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(V_OrangeHandle)) {
 8000dee:	4b5b      	ldr	r3, [pc, #364]	@ (8000f5c <StartVertialTask+0x59c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f000 fc90 	bl	8001718 <IsActive>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d110      	bne.n	8000e20 <StartVertialTask+0x460>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000dfe:	4b57      	ldr	r3, [pc, #348]	@ (8000f5c <StartVertialTask+0x59c>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	4b57      	ldr	r3, [pc, #348]	@ (8000f60 <StartVertialTask+0x5a0>)
 8000e04:	881b      	ldrh	r3, [r3, #0]
 8000e06:	4619      	mov	r1, r3
 8000e08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e0c:	fb01 f303 	mul.w	r3, r1, r3
 8000e10:	4954      	ldr	r1, [pc, #336]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000e12:	fba1 1303 	umull	r1, r3, r1, r3
 8000e16:	099b      	lsrs	r3, r3, #6
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4610      	mov	r0, r2
 8000e1c:	f005 fc0e 	bl	800663c <osTimerStart>

		      }

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000e20:	f107 020c 	add.w	r2, r7, #12
 8000e24:	f04f 33ff 	mov.w	r3, #4294967295
 8000e28:	f04f 31ff 	mov.w	r1, #4294967295
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f008 f8e9 	bl	8009004 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	f003 0308 	and.w	r3, r3, #8
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	f000 8083 	beq.w	8000f44 <StartVertialTask+0x584>
	    	  osTimerStop(V_OrangeHandle);
 8000e3e:	4b47      	ldr	r3, [pc, #284]	@ (8000f5c <StartVertialTask+0x59c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f005 fc28 	bl	8006698 <osTimerStop>
	    	  Vcurrent = STATE_PED_WALK;
 8000e48:	2305      	movs	r3, #5
 8000e4a:	75fb      	strb	r3, [r7, #23]

		      }


	      break;
 8000e4c:	e07a      	b.n	8000f44 <StartVertialTask+0x584>
	  case STATE_PED_WALK:

		  osTimerStop(ToggleTimerHandle);
 8000e4e:	4b47      	ldr	r3, [pc, #284]	@ (8000f6c <StartVertialTask+0x5ac>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f005 fc20 	bl	8006698 <osTimerStop>
    	  memcpy(Shownstate, H_Green, 3);
 8000e58:	4b3d      	ldr	r3, [pc, #244]	@ (8000f50 <StartVertialTask+0x590>)
 8000e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8000f84 <StartVertialTask+0x5c4>)
 8000e5c:	8811      	ldrh	r1, [r2, #0]
 8000e5e:	7892      	ldrb	r2, [r2, #2]
 8000e60:	8019      	strh	r1, [r3, #0]
 8000e62:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8000e64:	4b3c      	ldr	r3, [pc, #240]	@ (8000f58 <StartVertialTask+0x598>)
 8000e66:	6818      	ldr	r0, [r3, #0]
 8000e68:	2300      	movs	r3, #0
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2140      	movs	r1, #64	@ 0x40
 8000e6e:	f008 f929 	bl	80090c4 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 8000e72:	4b45      	ldr	r3, [pc, #276]	@ (8000f88 <StartVertialTask+0x5c8>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fc4e 	bl	8001718 <IsActive>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d110      	bne.n	8000ea4 <StartVertialTask+0x4e4>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 8000e82:	4b41      	ldr	r3, [pc, #260]	@ (8000f88 <StartVertialTask+0x5c8>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	4b41      	ldr	r3, [pc, #260]	@ (8000f8c <StartVertialTask+0x5cc>)
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e90:	fb01 f303 	mul.w	r3, r1, r3
 8000e94:	4933      	ldr	r1, [pc, #204]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000e96:	fba1 1303 	umull	r1, r3, r1, r3
 8000e9a:	099b      	lsrs	r3, r3, #6
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4610      	mov	r0, r2
 8000ea0:	f005 fbcc 	bl	800663c <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000ea4:	f107 020c 	add.w	r2, r7, #12
 8000ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8000eac:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	f008 f8a7 	bl	8009004 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d025      	beq.n	8000f0c <StartVertialTask+0x54c>
        	  memcpy(Shownstate, H_Orange_G2R, 3);
 8000ec0:	4b23      	ldr	r3, [pc, #140]	@ (8000f50 <StartVertialTask+0x590>)
 8000ec2:	4a33      	ldr	r2, [pc, #204]	@ (8000f90 <StartVertialTask+0x5d0>)
 8000ec4:	8811      	ldrh	r1, [r2, #0]
 8000ec6:	7892      	ldrb	r2, [r2, #2]
 8000ec8:	8019      	strh	r1, [r3, #0]
 8000eca:	709a      	strb	r2, [r3, #2]
        	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8000ecc:	4b22      	ldr	r3, [pc, #136]	@ (8000f58 <StartVertialTask+0x598>)
 8000ece:	6818      	ldr	r0, [r3, #0]
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	2140      	movs	r1, #64	@ 0x40
 8000ed6:	f008 f8f5 	bl	80090c4 <xTaskGenericNotify>
		      if (!IsActive(V_OrangeHandle)) {
 8000eda:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <StartVertialTask+0x59c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 fc1a 	bl	8001718 <IsActive>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d110      	bne.n	8000f0c <StartVertialTask+0x54c>
		          osTimerStart(V_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8000eea:	4b1c      	ldr	r3, [pc, #112]	@ (8000f5c <StartVertialTask+0x59c>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4b1c      	ldr	r3, [pc, #112]	@ (8000f60 <StartVertialTask+0x5a0>)
 8000ef0:	881b      	ldrh	r3, [r3, #0]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef8:	fb01 f303 	mul.w	r3, r1, r3
 8000efc:	4919      	ldr	r1, [pc, #100]	@ (8000f64 <StartVertialTask+0x5a4>)
 8000efe:	fba1 1303 	umull	r1, r3, r1, r3
 8000f02:	099b      	lsrs	r3, r3, #6
 8000f04:	4619      	mov	r1, r3
 8000f06:	4610      	mov	r0, r2
 8000f08:	f005 fb98 	bl	800663c <osTimerStart>

		      }
    	  }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8000f0c:	f107 020c 	add.w	r2, r7, #12
 8000f10:	f04f 33ff 	mov.w	r3, #4294967295
 8000f14:	f04f 31ff 	mov.w	r1, #4294967295
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f008 f873 	bl	8009004 <xTaskNotifyWait>
	      if (events & V_ORANGE_EVT) {
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f003 0308 	and.w	r3, r3, #8
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d00f      	beq.n	8000f48 <StartVertialTask+0x588>
	    	  osTimerStop(V_OrangeHandle);
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <StartVertialTask+0x59c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f005 fbb3 	bl	8006698 <osTimerStop>
	    	  Vcurrent = STATE_ORANGE_R2G;
 8000f32:	2304      	movs	r3, #4
 8000f34:	75fb      	strb	r3, [r7, #23]

		      }
		  break;
 8000f36:	e007      	b.n	8000f48 <StartVertialTask+0x588>
	  break;
 8000f38:	bf00      	nop
 8000f3a:	e553      	b.n	80009e4 <StartVertialTask+0x24>
	  break;
 8000f3c:	bf00      	nop
 8000f3e:	e551      	b.n	80009e4 <StartVertialTask+0x24>
		  break;
 8000f40:	bf00      	nop
 8000f42:	e54f      	b.n	80009e4 <StartVertialTask+0x24>
	      break;
 8000f44:	bf00      	nop
 8000f46:	e54d      	b.n	80009e4 <StartVertialTask+0x24>
		  break;
 8000f48:	bf00      	nop
 8000f4a:	e54b      	b.n	80009e4 <StartVertialTask+0x24>
  {
 8000f4c:	e54a      	b.n	80009e4 <StartVertialTask+0x24>
 8000f4e:	bf00      	nop
 8000f50:	20000000 	.word	0x20000000
 8000f54:	0800a6fc 	.word	0x0800a6fc
 8000f58:	200000cc 	.word	0x200000cc
 8000f5c:	200000d8 	.word	0x200000d8
 8000f60:	20000022 	.word	0x20000022
 8000f64:	10624dd3 	.word	0x10624dd3
 8000f68:	200000bc 	.word	0x200000bc
 8000f6c:	200000e8 	.word	0x200000e8
 8000f70:	2000001c 	.word	0x2000001c
 8000f74:	200000e4 	.word	0x200000e4
 8000f78:	2000001e 	.word	0x2000001e
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	2000000c 	.word	0x2000000c
 8000f84:	20000010 	.word	0x20000010
 8000f88:	200000e0 	.word	0x200000e0
 8000f8c:	20000020 	.word	0x20000020
 8000f90:	20000014 	.word	0x20000014

08000f94 <StartHorizontalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHorizontalTask */
void StartHorizontalTask(void *argument)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHorizontalTask */
  /* Infinite loop */
	osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 8000f9c:	4b96      	ldr	r3, [pc, #600]	@ (80011f8 <StartHorizontalTask+0x264>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f005 fd61 	bl	8006a6c <osSemaphoreAcquire>
    LightState Hcurrent = STATE_ORANGE_R2G;
 8000faa:	2304      	movs	r3, #4
 8000fac:	75fb      	strb	r3, [r7, #23]
	uint32_t events;// Start with its own R2G
  for(;;)
  {

	  uint8_t V_ACTIVE = ActiveCarOnLane(Veritical);
 8000fae:	4b93      	ldr	r3, [pc, #588]	@ (80011fc <StartHorizontalTask+0x268>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fdc8 	bl	8001b48 <ActiveCarOnLane>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	75bb      	strb	r3, [r7, #22]
	  uint8_t H_ACTIVE = ActiveCarOnLane(Horizontal);
 8000fbc:	4b90      	ldr	r3, [pc, #576]	@ (8001200 <StartHorizontalTask+0x26c>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f000 fdc1 	bl	8001b48 <ActiveCarOnLane>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	757b      	strb	r3, [r7, #21]

	  switch(Hcurrent){
 8000fca:	7dfb      	ldrb	r3, [r7, #23]
 8000fcc:	2b05      	cmp	r3, #5
 8000fce:	d8ee      	bhi.n	8000fae <StartHorizontalTask+0x1a>
 8000fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd8 <StartHorizontalTask+0x44>)
 8000fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd6:	bf00      	nop
 8000fd8:	080011d7 	.word	0x080011d7
 8000fdc:	08000ff1 	.word	0x08000ff1
 8000fe0:	080012c5 	.word	0x080012c5
 8000fe4:	0800115d 	.word	0x0800115d
 8000fe8:	08001235 	.word	0x08001235
 8000fec:	0800141b 	.word	0x0800141b

	  case STATE_GREEN:
	      memcpy(Shownstate, H_Green, 3);
 8000ff0:	4b84      	ldr	r3, [pc, #528]	@ (8001204 <StartHorizontalTask+0x270>)
 8000ff2:	4a85      	ldr	r2, [pc, #532]	@ (8001208 <StartHorizontalTask+0x274>)
 8000ff4:	8811      	ldrh	r1, [r2, #0]
 8000ff6:	7892      	ldrb	r2, [r2, #2]
 8000ff8:	8019      	strh	r1, [r3, #0]
 8000ffa:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8000ffc:	4b83      	ldr	r3, [pc, #524]	@ (800120c <StartHorizontalTask+0x278>)
 8000ffe:	6818      	ldr	r0, [r3, #0]
 8001000:	2300      	movs	r3, #0
 8001002:	2201      	movs	r2, #1
 8001004:	2140      	movs	r1, #64	@ 0x40
 8001006:	f008 f85d 	bl	80090c4 <xTaskGenericNotify>

	      // is there is a horizotal car star the redmax timer of there is any and if it leave reset the timer
	      if (V_ACTIVE == 1 && IsActive(RedMaxHandle) == 0) {
 800100a:	7dbb      	ldrb	r3, [r7, #22]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d123      	bne.n	8001058 <StartHorizontalTask+0xc4>
 8001010:	4b7f      	ldr	r3, [pc, #508]	@ (8001210 <StartHorizontalTask+0x27c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4618      	mov	r0, r3
 8001016:	f000 fb7f 	bl	8001718 <IsActive>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d11b      	bne.n	8001058 <StartHorizontalTask+0xc4>
	          osTimerStart(RedMaxHandle, pdMS_TO_TICKS(redDelayMax - 2* orangeDelay));
 8001020:	4b7b      	ldr	r3, [pc, #492]	@ (8001210 <StartHorizontalTask+0x27c>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b7b      	ldr	r3, [pc, #492]	@ (8001214 <StartHorizontalTask+0x280>)
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	4619      	mov	r1, r3
 800102a:	4b7b      	ldr	r3, [pc, #492]	@ (8001218 <StartHorizontalTask+0x284>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	1acb      	subs	r3, r1, r3
 8001032:	4619      	mov	r1, r3
 8001034:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001038:	fb01 f303 	mul.w	r3, r1, r3
 800103c:	4977      	ldr	r1, [pc, #476]	@ (800121c <StartHorizontalTask+0x288>)
 800103e:	fba1 1303 	umull	r1, r3, r1, r3
 8001042:	099b      	lsrs	r3, r3, #6
 8001044:	4619      	mov	r1, r3
 8001046:	4610      	mov	r0, r2
 8001048:	f005 faf8 	bl	800663c <osTimerStart>
	          osTimerStop(GreenHandle);
 800104c:	4b74      	ldr	r3, [pc, #464]	@ (8001220 <StartHorizontalTask+0x28c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f005 fb21 	bl	8006698 <osTimerStop>
 8001056:	e007      	b.n	8001068 <StartHorizontalTask+0xd4>
	      }
	      else if (V_ACTIVE == 0) {
 8001058:	7dbb      	ldrb	r3, [r7, #22]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d104      	bne.n	8001068 <StartHorizontalTask+0xd4>
	          osTimerStop(RedMaxHandle);
 800105e:	4b6c      	ldr	r3, [pc, #432]	@ (8001210 <StartHorizontalTask+0x27c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4618      	mov	r0, r3
 8001064:	f005 fb18 	bl	8006698 <osTimerStop>
	      }

	      // diffrent possble lane combinations
	      if ((H_ACTIVE == 0) && (V_ACTIVE == 1)) {  // imeadiate state change stop all the timers
 8001068:	7d7b      	ldrb	r3, [r7, #21]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d10f      	bne.n	800108e <StartHorizontalTask+0xfa>
 800106e:	7dbb      	ldrb	r3, [r7, #22]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d10c      	bne.n	800108e <StartHorizontalTask+0xfa>
	          osTimerStop(RedMaxHandle);
 8001074:	4b66      	ldr	r3, [pc, #408]	@ (8001210 <StartHorizontalTask+0x27c>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f005 fb0d 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 800107e:	4b68      	ldr	r3, [pc, #416]	@ (8001220 <StartHorizontalTask+0x28c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f005 fb08 	bl	8006698 <osTimerStop>
	          Hcurrent = STATE_ORANGE_G2R;
 8001088:	2303      	movs	r3, #3
 800108a:	75fb      	strb	r3, [r7, #23]
 800108c:	e034      	b.n	80010f8 <StartHorizontalTask+0x164>
	      }
	      else if ((H_ACTIVE == 1) && (V_ACTIVE == 0)) { // stay green forever so reset all the timers so it never triggers a state change
 800108e:	7d7b      	ldrb	r3, [r7, #21]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10d      	bne.n	80010b0 <StartHorizontalTask+0x11c>
 8001094:	7dbb      	ldrb	r3, [r7, #22]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10a      	bne.n	80010b0 <StartHorizontalTask+0x11c>
	          osTimerStop(RedMaxHandle);
 800109a:	4b5d      	ldr	r3, [pc, #372]	@ (8001210 <StartHorizontalTask+0x27c>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f005 fafa 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 80010a4:	4b5e      	ldr	r3, [pc, #376]	@ (8001220 <StartHorizontalTask+0x28c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f005 faf5 	bl	8006698 <osTimerStop>
 80010ae:	e023      	b.n	80010f8 <StartHorizontalTask+0x164>
	      }
	      else if ((H_ACTIVE == 0) && (V_ACTIVE == 0) && !IsActive(GreenHandle)) {// all empty start the greentimer
 80010b0:	7d7b      	ldrb	r3, [r7, #21]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d120      	bne.n	80010f8 <StartHorizontalTask+0x164>
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d11d      	bne.n	80010f8 <StartHorizontalTask+0x164>
 80010bc:	4b58      	ldr	r3, [pc, #352]	@ (8001220 <StartHorizontalTask+0x28c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 fb29 	bl	8001718 <IsActive>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d115      	bne.n	80010f8 <StartHorizontalTask+0x164>
	          osTimerStart(GreenHandle, pdMS_TO_TICKS(greenDelay - 2* orangeDelay));
 80010cc:	4b54      	ldr	r3, [pc, #336]	@ (8001220 <StartHorizontalTask+0x28c>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b54      	ldr	r3, [pc, #336]	@ (8001224 <StartHorizontalTask+0x290>)
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	4b50      	ldr	r3, [pc, #320]	@ (8001218 <StartHorizontalTask+0x284>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	1acb      	subs	r3, r1, r3
 80010de:	4619      	mov	r1, r3
 80010e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e4:	fb01 f303 	mul.w	r3, r1, r3
 80010e8:	494c      	ldr	r1, [pc, #304]	@ (800121c <StartHorizontalTask+0x288>)
 80010ea:	fba1 1303 	umull	r1, r3, r1, r3
 80010ee:	099b      	lsrs	r3, r3, #6
 80010f0:	4619      	mov	r1, r3
 80010f2:	4610      	mov	r0, r2
 80010f4:	f005 faa2 	bl	800663c <osTimerStart>
	      }

	      // Pedestrian button press immediately goes to pending
	      if (PL1_switch_var == 1) {
 80010f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001228 <StartHorizontalTask+0x294>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d10e      	bne.n	8001120 <StartHorizontalTask+0x18c>
	          PL1_switch_var = 0;
 8001102:	4b49      	ldr	r3, [pc, #292]	@ (8001228 <StartHorizontalTask+0x294>)
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]
	          osTimerStop(RedMaxHandle);
 8001108:	4b41      	ldr	r3, [pc, #260]	@ (8001210 <StartHorizontalTask+0x27c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f005 fac3 	bl	8006698 <osTimerStop>
	          osTimerStop(GreenHandle);
 8001112:	4b43      	ldr	r3, [pc, #268]	@ (8001220 <StartHorizontalTask+0x28c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f005 fabe 	bl	8006698 <osTimerStop>
	          Hcurrent = STATE_PENDING;
 800111c:	2302      	movs	r3, #2
 800111e:	75fb      	strb	r3, [r7, #23]
	      }

	      // Check timer/event notifications without blocking
	      BaseType_t notified = xTaskNotifyWait(0, 0xFFFFFFFF, &events, pdMS_TO_TICKS(10));
 8001120:	f107 020c 	add.w	r2, r7, #12
 8001124:	230a      	movs	r3, #10
 8001126:	f04f 31ff 	mov.w	r1, #4294967295
 800112a:	2000      	movs	r0, #0
 800112c:	f007 ff6a 	bl	8009004 <xTaskNotifyWait>
 8001130:	6138      	str	r0, [r7, #16]
	      if (notified == pdTRUE) {
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	2b01      	cmp	r3, #1
 8001136:	f040 81e5 	bne.w	8001504 <StartHorizontalTask+0x570>

	          if (events & GREEN_EVT) {
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	f003 0310 	and.w	r3, r3, #16
 8001140:	2b00      	cmp	r3, #0
 8001142:	d002      	beq.n	800114a <StartHorizontalTask+0x1b6>
	              Hcurrent = STATE_ORANGE_G2R;
 8001144:	2303      	movs	r3, #3
 8001146:	75fb      	strb	r3, [r7, #23]
	          else if (events & REDMAX_EVT) {
	              Hcurrent = STATE_ORANGE_G2R;
	          }

	      }
	  break;
 8001148:	e1dc      	b.n	8001504 <StartHorizontalTask+0x570>
	          else if (events & REDMAX_EVT) {
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 81d7 	beq.w	8001504 <StartHorizontalTask+0x570>
	              Hcurrent = STATE_ORANGE_G2R;
 8001156:	2303      	movs	r3, #3
 8001158:	75fb      	strb	r3, [r7, #23]
	  break;
 800115a:	e1d3      	b.n	8001504 <StartHorizontalTask+0x570>


	  case STATE_ORANGE_G2R:


	      memcpy(Shownstate, H_Orange_G2R, 3);
 800115c:	4b29      	ldr	r3, [pc, #164]	@ (8001204 <StartHorizontalTask+0x270>)
 800115e:	4a33      	ldr	r2, [pc, #204]	@ (800122c <StartHorizontalTask+0x298>)
 8001160:	8811      	ldrh	r1, [r2, #0]
 8001162:	7892      	ldrb	r2, [r2, #2]
 8001164:	8019      	strh	r1, [r3, #0]
 8001166:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8001168:	4b28      	ldr	r3, [pc, #160]	@ (800120c <StartHorizontalTask+0x278>)
 800116a:	6818      	ldr	r0, [r3, #0]
 800116c:	2300      	movs	r3, #0
 800116e:	2201      	movs	r2, #1
 8001170:	2140      	movs	r1, #64	@ 0x40
 8001172:	f007 ffa7 	bl	80090c4 <xTaskGenericNotify>


	      if (!IsActive(H_OrangeHandle)) {
 8001176:	4b2e      	ldr	r3, [pc, #184]	@ (8001230 <StartHorizontalTask+0x29c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f000 facc 	bl	8001718 <IsActive>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d110      	bne.n	80011a8 <StartHorizontalTask+0x214>
	          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8001186:	4b2a      	ldr	r3, [pc, #168]	@ (8001230 <StartHorizontalTask+0x29c>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <StartHorizontalTask+0x284>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001194:	fb01 f303 	mul.w	r3, r1, r3
 8001198:	4920      	ldr	r1, [pc, #128]	@ (800121c <StartHorizontalTask+0x288>)
 800119a:	fba1 1303 	umull	r1, r3, r1, r3
 800119e:	099b      	lsrs	r3, r3, #6
 80011a0:	4619      	mov	r1, r3
 80011a2:	4610      	mov	r0, r2
 80011a4:	f005 fa4a 	bl	800663c <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	f04f 31ff 	mov.w	r1, #4294967295
 80011b4:	2000      	movs	r0, #0
 80011b6:	f007 ff25 	bl	8009004 <xTaskNotifyWait>

	      if (events & H_ORANGE_EVT) {
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 81a1 	beq.w	8001508 <StartHorizontalTask+0x574>
	    	  osTimerStop(H_OrangeHandle);
 80011c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <StartHorizontalTask+0x29c>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f005 fa64 	bl	8006698 <osTimerStop>
	          Hcurrent = STATE_RED;               // Transition to RED
 80011d0:	2300      	movs	r3, #0
 80011d2:	75fb      	strb	r3, [r7, #23]

	      }
	  break;
 80011d4:	e198      	b.n	8001508 <StartHorizontalTask+0x574>


	  case STATE_RED:
          // Wait until horizontal finishes its green cycle

		  osSemaphoreRelease(ImGreenNowHandle);
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <StartHorizontalTask+0x264>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f005 fc98 	bl	8006b10 <osSemaphoreRelease>

          Hcurrent = STATE_ORANGE_R2G;
 80011e0:	2304      	movs	r3, #4
 80011e2:	75fb      	strb	r3, [r7, #23]
		  osThreadYield();
 80011e4:	f005 f95e 	bl	80064a4 <osThreadYield>
          osSemaphoreAcquire(ImGreenNowHandle, osWaitForever);
 80011e8:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <StartHorizontalTask+0x264>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 fc3b 	bl	8006a6c <osSemaphoreAcquire>
          // Now vertical can do its own R2G logic


		  break;
 80011f6:	e18f      	b.n	8001518 <StartHorizontalTask+0x584>
 80011f8:	200000f4 	.word	0x200000f4
 80011fc:	0800a838 	.word	0x0800a838
 8001200:	0800a839 	.word	0x0800a839
 8001204:	20000000 	.word	0x20000000
 8001208:	20000010 	.word	0x20000010
 800120c:	200000cc 	.word	0x200000cc
 8001210:	200000dc 	.word	0x200000dc
 8001214:	2000001a 	.word	0x2000001a
 8001218:	20000022 	.word	0x20000022
 800121c:	10624dd3 	.word	0x10624dd3
 8001220:	200000d4 	.word	0x200000d4
 8001224:	20000018 	.word	0x20000018
 8001228:	200000a0 	.word	0x200000a0
 800122c:	20000014 	.word	0x20000014
 8001230:	200000ec 	.word	0x200000ec

	  case STATE_ORANGE_R2G:

		  xTaskNotifyStateClear(NULL);
 8001234:	2000      	movs	r0, #0
 8001236:	f008 f807 	bl	8009248 <xTaskNotifyStateClear>
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, 0);
 800123a:	f107 020c 	add.w	r2, r7, #12
 800123e:	2300      	movs	r3, #0
 8001240:	f04f 31ff 	mov.w	r1, #4294967295
 8001244:	2000      	movs	r0, #0
 8001246:	f007 fedd 	bl	8009004 <xTaskNotifyWait>

	      memcpy(Shownstate, H_Orange_R2G, 3);
 800124a:	4bb4      	ldr	r3, [pc, #720]	@ (800151c <StartHorizontalTask+0x588>)
 800124c:	4ab4      	ldr	r2, [pc, #720]	@ (8001520 <StartHorizontalTask+0x58c>)
 800124e:	8811      	ldrh	r1, [r2, #0]
 8001250:	7892      	ldrb	r2, [r2, #2]
 8001252:	8019      	strh	r1, [r3, #0]
 8001254:	709a      	strb	r2, [r3, #2]
	      xTaskNotify(ActuatorTaskHandle, SHOW_EVT, eSetBits);
 8001256:	4bb3      	ldr	r3, [pc, #716]	@ (8001524 <StartHorizontalTask+0x590>)
 8001258:	6818      	ldr	r0, [r3, #0]
 800125a:	2300      	movs	r3, #0
 800125c:	2201      	movs	r2, #1
 800125e:	2140      	movs	r1, #64	@ 0x40
 8001260:	f007 ff30 	bl	80090c4 <xTaskGenericNotify>


	      if (!IsActive(H_OrangeHandle)) {
 8001264:	4bb0      	ldr	r3, [pc, #704]	@ (8001528 <StartHorizontalTask+0x594>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f000 fa55 	bl	8001718 <IsActive>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d110      	bne.n	8001296 <StartHorizontalTask+0x302>
	          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8001274:	4bac      	ldr	r3, [pc, #688]	@ (8001528 <StartHorizontalTask+0x594>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4bac      	ldr	r3, [pc, #688]	@ (800152c <StartHorizontalTask+0x598>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001282:	fb01 f303 	mul.w	r3, r1, r3
 8001286:	49aa      	ldr	r1, [pc, #680]	@ (8001530 <StartHorizontalTask+0x59c>)
 8001288:	fba1 1303 	umull	r1, r3, r1, r3
 800128c:	099b      	lsrs	r3, r3, #6
 800128e:	4619      	mov	r1, r3
 8001290:	4610      	mov	r0, r2
 8001292:	f005 f9d3 	bl	800663c <osTimerStart>
	      }

	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001296:	f107 020c 	add.w	r2, r7, #12
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	f04f 31ff 	mov.w	r1, #4294967295
 80012a2:	2000      	movs	r0, #0
 80012a4:	f007 feae 	bl	8009004 <xTaskNotifyWait>

	      if (events & H_ORANGE_EVT) {
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	f000 812c 	beq.w	800150c <StartHorizontalTask+0x578>
	    	  osTimerStop(H_OrangeHandle);
 80012b4:	4b9c      	ldr	r3, [pc, #624]	@ (8001528 <StartHorizontalTask+0x594>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f005 f9ed 	bl	8006698 <osTimerStop>
	          Hcurrent = STATE_GREEN;
 80012be:	2301      	movs	r3, #1
 80012c0:	75fb      	strb	r3, [r7, #23]

	      }
		  break;
 80012c2:	e123      	b.n	800150c <StartHorizontalTask+0x578>

	  case STATE_PENDING:


		  toggle_evt_value =  TOGGLE_EVT_1;
 80012c4:	4b9b      	ldr	r3, [pc, #620]	@ (8001534 <StartHorizontalTask+0x5a0>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]
		   if (!IsActive(ToggleTimerHandle)) {
 80012ca:	4b9b      	ldr	r3, [pc, #620]	@ (8001538 <StartHorizontalTask+0x5a4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 fa22 	bl	8001718 <IsActive>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d110      	bne.n	80012fc <StartHorizontalTask+0x368>
		       osTimerStart(ToggleTimerHandle, pdMS_TO_TICKS(toggleFreq));
 80012da:	4b97      	ldr	r3, [pc, #604]	@ (8001538 <StartHorizontalTask+0x5a4>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b97      	ldr	r3, [pc, #604]	@ (800153c <StartHorizontalTask+0x5a8>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	4619      	mov	r1, r3
 80012e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e8:	fb01 f303 	mul.w	r3, r1, r3
 80012ec:	4990      	ldr	r1, [pc, #576]	@ (8001530 <StartHorizontalTask+0x59c>)
 80012ee:	fba1 1303 	umull	r1, r3, r1, r3
 80012f2:	099b      	lsrs	r3, r3, #6
 80012f4:	4619      	mov	r1, r3
 80012f6:	4610      	mov	r0, r2
 80012f8:	f005 f9a0 	bl	800663c <osTimerStart>
		    }

	      if (!IsActive(PedestrianHandle)) {
 80012fc:	4b90      	ldr	r3, [pc, #576]	@ (8001540 <StartHorizontalTask+0x5ac>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f000 fa09 	bl	8001718 <IsActive>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d115      	bne.n	8001338 <StartHorizontalTask+0x3a4>
	          osTimerStart(PedestrianHandle, pdMS_TO_TICKS(pedestrianDelay - 2 * orangeDelay));
 800130c:	4b8c      	ldr	r3, [pc, #560]	@ (8001540 <StartHorizontalTask+0x5ac>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4b8c      	ldr	r3, [pc, #560]	@ (8001544 <StartHorizontalTask+0x5b0>)
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	4619      	mov	r1, r3
 8001316:	4b85      	ldr	r3, [pc, #532]	@ (800152c <StartHorizontalTask+0x598>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	1acb      	subs	r3, r1, r3
 800131e:	4619      	mov	r1, r3
 8001320:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001324:	fb01 f303 	mul.w	r3, r1, r3
 8001328:	4981      	ldr	r1, [pc, #516]	@ (8001530 <StartHorizontalTask+0x59c>)
 800132a:	fba1 1303 	umull	r1, r3, r1, r3
 800132e:	099b      	lsrs	r3, r3, #6
 8001330:	4619      	mov	r1, r3
 8001332:	4610      	mov	r0, r2
 8001334:	f005 f982 	bl	800663c <osTimerStart>
	      }
	      xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001338:	f107 020c 	add.w	r2, r7, #12
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	f04f 31ff 	mov.w	r1, #4294967295
 8001344:	2000      	movs	r0, #0
 8001346:	f007 fe5d 	bl	8009004 <xTaskNotifyWait>

	      if (events & PED_EVT) {
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f003 0320 	and.w	r3, r3, #32
 8001350:	2b00      	cmp	r3, #0
 8001352:	d01e      	beq.n	8001392 <StartHorizontalTask+0x3fe>
	    	  memcpy(Shownstate, H_Orange_G2R, 3);
 8001354:	4b71      	ldr	r3, [pc, #452]	@ (800151c <StartHorizontalTask+0x588>)
 8001356:	4a7c      	ldr	r2, [pc, #496]	@ (8001548 <StartHorizontalTask+0x5b4>)
 8001358:	8811      	ldrh	r1, [r2, #0]
 800135a:	7892      	ldrb	r2, [r2, #2]
 800135c:	8019      	strh	r1, [r3, #0]
 800135e:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(H_OrangeHandle)) {
 8001360:	4b71      	ldr	r3, [pc, #452]	@ (8001528 <StartHorizontalTask+0x594>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f9d7 	bl	8001718 <IsActive>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d110      	bne.n	8001392 <StartHorizontalTask+0x3fe>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 8001370:	4b6d      	ldr	r3, [pc, #436]	@ (8001528 <StartHorizontalTask+0x594>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b6d      	ldr	r3, [pc, #436]	@ (800152c <StartHorizontalTask+0x598>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800137e:	fb01 f303 	mul.w	r3, r1, r3
 8001382:	496b      	ldr	r1, [pc, #428]	@ (8001530 <StartHorizontalTask+0x59c>)
 8001384:	fba1 1303 	umull	r1, r3, r1, r3
 8001388:	099b      	lsrs	r3, r3, #6
 800138a:	4619      	mov	r1, r3
 800138c:	4610      	mov	r0, r2
 800138e:	f005 f955 	bl	800663c <osTimerStart>

		      }
	      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001392:	f107 020c 	add.w	r2, r7, #12
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	f04f 31ff 	mov.w	r1, #4294967295
 800139e:	2000      	movs	r0, #0
 80013a0:	f007 fe30 	bl	8009004 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d01e      	beq.n	80013ec <StartHorizontalTask+0x458>
	    	  memcpy(Shownstate, V_Orange_R2G, 3);
 80013ae:	4b5b      	ldr	r3, [pc, #364]	@ (800151c <StartHorizontalTask+0x588>)
 80013b0:	4a66      	ldr	r2, [pc, #408]	@ (800154c <StartHorizontalTask+0x5b8>)
 80013b2:	8811      	ldrh	r1, [r2, #0]
 80013b4:	7892      	ldrb	r2, [r2, #2]
 80013b6:	8019      	strh	r1, [r3, #0]
 80013b8:	709a      	strb	r2, [r3, #2]
		      if (!IsActive(H_OrangeHandle)) {
 80013ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001528 <StartHorizontalTask+0x594>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 f9aa 	bl	8001718 <IsActive>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d110      	bne.n	80013ec <StartHorizontalTask+0x458>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 80013ca:	4b57      	ldr	r3, [pc, #348]	@ (8001528 <StartHorizontalTask+0x594>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4b57      	ldr	r3, [pc, #348]	@ (800152c <StartHorizontalTask+0x598>)
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	4619      	mov	r1, r3
 80013d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d8:	fb01 f303 	mul.w	r3, r1, r3
 80013dc:	4954      	ldr	r1, [pc, #336]	@ (8001530 <StartHorizontalTask+0x59c>)
 80013de:	fba1 1303 	umull	r1, r3, r1, r3
 80013e2:	099b      	lsrs	r3, r3, #6
 80013e4:	4619      	mov	r1, r3
 80013e6:	4610      	mov	r0, r2
 80013e8:	f005 f928 	bl	800663c <osTimerStart>

		      }

		      }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80013ec:	f107 020c 	add.w	r2, r7, #12
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	f04f 31ff 	mov.w	r1, #4294967295
 80013f8:	2000      	movs	r0, #0
 80013fa:	f007 fe03 	bl	8009004 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 8083 	beq.w	8001510 <StartHorizontalTask+0x57c>
	    	  osTimerStop(H_OrangeHandle);
 800140a:	4b47      	ldr	r3, [pc, #284]	@ (8001528 <StartHorizontalTask+0x594>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f005 f942 	bl	8006698 <osTimerStop>
	    	  Hcurrent = STATE_PED_WALK;
 8001414:	2305      	movs	r3, #5
 8001416:	75fb      	strb	r3, [r7, #23]

		      }


	      break;
 8001418:	e07a      	b.n	8001510 <StartHorizontalTask+0x57c>
	  case STATE_PED_WALK:

		  osTimerStop(ToggleTimerHandle);
 800141a:	4b47      	ldr	r3, [pc, #284]	@ (8001538 <StartHorizontalTask+0x5a4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f005 f93a 	bl	8006698 <osTimerStop>
    	  memcpy(Shownstate, V_Green, 3);
 8001424:	4b3d      	ldr	r3, [pc, #244]	@ (800151c <StartHorizontalTask+0x588>)
 8001426:	4a4a      	ldr	r2, [pc, #296]	@ (8001550 <StartHorizontalTask+0x5bc>)
 8001428:	8811      	ldrh	r1, [r2, #0]
 800142a:	7892      	ldrb	r2, [r2, #2]
 800142c:	8019      	strh	r1, [r3, #0]
 800142e:	709a      	strb	r2, [r3, #2]
    	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8001430:	4b3c      	ldr	r3, [pc, #240]	@ (8001524 <StartHorizontalTask+0x590>)
 8001432:	6818      	ldr	r0, [r3, #0]
 8001434:	2300      	movs	r3, #0
 8001436:	2201      	movs	r2, #1
 8001438:	2140      	movs	r1, #64	@ 0x40
 800143a:	f007 fe43 	bl	80090c4 <xTaskGenericNotify>


    	  if (!IsActive(WalkingHandle)) {
 800143e:	4b45      	ldr	r3, [pc, #276]	@ (8001554 <StartHorizontalTask+0x5c0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4618      	mov	r0, r3
 8001444:	f000 f968 	bl	8001718 <IsActive>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d110      	bne.n	8001470 <StartHorizontalTask+0x4dc>
		       osTimerStart(WalkingHandle, pdMS_TO_TICKS(walkingDelay));
 800144e:	4b41      	ldr	r3, [pc, #260]	@ (8001554 <StartHorizontalTask+0x5c0>)
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	4b41      	ldr	r3, [pc, #260]	@ (8001558 <StartHorizontalTask+0x5c4>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	4619      	mov	r1, r3
 8001458:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800145c:	fb01 f303 	mul.w	r3, r1, r3
 8001460:	4933      	ldr	r1, [pc, #204]	@ (8001530 <StartHorizontalTask+0x59c>)
 8001462:	fba1 1303 	umull	r1, r3, r1, r3
 8001466:	099b      	lsrs	r3, r3, #6
 8001468:	4619      	mov	r1, r3
 800146a:	4610      	mov	r0, r2
 800146c:	f005 f8e6 	bl	800663c <osTimerStart>
		  }
    	  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 8001470:	f107 020c 	add.w	r2, r7, #12
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	f04f 31ff 	mov.w	r1, #4294967295
 800147c:	2000      	movs	r0, #0
 800147e:	f007 fdc1 	bl	8009004 <xTaskNotifyWait>
    	  if (events & WALK_EVT) {
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001488:	2b00      	cmp	r3, #0
 800148a:	d025      	beq.n	80014d8 <StartHorizontalTask+0x544>
        	  memcpy(Shownstate, V_Orange_G2R, 3);
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <StartHorizontalTask+0x588>)
 800148e:	4a33      	ldr	r2, [pc, #204]	@ (800155c <StartHorizontalTask+0x5c8>)
 8001490:	8811      	ldrh	r1, [r2, #0]
 8001492:	7892      	ldrb	r2, [r2, #2]
 8001494:	8019      	strh	r1, [r3, #0]
 8001496:	709a      	strb	r2, [r3, #2]
        	  xTaskNotify(ActuatorTaskHandle,SHOW_EVT,eSetBits);
 8001498:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <StartHorizontalTask+0x590>)
 800149a:	6818      	ldr	r0, [r3, #0]
 800149c:	2300      	movs	r3, #0
 800149e:	2201      	movs	r2, #1
 80014a0:	2140      	movs	r1, #64	@ 0x40
 80014a2:	f007 fe0f 	bl	80090c4 <xTaskGenericNotify>
		      if (!IsActive(H_OrangeHandle)) {
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <StartHorizontalTask+0x594>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f000 f934 	bl	8001718 <IsActive>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d110      	bne.n	80014d8 <StartHorizontalTask+0x544>
		          osTimerStart(H_OrangeHandle, pdMS_TO_TICKS(orangeDelay));
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <StartHorizontalTask+0x594>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4b1c      	ldr	r3, [pc, #112]	@ (800152c <StartHorizontalTask+0x598>)
 80014bc:	881b      	ldrh	r3, [r3, #0]
 80014be:	4619      	mov	r1, r3
 80014c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c4:	fb01 f303 	mul.w	r3, r1, r3
 80014c8:	4919      	ldr	r1, [pc, #100]	@ (8001530 <StartHorizontalTask+0x59c>)
 80014ca:	fba1 1303 	umull	r1, r3, r1, r3
 80014ce:	099b      	lsrs	r3, r3, #6
 80014d0:	4619      	mov	r1, r3
 80014d2:	4610      	mov	r0, r2
 80014d4:	f005 f8b2 	bl	800663c <osTimerStart>

		      }
    	  }
		  xTaskNotifyWait(0, 0xFFFFFFFF, &events, osWaitForever);
 80014d8:	f107 020c 	add.w	r2, r7, #12
 80014dc:	f04f 33ff 	mov.w	r3, #4294967295
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	2000      	movs	r0, #0
 80014e6:	f007 fd8d 	bl	8009004 <xTaskNotifyWait>
	      if (events & H_ORANGE_EVT) {
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d00f      	beq.n	8001514 <StartHorizontalTask+0x580>
	    	  osTimerStop(H_OrangeHandle);
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <StartHorizontalTask+0x594>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f005 f8cd 	bl	8006698 <osTimerStop>
	    	  Hcurrent = STATE_ORANGE_R2G;
 80014fe:	2304      	movs	r3, #4
 8001500:	75fb      	strb	r3, [r7, #23]

		      }
		  break;
 8001502:	e007      	b.n	8001514 <StartHorizontalTask+0x580>
	  break;
 8001504:	bf00      	nop
 8001506:	e552      	b.n	8000fae <StartHorizontalTask+0x1a>
	  break;
 8001508:	bf00      	nop
 800150a:	e550      	b.n	8000fae <StartHorizontalTask+0x1a>
		  break;
 800150c:	bf00      	nop
 800150e:	e54e      	b.n	8000fae <StartHorizontalTask+0x1a>
	      break;
 8001510:	bf00      	nop
 8001512:	e54c      	b.n	8000fae <StartHorizontalTask+0x1a>
		  break;
 8001514:	bf00      	nop
 8001516:	e54a      	b.n	8000fae <StartHorizontalTask+0x1a>
  {
 8001518:	e549      	b.n	8000fae <StartHorizontalTask+0x1a>
 800151a:	bf00      	nop
 800151c:	20000000 	.word	0x20000000
 8001520:	2000000c 	.word	0x2000000c
 8001524:	200000cc 	.word	0x200000cc
 8001528:	200000ec 	.word	0x200000ec
 800152c:	20000022 	.word	0x20000022
 8001530:	10624dd3 	.word	0x10624dd3
 8001534:	200000bc 	.word	0x200000bc
 8001538:	200000e8 	.word	0x200000e8
 800153c:	2000001c 	.word	0x2000001c
 8001540:	200000e4 	.word	0x200000e4
 8001544:	2000001e 	.word	0x2000001e
 8001548:	20000014 	.word	0x20000014
 800154c:	0800a6fc 	.word	0x0800a6fc
 8001550:	20000004 	.word	0x20000004
 8001554:	200000e0 	.word	0x200000e0
 8001558:	20000020 	.word	0x20000020
 800155c:	20000008 	.word	0x20000008

08001560 <StartActuatorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartActuatorTask */
void StartActuatorTask(void *argument)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartActuatorTask */
	uint32_t events; // handles the "calls"
  /* Infinite loop */
  for(;;)
  {
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 8001568:	f107 020c 	add.w	r2, r7, #12
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	2143      	movs	r1, #67	@ 0x43
 8001572:	2000      	movs	r0, #0
 8001574:	f007 fd46 	bl	8009004 <xTaskNotifyWait>


	  if (events & TOGGLE_EVT_1){
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	2b00      	cmp	r3, #0
 8001580:	d007      	beq.n	8001592 <StartActuatorTask+0x32>
		  Shownstate[2] ^= indicatorbit;
 8001582:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <StartActuatorTask+0x6c>)
 8001584:	789a      	ldrb	r2, [r3, #2]
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <StartActuatorTask+0x70>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	4053      	eors	r3, r2
 800158c:	b2da      	uxtb	r2, r3
 800158e:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <StartActuatorTask+0x6c>)
 8001590:	709a      	strb	r2, [r3, #2]

	  }
	  if (events & TOGGLE_EVT_2){
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d007      	beq.n	80015ac <StartActuatorTask+0x4c>
		  Shownstate[1] ^= indicatorbit;
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <StartActuatorTask+0x6c>)
 800159e:	785a      	ldrb	r2, [r3, #1]
 80015a0:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <StartActuatorTask+0x70>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	4053      	eors	r3, r2
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <StartActuatorTask+0x6c>)
 80015aa:	705a      	strb	r2, [r3, #1]
	  }
	  if (events & SHOW_EVT){

	  }
      osMutexAcquire(UART_MutexHandle, osWaitForever);
 80015ac:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <StartActuatorTask+0x74>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f04f 31ff 	mov.w	r1, #4294967295
 80015b4:	4618      	mov	r0, r3
 80015b6:	f005 f948 	bl	800684a <osMutexAcquire>
      SPIshow_state(Shownstate);
 80015ba:	4804      	ldr	r0, [pc, #16]	@ (80015cc <StartActuatorTask+0x6c>)
 80015bc:	f7ff f85a 	bl	8000674 <SPIshow_state>
      osMutexRelease(UART_MutexHandle);
 80015c0:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <StartActuatorTask+0x74>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f005 f98b 	bl	80068e0 <osMutexRelease>
	  xTaskNotifyWait(0,TOGGLE_EVT_1 | TOGGLE_EVT_2 | SHOW_EVT, &events, osWaitForever);
 80015ca:	e7cd      	b.n	8001568 <StartActuatorTask+0x8>
 80015cc:	20000000 	.word	0x20000000
 80015d0:	20000003 	.word	0x20000003
 80015d4:	200000f0 	.word	0x200000f0

080015d8 <GreenDone>:
  /* USER CODE END StartActuatorTask */
}

/* GreenDone function */
void GreenDone(void *argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenDone */
	xTaskNotify(VertialTaskHandle,GREEN_EVT,eSetBits);
 80015e0:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <GreenDone+0x2c>)
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	2300      	movs	r3, #0
 80015e6:	2201      	movs	r2, #1
 80015e8:	2110      	movs	r1, #16
 80015ea:	f007 fd6b 	bl	80090c4 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,GREEN_EVT,eSetBits);
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <GreenDone+0x30>)
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	2300      	movs	r3, #0
 80015f4:	2201      	movs	r2, #1
 80015f6:	2110      	movs	r1, #16
 80015f8:	f007 fd64 	bl	80090c4 <xTaskGenericNotify>
  /* USER CODE END GreenDone */
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	200000c4 	.word	0x200000c4
 8001608:	200000c8 	.word	0x200000c8

0800160c <V_OrangeDone>:

/* V_OrangeDone function */
void V_OrangeDone(void *argument)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN V_OrangeDone */
	xTaskNotify(VertialTaskHandle,V_ORANGE_EVT,eSetBits);
 8001614:	4b05      	ldr	r3, [pc, #20]	@ (800162c <V_OrangeDone+0x20>)
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	2300      	movs	r3, #0
 800161a:	2201      	movs	r2, #1
 800161c:	2108      	movs	r1, #8
 800161e:	f007 fd51 	bl	80090c4 <xTaskGenericNotify>
  /* USER CODE END V_OrangeDone */
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200000c4 	.word	0x200000c4

08001630 <RedMaxDone>:

/* RedMaxDone function */
void RedMaxDone(void *argument)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedMaxDone */
	xTaskNotify(VertialTaskHandle,REDMAX_EVT,eSetBits);
 8001638:	4b08      	ldr	r3, [pc, #32]	@ (800165c <RedMaxDone+0x2c>)
 800163a:	6818      	ldr	r0, [r3, #0]
 800163c:	2300      	movs	r3, #0
 800163e:	2201      	movs	r2, #1
 8001640:	2104      	movs	r1, #4
 8001642:	f007 fd3f 	bl	80090c4 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,REDMAX_EVT,eSetBits);
 8001646:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <RedMaxDone+0x30>)
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	2300      	movs	r3, #0
 800164c:	2201      	movs	r2, #1
 800164e:	2104      	movs	r1, #4
 8001650:	f007 fd38 	bl	80090c4 <xTaskGenericNotify>

  /* USER CODE END RedMaxDone */
}
 8001654:	bf00      	nop
 8001656:	3708      	adds	r7, #8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	200000c4 	.word	0x200000c4
 8001660:	200000c8 	.word	0x200000c8

08001664 <WalkingDone>:

/* WalkingDone function */
void WalkingDone(void *argument)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN WalkingDone */
	xTaskNotify(VertialTaskHandle,WALK_EVT,eSetBits);
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <WalkingDone+0x2c>)
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	2300      	movs	r3, #0
 8001672:	2201      	movs	r2, #1
 8001674:	2140      	movs	r1, #64	@ 0x40
 8001676:	f007 fd25 	bl	80090c4 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,WALK_EVT,eSetBits);
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <WalkingDone+0x30>)
 800167c:	6818      	ldr	r0, [r3, #0]
 800167e:	2300      	movs	r3, #0
 8001680:	2201      	movs	r2, #1
 8001682:	2140      	movs	r1, #64	@ 0x40
 8001684:	f007 fd1e 	bl	80090c4 <xTaskGenericNotify>
  /* USER CODE END WalkingDone */
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	200000c4 	.word	0x200000c4
 8001694:	200000c8 	.word	0x200000c8

08001698 <PedestrianDone>:

/* PedestrianDone function */
void PedestrianDone(void *argument)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PedestrianDone */
	xTaskNotify(VertialTaskHandle,PED_EVT,eSetBits);
 80016a0:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <PedestrianDone+0x2c>)
 80016a2:	6818      	ldr	r0, [r3, #0]
 80016a4:	2300      	movs	r3, #0
 80016a6:	2201      	movs	r2, #1
 80016a8:	2120      	movs	r1, #32
 80016aa:	f007 fd0b 	bl	80090c4 <xTaskGenericNotify>
	xTaskNotify(HorizontalTaskHandle,PED_EVT,eSetBits);
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <PedestrianDone+0x30>)
 80016b0:	6818      	ldr	r0, [r3, #0]
 80016b2:	2300      	movs	r3, #0
 80016b4:	2201      	movs	r2, #1
 80016b6:	2120      	movs	r1, #32
 80016b8:	f007 fd04 	bl	80090c4 <xTaskGenericNotify>

  /* USER CODE END PedestrianDone */
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200000c4 	.word	0x200000c4
 80016c8:	200000c8 	.word	0x200000c8

080016cc <ToggleTimerCallback>:

/* ToggleTimerCallback function */
void ToggleTimerCallback(void *argument)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToggleTimerCallback */
	uint32_t bit_to_toggle = *(uint32_t *)argument;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
	xTaskNotify(ActuatorTaskHandle,bit_to_toggle,eSetBits);
 80016da:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <ToggleTimerCallback+0x24>)
 80016dc:	6818      	ldr	r0, [r3, #0]
 80016de:	2300      	movs	r3, #0
 80016e0:	2201      	movs	r2, #1
 80016e2:	68f9      	ldr	r1, [r7, #12]
 80016e4:	f007 fcee 	bl	80090c4 <xTaskGenericNotify>
  /* USER CODE END ToggleTimerCallback */
}
 80016e8:	bf00      	nop
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200000cc 	.word	0x200000cc

080016f4 <H_OrangeDone>:

/* H_OrangeDone function */
void H_OrangeDone(void *argument)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN H_OrangeDone */
	xTaskNotify(HorizontalTaskHandle,H_ORANGE_EVT,eSetBits);
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <H_OrangeDone+0x20>)
 80016fe:	6818      	ldr	r0, [r3, #0]
 8001700:	2300      	movs	r3, #0
 8001702:	2201      	movs	r2, #1
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	f007 fcdd 	bl	80090c4 <xTaskGenericNotify>
  /* USER CODE END H_OrangeDone */
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200000c8 	.word	0x200000c8

08001718 <IsActive>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

uint8_t IsActive(osThreadId_t timer){
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	if(osTimerIsRunning(timer) == pdTRUE){
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f004 fff0 	bl	8006706 <osTimerIsRunning>
 8001726:	4603      	mov	r3, r0
 8001728:	2b01      	cmp	r3, #1
 800172a:	d101      	bne.n	8001730 <IsActive+0x18>
		return 1;
 800172c:	2301      	movs	r3, #1
 800172e:	e000      	b.n	8001732 <IsActive+0x1a>
	}
	return 0;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	4b68      	ldr	r3, [pc, #416]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	4a67      	ldr	r2, [pc, #412]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175e:	4b65      	ldr	r3, [pc, #404]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800176a:	4b62      	ldr	r3, [pc, #392]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	4a61      	ldr	r2, [pc, #388]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001774:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001776:	4b5f      	ldr	r3, [pc, #380]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	4b5c      	ldr	r3, [pc, #368]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001786:	4a5b      	ldr	r2, [pc, #364]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178e:	4b59      	ldr	r3, [pc, #356]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	4b56      	ldr	r3, [pc, #344]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	4a55      	ldr	r2, [pc, #340]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a6:	4b53      	ldr	r3, [pc, #332]	@ (80018f4 <MX_GPIO_Init+0x1b8>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017bc:	f000 ff24 	bl	8002608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 80017c0:	2200      	movs	r2, #0
 80017c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80017c6:	484c      	ldr	r0, [pc, #304]	@ (80018f8 <MX_GPIO_Init+0x1bc>)
 80017c8:	f000 ff1e 	bl	8002608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2180      	movs	r1, #128	@ 0x80
 80017d0:	484a      	ldr	r0, [pc, #296]	@ (80018fc <MX_GPIO_Init+0x1c0>)
 80017d2:	f000 ff19 	bl	8002608 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 80017d6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80017da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017dc:	2301      	movs	r3, #1
 80017de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e0:	2300      	movs	r3, #0
 80017e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e4:	2300      	movs	r3, #0
 80017e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e8:	f107 0314 	add.w	r3, r7, #20
 80017ec:	4619      	mov	r1, r3
 80017ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f2:	f000 fd47 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80017f6:	2310      	movs	r3, #16
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017fa:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80017fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001800:	2300      	movs	r3, #0
 8001802:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	4619      	mov	r1, r3
 800180a:	483c      	ldr	r0, [pc, #240]	@ (80018fc <MX_GPIO_Init+0x1c0>)
 800180c:	f000 fd3a 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 8001810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001816:	2301      	movs	r3, #1
 8001818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181e:	2300      	movs	r3, #0
 8001820:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	4619      	mov	r1, r3
 8001828:	4833      	ldr	r0, [pc, #204]	@ (80018f8 <MX_GPIO_Init+0x1bc>)
 800182a:	f000 fd2b 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 800182e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001832:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001834:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001838:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	482c      	ldr	r0, [pc, #176]	@ (80018f8 <MX_GPIO_Init+0x1bc>)
 8001846:	f000 fd1d 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 800184a:	2380      	movs	r3, #128	@ 0x80
 800184c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184e:	2301      	movs	r3, #1
 8001850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 800185a:	f107 0314 	add.w	r3, r7, #20
 800185e:	4619      	mov	r1, r3
 8001860:	4826      	ldr	r0, [pc, #152]	@ (80018fc <MX_GPIO_Init+0x1c0>)
 8001862:	f000 fd0f 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8001866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800186c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001880:	f000 fd00 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8001884:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800188a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800188e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001890:	2301      	movs	r3, #1
 8001892:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8001894:	f107 0314 	add.w	r3, r7, #20
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189e:	f000 fcf1 	bl	8002284 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 80018a2:	2380      	movs	r3, #128	@ 0x80
 80018a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ac:	2301      	movs	r3, #1
 80018ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	4619      	mov	r1, r3
 80018b6:	4810      	ldr	r0, [pc, #64]	@ (80018f8 <MX_GPIO_Init+0x1bc>)
 80018b8:	f000 fce4 	bl	8002284 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80018bc:	2200      	movs	r2, #0
 80018be:	2105      	movs	r1, #5
 80018c0:	200a      	movs	r0, #10
 80018c2:	f000 fc33 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018c6:	200a      	movs	r0, #10
 80018c8:	f000 fc4c 	bl	8002164 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2105      	movs	r1, #5
 80018d0:	2017      	movs	r0, #23
 80018d2:	f000 fc2b 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018d6:	2017      	movs	r0, #23
 80018d8:	f000 fc44 	bl	8002164 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80018dc:	2200      	movs	r2, #0
 80018de:	2105      	movs	r1, #5
 80018e0:	2028      	movs	r0, #40	@ 0x28
 80018e2:	f000 fc23 	bl	800212c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018e6:	2028      	movs	r0, #40	@ 0x28
 80018e8:	f000 fc3c 	bl	8002164 <HAL_NVIC_EnableIRQ>

}
 80018ec:	bf00      	nop
 80018ee:	3728      	adds	r7, #40	@ 0x28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40021000 	.word	0x40021000
 80018f8:	48000400 	.word	0x48000400
 80018fc:	48000800 	.word	0x48000800

08001900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001904:	f000 fb1a 	bl	8001f3c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001908:	f000 f814 	bl	8001934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190c:	f7ff ff16 	bl	800173c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001910:	f000 fa56 	bl	8001dc0 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001914:	f000 f878 	bl	8001a08 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  SPIinit();
 8001918:	f7fe fe92 	bl	8000640 <SPIinit>
  Car_Starting_positions();
 800191c:	f7fe fe7c 	bl	8000618 <Car_Starting_positions>
  RuntimeConfig_init();
 8001920:	f7fe fec6 	bl	80006b0 <RuntimeConfig_init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001924:	f004 fce2 	bl	80062ec <osKernelInitialize>
  MX_FREERTOS_Init();
 8001928:	f7fe ff78 	bl	800081c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800192c:	f004 fd02 	bl	8006334 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <main+0x30>

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b096      	sub	sp, #88	@ 0x58
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	2244      	movs	r2, #68	@ 0x44
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f008 fd80 	bl	800a448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	463b      	mov	r3, r7
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001956:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800195a:	f000 fe93 	bl	8002684 <HAL_PWREx_ControlVoltageScaling>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001964:	f000 f84a 	bl	80019fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001968:	2302      	movs	r3, #2
 800196a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800196c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001970:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001972:	2310      	movs	r3, #16
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001976:	2302      	movs	r3, #2
 8001978:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800197a:	2302      	movs	r3, #2
 800197c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800197e:	2301      	movs	r3, #1
 8001980:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001982:	230a      	movs	r3, #10
 8001984:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001986:	2307      	movs	r3, #7
 8001988:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800198a:	2302      	movs	r3, #2
 800198c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800198e:	2302      	movs	r3, #2
 8001990:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4618      	mov	r0, r3
 8001998:	f000 feca 	bl	8002730 <HAL_RCC_OscConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80019a2:	f000 f82b 	bl	80019fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a6:	230f      	movs	r3, #15
 80019a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019aa:	2303      	movs	r3, #3
 80019ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019ba:	463b      	mov	r3, r7
 80019bc:	2104      	movs	r1, #4
 80019be:	4618      	mov	r0, r3
 80019c0:	f001 fa92 	bl	8002ee8 <HAL_RCC_ClockConfig>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80019ca:	f000 f817 	bl	80019fc <Error_Handler>
  }
}
 80019ce:	bf00      	nop
 80019d0:	3758      	adds	r7, #88	@ 0x58
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d101      	bne.n	80019ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80019ea:	f000 fac7 	bl	8001f7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019ee:	bf00      	nop
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40012c00 	.word	0x40012c00

080019fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a00:	b672      	cpsid	i
}
 8001a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <Error_Handler+0x8>

08001a08 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a0e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a80 <MX_SPI3_Init+0x78>)
 8001a10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a12:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a20:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a22:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a26:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a2e:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a3a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a3e:	2238      	movs	r2, #56	@ 0x38
 8001a40:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a56:	2207      	movs	r2, #7
 8001a58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a62:	2208      	movs	r2, #8
 8001a64:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a66:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_SPI3_Init+0x74>)
 8001a68:	f002 f950 	bl	8003d0c <HAL_SPI_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a72:	f7ff ffc3 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	200000f8 	.word	0x200000f8
 8001a80:	40003c00 	.word	0x40003c00

08001a84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	@ 0x28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a25      	ldr	r2, [pc, #148]	@ (8001b38 <HAL_SPI_MspInit+0xb4>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d144      	bne.n	8001b30 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001aa6:	4b25      	ldr	r3, [pc, #148]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aaa:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001aac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ab0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ab2:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001abe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	4a1e      	ldr	r2, [pc, #120]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aca:	4b1c      	ldr	r3, [pc, #112]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	4a18      	ldr	r2, [pc, #96]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae2:	4b16      	ldr	r3, [pc, #88]	@ (8001b3c <HAL_SPI_MspInit+0xb8>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin|Disp_CS_Pin;
 8001aee:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	2302      	movs	r3, #2
 8001af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b00:	2306      	movs	r3, #6
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480d      	ldr	r0, [pc, #52]	@ (8001b40 <HAL_SPI_MspInit+0xbc>)
 8001b0c:	f000 fbba 	bl	8002284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 8001b10:	2320      	movs	r3, #32
 8001b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b14:	2302      	movs	r3, #2
 8001b16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001b20:	2306      	movs	r3, #6
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4806      	ldr	r0, [pc, #24]	@ (8001b44 <HAL_SPI_MspInit+0xc0>)
 8001b2c:	f000 fbaa 	bl	8002284 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b30:	bf00      	nop
 8001b32:	3728      	adds	r7, #40	@ 0x28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40003c00 	.word	0x40003c00
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	48000800 	.word	0x48000800
 8001b44:	48000400 	.word	0x48000400

08001b48 <ActiveCarOnLane>:

}


// helper funtion to check if there are any active cars on the chosen lane
uint8_t ActiveCarOnLane (uint8_t Lane){
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
	if(Lane == Veritical){
 8001b52:	2200      	movs	r2, #0
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d112      	bne.n	8001b80 <ActiveCarOnLane+0x38>
		if((TL4_Car_var || TL2_Car_var) == 1 ){ // if car 2 OR 4 is on lane
 8001b5a:	4b18      	ldr	r3, [pc, #96]	@ (8001bbc <ActiveCarOnLane+0x74>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d104      	bne.n	8001b6e <ActiveCarOnLane+0x26>
 8001b64:	4b16      	ldr	r3, [pc, #88]	@ (8001bc0 <ActiveCarOnLane+0x78>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <ActiveCarOnLane+0x2a>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <ActiveCarOnLane+0x2c>
 8001b72:	2300      	movs	r3, #0
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d101      	bne.n	8001b7c <ActiveCarOnLane+0x34>
			return 1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e019      	b.n	8001bb0 <ActiveCarOnLane+0x68>

		}
		else return 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	e017      	b.n	8001bb0 <ActiveCarOnLane+0x68>
	}

	if(Lane == Horizontal){
 8001b80:	2201      	movs	r2, #1
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d112      	bne.n	8001bae <ActiveCarOnLane+0x66>
			if((TL1_Car_var || TL3_Car_var) == 1 ){ // if car 1 OR 3 is on lane
 8001b88:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <ActiveCarOnLane+0x7c>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d104      	bne.n	8001b9c <ActiveCarOnLane+0x54>
 8001b92:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <ActiveCarOnLane+0x80>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <ActiveCarOnLane+0x58>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e000      	b.n	8001ba2 <ActiveCarOnLane+0x5a>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d101      	bne.n	8001baa <ActiveCarOnLane+0x62>
				return 1;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e002      	b.n	8001bb0 <ActiveCarOnLane+0x68>

			}
			else return 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	e000      	b.n	8001bb0 <ActiveCarOnLane+0x68>
		}
	return 3; // if this happens something is wrong
 8001bae:	2303      	movs	r3, #3
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	200000a5 	.word	0x200000a5
 8001bc0:	200000a3 	.word	0x200000a3
 8001bc4:	200000a2 	.word	0x200000a2
 8001bc8:	200000a4 	.word	0x200000a4

08001bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd2:	4b11      	ldr	r3, [pc, #68]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd6:	4a10      	ldr	r2, [pc, #64]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bde:	4b0e      	ldr	r3, [pc, #56]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bea:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bee:	4a0a      	ldr	r2, [pc, #40]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001bf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf6:	4b08      	ldr	r3, [pc, #32]	@ (8001c18 <HAL_MspInit+0x4c>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	210f      	movs	r1, #15
 8001c06:	f06f 0001 	mvn.w	r0, #1
 8001c0a:	f000 fa8f 	bl	800212c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40021000 	.word	0x40021000

08001c1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08c      	sub	sp, #48	@ 0x30
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce4 <HAL_InitTick+0xc8>)
 8001c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001ce4 <HAL_InitTick+0xc8>)
 8001c30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c34:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c36:	4b2b      	ldr	r3, [pc, #172]	@ (8001ce4 <HAL_InitTick+0xc8>)
 8001c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c42:	f107 020c 	add.w	r2, r7, #12
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f001 fb0f 	bl	8003270 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c52:	f001 faf7 	bl	8003244 <HAL_RCC_GetPCLK2Freq>
 8001c56:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <HAL_InitTick+0xcc>)
 8001c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c60:	0c9b      	lsrs	r3, r3, #18
 8001c62:	3b01      	subs	r3, #1
 8001c64:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c66:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c68:	4a21      	ldr	r2, [pc, #132]	@ (8001cf0 <HAL_InitTick+0xd4>)
 8001c6a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c72:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c74:	4a1d      	ldr	r2, [pc, #116]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c80:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c86:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001c8c:	4817      	ldr	r0, [pc, #92]	@ (8001cec <HAL_InitTick+0xd0>)
 8001c8e:	f002 fbbb 	bl	8004408 <HAL_TIM_Base_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001c98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d11b      	bne.n	8001cd8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ca0:	4812      	ldr	r0, [pc, #72]	@ (8001cec <HAL_InitTick+0xd0>)
 8001ca2:	f002 fc13 	bl	80044cc <HAL_TIM_Base_Start_IT>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001cac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d111      	bne.n	8001cd8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001cb4:	2019      	movs	r0, #25
 8001cb6:	f000 fa55 	bl	8002164 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b0f      	cmp	r3, #15
 8001cbe:	d808      	bhi.n	8001cd2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	2019      	movs	r0, #25
 8001cc6:	f000 fa31 	bl	800212c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <HAL_InitTick+0xd8>)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	e002      	b.n	8001cd8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001cd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3730      	adds	r7, #48	@ 0x30
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	431bde83 	.word	0x431bde83
 8001cec:	2000015c 	.word	0x2000015c
 8001cf0:	40012c00 	.word	0x40012c00
 8001cf4:	20000028 	.word	0x20000028

08001cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cfc:	bf00      	nop
 8001cfe:	e7fd      	b.n	8001cfc <NMI_Handler+0x4>

08001d00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d04:	bf00      	nop
 8001d06:	e7fd      	b.n	8001d04 <HardFault_Handler+0x4>

08001d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <MemManage_Handler+0x4>

08001d10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d14:	bf00      	nop
 8001d16:	e7fd      	b.n	8001d14 <BusFault_Handler+0x4>

08001d18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1c:	bf00      	nop
 8001d1e:	e7fd      	b.n	8001d1c <UsageFault_Handler+0x4>

08001d20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL1_Car_Pin);
 8001d32:	2010      	movs	r0, #16
 8001d34:	f000 fc80 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PL2_Switch_Pin);
 8001d40:	2080      	movs	r0, #128	@ 0x80
 8001d42:	f000 fc79 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
	...

08001d4c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d50:	4802      	ldr	r0, [pc, #8]	@ (8001d5c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001d52:	f002 fc2b 	bl	80045ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	2000015c 	.word	0x2000015c

08001d60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d64:	4802      	ldr	r0, [pc, #8]	@ (8001d70 <USART2_IRQHandler+0x10>)
 8001d66:	f002 ff07 	bl	8004b78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200001a8 	.word	0x200001a8

08001d74 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TL4_Car_Pin);
 8001d78:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001d7c:	f000 fc5c 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL2_Car_Pin);
 8001d80:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001d84:	f000 fc58 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TL3_Car_Pin);
 8001d88:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001d8c:	f000 fc54 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PL1_Switch_Pin);
 8001d90:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001d94:	f000 fc50 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001da0:	4b06      	ldr	r3, [pc, #24]	@ (8001dbc <SystemInit+0x20>)
 8001da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001da6:	4a05      	ldr	r2, [pc, #20]	@ (8001dbc <SystemInit+0x20>)
 8001da8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dc6:	4a15      	ldr	r2, [pc, #84]	@ (8001e1c <MX_USART2_UART_Init+0x5c>)
 8001dc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dca:	4b13      	ldr	r3, [pc, #76]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001de6:	220c      	movs	r2, #12
 8001de8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dea:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df0:	4b09      	ldr	r3, [pc, #36]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001df6:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e02:	4805      	ldr	r0, [pc, #20]	@ (8001e18 <MX_USART2_UART_Init+0x58>)
 8001e04:	f002 fdc0 	bl	8004988 <HAL_UART_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e0e:	f7ff fdf5 	bl	80019fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	200001a8 	.word	0x200001a8
 8001e1c:	40004400 	.word	0x40004400

08001e20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b0ac      	sub	sp, #176	@ 0xb0
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e28:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e38:	f107 0314 	add.w	r3, r7, #20
 8001e3c:	2288      	movs	r2, #136	@ 0x88
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4618      	mov	r0, r3
 8001e42:	f008 fb01 	bl	800a448 <memset>
  if(uartHandle->Instance==USART2)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a25      	ldr	r2, [pc, #148]	@ (8001ee0 <HAL_UART_MspInit+0xc0>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d143      	bne.n	8001ed8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e50:	2302      	movs	r3, #2
 8001e52:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e54:	2300      	movs	r3, #0
 8001e56:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f001 fa99 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e68:	f7ff fdc8 	bl	80019fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e70:	4a1c      	ldr	r2, [pc, #112]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e76:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e84:	4b17      	ldr	r3, [pc, #92]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e88:	4a16      	ldr	r2, [pc, #88]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e90:	4b14      	ldr	r3, [pc, #80]	@ (8001ee4 <HAL_UART_MspInit+0xc4>)
 8001e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e9c:	230c      	movs	r3, #12
 8001e9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001eb4:	2307      	movs	r3, #7
 8001eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eba:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ec4:	f000 f9de 	bl	8002284 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2105      	movs	r1, #5
 8001ecc:	2026      	movs	r0, #38	@ 0x26
 8001ece:	f000 f92d 	bl	800212c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ed2:	2026      	movs	r0, #38	@ 0x26
 8001ed4:	f000 f946 	bl	8002164 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ed8:	bf00      	nop
 8001eda:	37b0      	adds	r7, #176	@ 0xb0
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40004400 	.word	0x40004400
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ee8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f20 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001eec:	f7ff ff56 	bl	8001d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ef0:	480c      	ldr	r0, [pc, #48]	@ (8001f24 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ef2:	490d      	ldr	r1, [pc, #52]	@ (8001f28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8001f2c <LoopForever+0xe>)
  movs r3, #0
 8001ef6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef8:	e002      	b.n	8001f00 <LoopCopyDataInit>

08001efa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001efa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001efc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efe:	3304      	adds	r3, #4

08001f00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f04:	d3f9      	bcc.n	8001efa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f06:	4a0a      	ldr	r2, [pc, #40]	@ (8001f30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f08:	4c0a      	ldr	r4, [pc, #40]	@ (8001f34 <LoopForever+0x16>)
  movs r3, #0
 8001f0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f0c:	e001      	b.n	8001f12 <LoopFillZerobss>

08001f0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f10:	3204      	adds	r2, #4

08001f12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f14:	d3fb      	bcc.n	8001f0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f16:	f008 fafd 	bl	800a514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f1a:	f7ff fcf1 	bl	8001900 <main>

08001f1e <LoopForever>:

LoopForever:
    b LoopForever
 8001f1e:	e7fe      	b.n	8001f1e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f20:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f28:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001f2c:	0800a894 	.word	0x0800a894
  ldr r2, =_sbss
 8001f30:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001f34:	200028cc 	.word	0x200028cc

08001f38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f38:	e7fe      	b.n	8001f38 <ADC1_2_IRQHandler>
	...

08001f3c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f42:	2300      	movs	r3, #0
 8001f44:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f46:	4b0c      	ldr	r3, [pc, #48]	@ (8001f78 <HAL_Init+0x3c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <HAL_Init+0x3c>)
 8001f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f50:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f52:	2003      	movs	r0, #3
 8001f54:	f000 f8df 	bl	8002116 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f58:	200f      	movs	r0, #15
 8001f5a:	f7ff fe5f 	bl	8001c1c <HAL_InitTick>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d002      	beq.n	8001f6a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	71fb      	strb	r3, [r7, #7]
 8001f68:	e001      	b.n	8001f6e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f6a:	f7ff fe2f 	bl	8001bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40022000 	.word	0x40022000

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	2000002c 	.word	0x2000002c
 8001fa0:	20000230 	.word	0x20000230

08001fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	@ (8001fb8 <HAL_GetTick+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20000230 	.word	0x20000230

08001fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002000 <__NVIC_SetPriorityGrouping+0x44>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fd2:	68ba      	ldr	r2, [r7, #8]
 8001fd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fd8:	4013      	ands	r3, r2
 8001fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fe4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fee:	4a04      	ldr	r2, [pc, #16]	@ (8002000 <__NVIC_SetPriorityGrouping+0x44>)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	60d3      	str	r3, [r2, #12]
}
 8001ff4:	bf00      	nop
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002008:	4b04      	ldr	r3, [pc, #16]	@ (800201c <__NVIC_GetPriorityGrouping+0x18>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	0a1b      	lsrs	r3, r3, #8
 800200e:	f003 0307 	and.w	r3, r3, #7
}
 8002012:	4618      	mov	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	e000ed00 	.word	0xe000ed00

08002020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800202a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202e:	2b00      	cmp	r3, #0
 8002030:	db0b      	blt.n	800204a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	f003 021f 	and.w	r2, r3, #31
 8002038:	4907      	ldr	r1, [pc, #28]	@ (8002058 <__NVIC_EnableIRQ+0x38>)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	095b      	lsrs	r3, r3, #5
 8002040:	2001      	movs	r0, #1
 8002042:	fa00 f202 	lsl.w	r2, r0, r2
 8002046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000e100 	.word	0xe000e100

0800205c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	6039      	str	r1, [r7, #0]
 8002066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206c:	2b00      	cmp	r3, #0
 800206e:	db0a      	blt.n	8002086 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	b2da      	uxtb	r2, r3
 8002074:	490c      	ldr	r1, [pc, #48]	@ (80020a8 <__NVIC_SetPriority+0x4c>)
 8002076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207a:	0112      	lsls	r2, r2, #4
 800207c:	b2d2      	uxtb	r2, r2
 800207e:	440b      	add	r3, r1
 8002080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002084:	e00a      	b.n	800209c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	b2da      	uxtb	r2, r3
 800208a:	4908      	ldr	r1, [pc, #32]	@ (80020ac <__NVIC_SetPriority+0x50>)
 800208c:	79fb      	ldrb	r3, [r7, #7]
 800208e:	f003 030f 	and.w	r3, r3, #15
 8002092:	3b04      	subs	r3, #4
 8002094:	0112      	lsls	r2, r2, #4
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	440b      	add	r3, r1
 800209a:	761a      	strb	r2, [r3, #24]
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000e100 	.word	0xe000e100
 80020ac:	e000ed00 	.word	0xe000ed00

080020b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b089      	sub	sp, #36	@ 0x24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	f1c3 0307 	rsb	r3, r3, #7
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	bf28      	it	cs
 80020ce:	2304      	movcs	r3, #4
 80020d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	3304      	adds	r3, #4
 80020d6:	2b06      	cmp	r3, #6
 80020d8:	d902      	bls.n	80020e0 <NVIC_EncodePriority+0x30>
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	3b03      	subs	r3, #3
 80020de:	e000      	b.n	80020e2 <NVIC_EncodePriority+0x32>
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e4:	f04f 32ff 	mov.w	r2, #4294967295
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43da      	mvns	r2, r3
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	401a      	ands	r2, r3
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020f8:	f04f 31ff 	mov.w	r1, #4294967295
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002102:	43d9      	mvns	r1, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002108:	4313      	orrs	r3, r2
         );
}
 800210a:	4618      	mov	r0, r3
 800210c:	3724      	adds	r7, #36	@ 0x24
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b082      	sub	sp, #8
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff ff4c 	bl	8001fbc <__NVIC_SetPriorityGrouping>
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800213e:	f7ff ff61 	bl	8002004 <__NVIC_GetPriorityGrouping>
 8002142:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	68b9      	ldr	r1, [r7, #8]
 8002148:	6978      	ldr	r0, [r7, #20]
 800214a:	f7ff ffb1 	bl	80020b0 <NVIC_EncodePriority>
 800214e:	4602      	mov	r2, r0
 8002150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002154:	4611      	mov	r1, r2
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff ff80 	bl	800205c <__NVIC_SetPriority>
}
 800215c:	bf00      	nop
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	4603      	mov	r3, r0
 800216c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff ff54 	bl	8002020 <__NVIC_EnableIRQ>
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e031      	b.n	80021f6 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d008      	beq.n	80021b0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2204      	movs	r2, #4
 80021a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e022      	b.n	80021f6 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f022 0201 	bic.w	r2, r2, #1
 80021be:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681a      	ldr	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f022 020e 	bic.w	r2, r2, #14
 80021ce:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d4:	f003 021c 	and.w	r2, r3, #28
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021dc:	2101      	movs	r1, #1
 80021de:	fa01 f202 	lsl.w	r2, r1, r2
 80021e2:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr

08002202 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002202:	b580      	push	{r7, lr}
 8002204:	b084      	sub	sp, #16
 8002206:	af00      	add	r7, sp, #0
 8002208:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d005      	beq.n	8002226 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2204      	movs	r2, #4
 800221e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	73fb      	strb	r3, [r7, #15]
 8002224:	e029      	b.n	800227a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0201 	bic.w	r2, r2, #1
 8002234:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 020e 	bic.w	r2, r2, #14
 8002244:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f003 021c 	and.w	r2, r3, #28
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	2101      	movs	r1, #1
 8002254:	fa01 f202 	lsl.w	r2, r1, r2
 8002258:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800226e:	2b00      	cmp	r3, #0
 8002270:	d003      	beq.n	800227a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	4798      	blx	r3
    }
  }
  return status;
 800227a:	7bfb      	ldrb	r3, [r7, #15]
}
 800227c:	4618      	mov	r0, r3
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002284:	b480      	push	{r7}
 8002286:	b087      	sub	sp, #28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002292:	e17f      	b.n	8002594 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	2101      	movs	r1, #1
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	fa01 f303 	lsl.w	r3, r1, r3
 80022a0:	4013      	ands	r3, r2
 80022a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 8171 	beq.w	800258e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 0303 	and.w	r3, r3, #3
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d005      	beq.n	80022c4 <HAL_GPIO_Init+0x40>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d130      	bne.n	8002326 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	68da      	ldr	r2, [r3, #12]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022fa:	2201      	movs	r2, #1
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43db      	mvns	r3, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4013      	ands	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	091b      	lsrs	r3, r3, #4
 8002310:	f003 0201 	and.w	r2, r3, #1
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 0303 	and.w	r3, r3, #3
 800232e:	2b03      	cmp	r3, #3
 8002330:	d118      	bne.n	8002364 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002336:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002338:	2201      	movs	r2, #1
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	4013      	ands	r3, r2
 8002346:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	08db      	lsrs	r3, r3, #3
 800234e:	f003 0201 	and.w	r2, r3, #1
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	2b03      	cmp	r3, #3
 800236e:	d017      	beq.n	80023a0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	2203      	movs	r2, #3
 800237c:	fa02 f303 	lsl.w	r3, r2, r3
 8002380:	43db      	mvns	r3, r3
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	4013      	ands	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d123      	bne.n	80023f4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	08da      	lsrs	r2, r3, #3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3208      	adds	r2, #8
 80023b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	220f      	movs	r2, #15
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	08da      	lsrs	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3208      	adds	r2, #8
 80023ee:	6939      	ldr	r1, [r7, #16]
 80023f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	2203      	movs	r2, #3
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0203 	and.w	r2, r3, #3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002430:	2b00      	cmp	r3, #0
 8002432:	f000 80ac 	beq.w	800258e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002436:	4b5f      	ldr	r3, [pc, #380]	@ (80025b4 <HAL_GPIO_Init+0x330>)
 8002438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800243a:	4a5e      	ldr	r2, [pc, #376]	@ (80025b4 <HAL_GPIO_Init+0x330>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6613      	str	r3, [r2, #96]	@ 0x60
 8002442:	4b5c      	ldr	r3, [pc, #368]	@ (80025b4 <HAL_GPIO_Init+0x330>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800244e:	4a5a      	ldr	r2, [pc, #360]	@ (80025b8 <HAL_GPIO_Init+0x334>)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	089b      	lsrs	r3, r3, #2
 8002454:	3302      	adds	r3, #2
 8002456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	220f      	movs	r2, #15
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002478:	d025      	beq.n	80024c6 <HAL_GPIO_Init+0x242>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a4f      	ldr	r2, [pc, #316]	@ (80025bc <HAL_GPIO_Init+0x338>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01f      	beq.n	80024c2 <HAL_GPIO_Init+0x23e>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4e      	ldr	r2, [pc, #312]	@ (80025c0 <HAL_GPIO_Init+0x33c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d019      	beq.n	80024be <HAL_GPIO_Init+0x23a>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4d      	ldr	r2, [pc, #308]	@ (80025c4 <HAL_GPIO_Init+0x340>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d013      	beq.n	80024ba <HAL_GPIO_Init+0x236>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4c      	ldr	r2, [pc, #304]	@ (80025c8 <HAL_GPIO_Init+0x344>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d00d      	beq.n	80024b6 <HAL_GPIO_Init+0x232>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4b      	ldr	r2, [pc, #300]	@ (80025cc <HAL_GPIO_Init+0x348>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d007      	beq.n	80024b2 <HAL_GPIO_Init+0x22e>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4a      	ldr	r2, [pc, #296]	@ (80025d0 <HAL_GPIO_Init+0x34c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d101      	bne.n	80024ae <HAL_GPIO_Init+0x22a>
 80024aa:	2306      	movs	r3, #6
 80024ac:	e00c      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024ae:	2307      	movs	r3, #7
 80024b0:	e00a      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024b2:	2305      	movs	r3, #5
 80024b4:	e008      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024b6:	2304      	movs	r3, #4
 80024b8:	e006      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024ba:	2303      	movs	r3, #3
 80024bc:	e004      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024be:	2302      	movs	r3, #2
 80024c0:	e002      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024c2:	2301      	movs	r3, #1
 80024c4:	e000      	b.n	80024c8 <HAL_GPIO_Init+0x244>
 80024c6:	2300      	movs	r3, #0
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	f002 0203 	and.w	r2, r2, #3
 80024ce:	0092      	lsls	r2, r2, #2
 80024d0:	4093      	lsls	r3, r2
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024d8:	4937      	ldr	r1, [pc, #220]	@ (80025b8 <HAL_GPIO_Init+0x334>)
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	089b      	lsrs	r3, r3, #2
 80024de:	3302      	adds	r3, #2
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024e6:	4b3b      	ldr	r3, [pc, #236]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800250a:	4a32      	ldr	r2, [pc, #200]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002510:	4b30      	ldr	r3, [pc, #192]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d003      	beq.n	8002534 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	4313      	orrs	r3, r2
 8002532:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002534:	4a27      	ldr	r2, [pc, #156]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800253a:	4b26      	ldr	r3, [pc, #152]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002556:	693a      	ldr	r2, [r7, #16]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800255e:	4a1d      	ldr	r2, [pc, #116]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002564:	4b1b      	ldr	r3, [pc, #108]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	43db      	mvns	r3, r3
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4013      	ands	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d003      	beq.n	8002588 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002588:	4a12      	ldr	r2, [pc, #72]	@ (80025d4 <HAL_GPIO_Init+0x350>)
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	3301      	adds	r3, #1
 8002592:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f47f ae78 	bne.w	8002294 <HAL_GPIO_Init+0x10>
  }
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	371c      	adds	r7, #28
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000
 80025bc:	48000400 	.word	0x48000400
 80025c0:	48000800 	.word	0x48000800
 80025c4:	48000c00 	.word	0x48000c00
 80025c8:	48001000 	.word	0x48001000
 80025cc:	48001400 	.word	0x48001400
 80025d0:	48001800 	.word	0x48001800
 80025d4:	40010400 	.word	0x40010400

080025d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	691a      	ldr	r2, [r3, #16]
 80025e8:	887b      	ldrh	r3, [r7, #2]
 80025ea:	4013      	ands	r3, r2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
 80025f4:	e001      	b.n	80025fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025f6:	2300      	movs	r3, #0
 80025f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	807b      	strh	r3, [r7, #2]
 8002614:	4613      	mov	r3, r2
 8002616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002618:	787b      	ldrb	r3, [r7, #1]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800261e:	887a      	ldrh	r2, [r7, #2]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002624:	e002      	b.n	800262c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002626:	887a      	ldrh	r2, [r7, #2]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002642:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002644:	695a      	ldr	r2, [r3, #20]
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d006      	beq.n	800265c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800264e:	4a05      	ldr	r2, [pc, #20]	@ (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff50 	bl	80004fc <HAL_GPIO_EXTI_Callback>
  }
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40010400 	.word	0x40010400

08002668 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <HAL_PWREx_GetVoltageRange+0x18>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	40007000 	.word	0x40007000

08002684 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002692:	d130      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002694:	4b23      	ldr	r3, [pc, #140]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800269c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026a0:	d038      	beq.n	8002714 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026a2:	4b20      	ldr	r3, [pc, #128]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026b0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002728 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2232      	movs	r2, #50	@ 0x32
 80026b8:	fb02 f303 	mul.w	r3, r2, r3
 80026bc:	4a1b      	ldr	r2, [pc, #108]	@ (800272c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026be:	fba2 2303 	umull	r2, r3, r2, r3
 80026c2:	0c9b      	lsrs	r3, r3, #18
 80026c4:	3301      	adds	r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026c8:	e002      	b.n	80026d0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026d0:	4b14      	ldr	r3, [pc, #80]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d2:	695b      	ldr	r3, [r3, #20]
 80026d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026dc:	d102      	bne.n	80026e4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1f2      	bne.n	80026ca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026f0:	d110      	bne.n	8002714 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e00f      	b.n	8002716 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80026f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002702:	d007      	beq.n	8002714 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002704:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800270c:	4a05      	ldr	r2, [pc, #20]	@ (8002724 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800270e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002712:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40007000 	.word	0x40007000
 8002728:	20000024 	.word	0x20000024
 800272c:	431bde83 	.word	0x431bde83

08002730 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e3ca      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002742:	4b97      	ldr	r3, [pc, #604]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 030c 	and.w	r3, r3, #12
 800274a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800274c:	4b94      	ldr	r3, [pc, #592]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0303 	and.w	r3, r3, #3
 8002754:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0310 	and.w	r3, r3, #16
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 80e4 	beq.w	800292c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d007      	beq.n	800277a <HAL_RCC_OscConfig+0x4a>
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	2b0c      	cmp	r3, #12
 800276e:	f040 808b 	bne.w	8002888 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	2b01      	cmp	r3, #1
 8002776:	f040 8087 	bne.w	8002888 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800277a:	4b89      	ldr	r3, [pc, #548]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d005      	beq.n	8002792 <HAL_RCC_OscConfig+0x62>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e3a2      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6a1a      	ldr	r2, [r3, #32]
 8002796:	4b82      	ldr	r3, [pc, #520]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d004      	beq.n	80027ac <HAL_RCC_OscConfig+0x7c>
 80027a2:	4b7f      	ldr	r3, [pc, #508]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027aa:	e005      	b.n	80027b8 <HAL_RCC_OscConfig+0x88>
 80027ac:	4b7c      	ldr	r3, [pc, #496]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d223      	bcs.n	8002804 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 fd87 	bl	80032d4 <RCC_SetFlashLatencyFromMSIRange>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e383      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027d0:	4b73      	ldr	r3, [pc, #460]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a72      	ldr	r2, [pc, #456]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027d6:	f043 0308 	orr.w	r3, r3, #8
 80027da:	6013      	str	r3, [r2, #0]
 80027dc:	4b70      	ldr	r3, [pc, #448]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	496d      	ldr	r1, [pc, #436]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027ee:	4b6c      	ldr	r3, [pc, #432]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	021b      	lsls	r3, r3, #8
 80027fc:	4968      	ldr	r1, [pc, #416]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	604b      	str	r3, [r1, #4]
 8002802:	e025      	b.n	8002850 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002804:	4b66      	ldr	r3, [pc, #408]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a65      	ldr	r2, [pc, #404]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800280a:	f043 0308 	orr.w	r3, r3, #8
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	4b63      	ldr	r3, [pc, #396]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	4960      	ldr	r1, [pc, #384]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800281e:	4313      	orrs	r3, r2
 8002820:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002822:	4b5f      	ldr	r3, [pc, #380]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	021b      	lsls	r3, r3, #8
 8002830:	495b      	ldr	r1, [pc, #364]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002832:	4313      	orrs	r3, r2
 8002834:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d109      	bne.n	8002850 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4618      	mov	r0, r3
 8002842:	f000 fd47 	bl	80032d4 <RCC_SetFlashLatencyFromMSIRange>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e343      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002850:	f000 fc4a 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 8002854:	4602      	mov	r2, r0
 8002856:	4b52      	ldr	r3, [pc, #328]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	091b      	lsrs	r3, r3, #4
 800285c:	f003 030f 	and.w	r3, r3, #15
 8002860:	4950      	ldr	r1, [pc, #320]	@ (80029a4 <HAL_RCC_OscConfig+0x274>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	f003 031f 	and.w	r3, r3, #31
 8002868:	fa22 f303 	lsr.w	r3, r2, r3
 800286c:	4a4e      	ldr	r2, [pc, #312]	@ (80029a8 <HAL_RCC_OscConfig+0x278>)
 800286e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002870:	4b4e      	ldr	r3, [pc, #312]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff f9d1 	bl	8001c1c <HAL_InitTick>
 800287a:	4603      	mov	r3, r0
 800287c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800287e:	7bfb      	ldrb	r3, [r7, #15]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d052      	beq.n	800292a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002884:	7bfb      	ldrb	r3, [r7, #15]
 8002886:	e327      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d032      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002890:	4b43      	ldr	r3, [pc, #268]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a42      	ldr	r2, [pc, #264]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800289c:	f7ff fb82 	bl	8001fa4 <HAL_GetTick>
 80028a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028a4:	f7ff fb7e 	bl	8001fa4 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e310      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028b6:	4b3a      	ldr	r3, [pc, #232]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c2:	4b37      	ldr	r3, [pc, #220]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a36      	ldr	r2, [pc, #216]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	4b34      	ldr	r3, [pc, #208]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	4931      	ldr	r1, [pc, #196]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e0:	4b2f      	ldr	r3, [pc, #188]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	021b      	lsls	r3, r3, #8
 80028ee:	492c      	ldr	r1, [pc, #176]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028f0:	4313      	orrs	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]
 80028f4:	e01a      	b.n	800292c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80028f6:	4b2a      	ldr	r3, [pc, #168]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a29      	ldr	r2, [pc, #164]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002902:	f7ff fb4f 	bl	8001fa4 <HAL_GetTick>
 8002906:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002908:	e008      	b.n	800291c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800290a:	f7ff fb4b 	bl	8001fa4 <HAL_GetTick>
 800290e:	4602      	mov	r2, r0
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d901      	bls.n	800291c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e2dd      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800291c:	4b20      	ldr	r3, [pc, #128]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f0      	bne.n	800290a <HAL_RCC_OscConfig+0x1da>
 8002928:	e000      	b.n	800292c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800292a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	2b00      	cmp	r3, #0
 8002936:	d074      	beq.n	8002a22 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	2b08      	cmp	r3, #8
 800293c:	d005      	beq.n	800294a <HAL_RCC_OscConfig+0x21a>
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	2b0c      	cmp	r3, #12
 8002942:	d10e      	bne.n	8002962 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d10b      	bne.n	8002962 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800294a:	4b15      	ldr	r3, [pc, #84]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d064      	beq.n	8002a20 <HAL_RCC_OscConfig+0x2f0>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d160      	bne.n	8002a20 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e2ba      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x24a>
 800296c:	4b0c      	ldr	r3, [pc, #48]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a0b      	ldr	r2, [pc, #44]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	e026      	b.n	80029c8 <HAL_RCC_OscConfig+0x298>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002982:	d115      	bne.n	80029b0 <HAL_RCC_OscConfig+0x280>
 8002984:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a05      	ldr	r2, [pc, #20]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 800298a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800298e:	6013      	str	r3, [r2, #0]
 8002990:	4b03      	ldr	r3, [pc, #12]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a02      	ldr	r2, [pc, #8]	@ (80029a0 <HAL_RCC_OscConfig+0x270>)
 8002996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299a:	6013      	str	r3, [r2, #0]
 800299c:	e014      	b.n	80029c8 <HAL_RCC_OscConfig+0x298>
 800299e:	bf00      	nop
 80029a0:	40021000 	.word	0x40021000
 80029a4:	0800a83c 	.word	0x0800a83c
 80029a8:	20000024 	.word	0x20000024
 80029ac:	20000028 	.word	0x20000028
 80029b0:	4ba0      	ldr	r3, [pc, #640]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a9f      	ldr	r2, [pc, #636]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 80029b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	4b9d      	ldr	r3, [pc, #628]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a9c      	ldr	r2, [pc, #624]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 80029c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d013      	beq.n	80029f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d0:	f7ff fae8 	bl	8001fa4 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029d6:	e008      	b.n	80029ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029d8:	f7ff fae4 	bl	8001fa4 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	2b64      	cmp	r3, #100	@ 0x64
 80029e4:	d901      	bls.n	80029ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e276      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ea:	4b92      	ldr	r3, [pc, #584]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0f0      	beq.n	80029d8 <HAL_RCC_OscConfig+0x2a8>
 80029f6:	e014      	b.n	8002a22 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f8:	f7ff fad4 	bl	8001fa4 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a00:	f7ff fad0 	bl	8001fa4 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b64      	cmp	r3, #100	@ 0x64
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e262      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a12:	4b88      	ldr	r3, [pc, #544]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1f0      	bne.n	8002a00 <HAL_RCC_OscConfig+0x2d0>
 8002a1e:	e000      	b.n	8002a22 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d060      	beq.n	8002af0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d005      	beq.n	8002a40 <HAL_RCC_OscConfig+0x310>
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	2b0c      	cmp	r3, #12
 8002a38:	d119      	bne.n	8002a6e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d116      	bne.n	8002a6e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a40:	4b7c      	ldr	r3, [pc, #496]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d005      	beq.n	8002a58 <HAL_RCC_OscConfig+0x328>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e23f      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a58:	4b76      	ldr	r3, [pc, #472]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	061b      	lsls	r3, r3, #24
 8002a66:	4973      	ldr	r1, [pc, #460]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a6c:	e040      	b.n	8002af0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d023      	beq.n	8002abe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a76:	4b6f      	ldr	r3, [pc, #444]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a6e      	ldr	r2, [pc, #440]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a82:	f7ff fa8f 	bl	8001fa4 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a8a:	f7ff fa8b 	bl	8001fa4 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e21d      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a9c:	4b65      	ldr	r3, [pc, #404]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0f0      	beq.n	8002a8a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa8:	4b62      	ldr	r3, [pc, #392]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	061b      	lsls	r3, r3, #24
 8002ab6:	495f      	ldr	r1, [pc, #380]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	604b      	str	r3, [r1, #4]
 8002abc:	e018      	b.n	8002af0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002abe:	4b5d      	ldr	r3, [pc, #372]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aca:	f7ff fa6b 	bl	8001fa4 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ad2:	f7ff fa67 	bl	8001fa4 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e1f9      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ae4:	4b53      	ldr	r3, [pc, #332]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1f0      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0308 	and.w	r3, r3, #8
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d03c      	beq.n	8002b76 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01c      	beq.n	8002b3e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b04:	4b4b      	ldr	r3, [pc, #300]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b0a:	4a4a      	ldr	r2, [pc, #296]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	f043 0301 	orr.w	r3, r3, #1
 8002b10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b14:	f7ff fa46 	bl	8001fa4 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b1c:	f7ff fa42 	bl	8001fa4 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e1d4      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b2e:	4b41      	ldr	r3, [pc, #260]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0ef      	beq.n	8002b1c <HAL_RCC_OscConfig+0x3ec>
 8002b3c:	e01b      	b.n	8002b76 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b3e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b44:	4a3b      	ldr	r2, [pc, #236]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b46:	f023 0301 	bic.w	r3, r3, #1
 8002b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4e:	f7ff fa29 	bl	8001fa4 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b56:	f7ff fa25 	bl	8001fa4 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e1b7      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b68:	4b32      	ldr	r3, [pc, #200]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d1ef      	bne.n	8002b56 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f000 80a6 	beq.w	8002cd0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b84:	2300      	movs	r3, #0
 8002b86:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b88:	4b2a      	ldr	r3, [pc, #168]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10d      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b94:	4b27      	ldr	r3, [pc, #156]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b98:	4a26      	ldr	r2, [pc, #152]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ba0:	4b24      	ldr	r3, [pc, #144]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bac:	2301      	movs	r3, #1
 8002bae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bb0:	4b21      	ldr	r3, [pc, #132]	@ (8002c38 <HAL_RCC_OscConfig+0x508>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d118      	bne.n	8002bee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8002c38 <HAL_RCC_OscConfig+0x508>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a1d      	ldr	r2, [pc, #116]	@ (8002c38 <HAL_RCC_OscConfig+0x508>)
 8002bc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bc8:	f7ff f9ec 	bl	8001fa4 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd0:	f7ff f9e8 	bl	8001fa4 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e17a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be2:	4b15      	ldr	r3, [pc, #84]	@ (8002c38 <HAL_RCC_OscConfig+0x508>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d108      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4d8>
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002bfe:	f043 0301 	orr.w	r3, r3, #1
 8002c02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c06:	e029      	b.n	8002c5c <HAL_RCC_OscConfig+0x52c>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	2b05      	cmp	r3, #5
 8002c0e:	d115      	bne.n	8002c3c <HAL_RCC_OscConfig+0x50c>
 8002c10:	4b08      	ldr	r3, [pc, #32]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c16:	4a07      	ldr	r2, [pc, #28]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002c18:	f043 0304 	orr.w	r3, r3, #4
 8002c1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c20:	4b04      	ldr	r3, [pc, #16]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c26:	4a03      	ldr	r2, [pc, #12]	@ (8002c34 <HAL_RCC_OscConfig+0x504>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c30:	e014      	b.n	8002c5c <HAL_RCC_OscConfig+0x52c>
 8002c32:	bf00      	nop
 8002c34:	40021000 	.word	0x40021000
 8002c38:	40007000 	.word	0x40007000
 8002c3c:	4b9c      	ldr	r3, [pc, #624]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c42:	4a9b      	ldr	r2, [pc, #620]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002c44:	f023 0301 	bic.w	r3, r3, #1
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c4c:	4b98      	ldr	r3, [pc, #608]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c52:	4a97      	ldr	r2, [pc, #604]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002c54:	f023 0304 	bic.w	r3, r3, #4
 8002c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d016      	beq.n	8002c92 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c64:	f7ff f99e 	bl	8001fa4 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6a:	e00a      	b.n	8002c82 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c6c:	f7ff f99a 	bl	8001fa4 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e12a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c82:	4b8b      	ldr	r3, [pc, #556]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0ed      	beq.n	8002c6c <HAL_RCC_OscConfig+0x53c>
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c92:	f7ff f987 	bl	8001fa4 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c98:	e00a      	b.n	8002cb0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9a:	f7ff f983 	bl	8001fa4 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e113      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cb0:	4b7f      	ldr	r3, [pc, #508]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1ed      	bne.n	8002c9a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cbe:	7ffb      	ldrb	r3, [r7, #31]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d105      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc4:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc8:	4a79      	ldr	r2, [pc, #484]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cce:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80fe 	beq.w	8002ed6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	f040 80d0 	bne.w	8002e84 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002ce4:	4b72      	ldr	r3, [pc, #456]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f003 0203 	and.w	r2, r3, #3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d130      	bne.n	8002d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d02:	3b01      	subs	r3, #1
 8002d04:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d127      	bne.n	8002d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d14:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d11f      	bne.n	8002d5a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d24:	2a07      	cmp	r2, #7
 8002d26:	bf14      	ite	ne
 8002d28:	2201      	movne	r2, #1
 8002d2a:	2200      	moveq	r2, #0
 8002d2c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d113      	bne.n	8002d5a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d3c:	085b      	lsrs	r3, r3, #1
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d109      	bne.n	8002d5a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d50:	085b      	lsrs	r3, r3, #1
 8002d52:	3b01      	subs	r3, #1
 8002d54:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d06e      	beq.n	8002e38 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	2b0c      	cmp	r3, #12
 8002d5e:	d069      	beq.n	8002e34 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d60:	4b53      	ldr	r3, [pc, #332]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d105      	bne.n	8002d78 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d6c:	4b50      	ldr	r3, [pc, #320]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e0ad      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d7c:	4b4c      	ldr	r3, [pc, #304]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a4b      	ldr	r2, [pc, #300]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002d82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d86:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d88:	f7ff f90c 	bl	8001fa4 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d90:	f7ff f908 	bl	8001fa4 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e09a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da2:	4b43      	ldr	r3, [pc, #268]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dae:	4b40      	ldr	r3, [pc, #256]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	4b40      	ldr	r3, [pc, #256]	@ (8002eb4 <HAL_RCC_OscConfig+0x784>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002dbe:	3a01      	subs	r2, #1
 8002dc0:	0112      	lsls	r2, r2, #4
 8002dc2:	4311      	orrs	r1, r2
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002dc8:	0212      	lsls	r2, r2, #8
 8002dca:	4311      	orrs	r1, r2
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dd0:	0852      	lsrs	r2, r2, #1
 8002dd2:	3a01      	subs	r2, #1
 8002dd4:	0552      	lsls	r2, r2, #21
 8002dd6:	4311      	orrs	r1, r2
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ddc:	0852      	lsrs	r2, r2, #1
 8002dde:	3a01      	subs	r2, #1
 8002de0:	0652      	lsls	r2, r2, #25
 8002de2:	4311      	orrs	r1, r2
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002de8:	0912      	lsrs	r2, r2, #4
 8002dea:	0452      	lsls	r2, r2, #17
 8002dec:	430a      	orrs	r2, r1
 8002dee:	4930      	ldr	r1, [pc, #192]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002df4:	4b2e      	ldr	r3, [pc, #184]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a2d      	ldr	r2, [pc, #180]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002dfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dfe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e00:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	4a2a      	ldr	r2, [pc, #168]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e0a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e0c:	f7ff f8ca 	bl	8001fa4 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e14:	f7ff f8c6 	bl	8001fa4 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e058      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e26:	4b22      	ldr	r3, [pc, #136]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f0      	beq.n	8002e14 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e32:	e050      	b.n	8002ed6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e04f      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e38:	4b1d      	ldr	r3, [pc, #116]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d148      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e44:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a19      	ldr	r2, [pc, #100]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e4e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e50:	4b17      	ldr	r3, [pc, #92]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	4a16      	ldr	r2, [pc, #88]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e5c:	f7ff f8a2 	bl	8001fa4 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7ff f89e 	bl	8001fa4 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e030      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e76:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x734>
 8002e82:	e028      	b.n	8002ed6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d023      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	4b09      	ldr	r3, [pc, #36]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a08      	ldr	r2, [pc, #32]	@ (8002eb0 <HAL_RCC_OscConfig+0x780>)
 8002e90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e96:	f7ff f885 	bl	8001fa4 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e9c:	e00c      	b.n	8002eb8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9e:	f7ff f881 	bl	8001fa4 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d905      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e013      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb8:	4b09      	ldr	r3, [pc, #36]	@ (8002ee0 <HAL_RCC_OscConfig+0x7b0>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1ec      	bne.n	8002e9e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ec4:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_RCC_OscConfig+0x7b0>)
 8002ec6:	68da      	ldr	r2, [r3, #12]
 8002ec8:	4905      	ldr	r1, [pc, #20]	@ (8002ee0 <HAL_RCC_OscConfig+0x7b0>)
 8002eca:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <HAL_RCC_OscConfig+0x7b4>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60cb      	str	r3, [r1, #12]
 8002ed0:	e001      	b.n	8002ed6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3720      	adds	r7, #32
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	feeefffc 	.word	0xfeeefffc

08002ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0e7      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002efc:	4b75      	ldr	r3, [pc, #468]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	683a      	ldr	r2, [r7, #0]
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d910      	bls.n	8002f2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0a:	4b72      	ldr	r3, [pc, #456]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f023 0207 	bic.w	r2, r3, #7
 8002f12:	4970      	ldr	r1, [pc, #448]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1a:	4b6e      	ldr	r3, [pc, #440]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d001      	beq.n	8002f2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e0cf      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d010      	beq.n	8002f5a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	4b66      	ldr	r3, [pc, #408]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d908      	bls.n	8002f5a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f48:	4b63      	ldr	r3, [pc, #396]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	4960      	ldr	r1, [pc, #384]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f56:	4313      	orrs	r3, r2
 8002f58:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d04c      	beq.n	8003000 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6e:	4b5a      	ldr	r3, [pc, #360]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d121      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e0a6      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d107      	bne.n	8002f96 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f86:	4b54      	ldr	r3, [pc, #336]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d115      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e09a      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d107      	bne.n	8002fae <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f9e:	4b4e      	ldr	r3, [pc, #312]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d109      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e08e      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fae:	4b4a      	ldr	r3, [pc, #296]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e086      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fbe:	4b46      	ldr	r3, [pc, #280]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f023 0203 	bic.w	r2, r3, #3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	4943      	ldr	r1, [pc, #268]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fd0:	f7fe ffe8 	bl	8001fa4 <HAL_GetTick>
 8002fd4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd6:	e00a      	b.n	8002fee <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd8:	f7fe ffe4 	bl	8001fa4 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e06e      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fee:	4b3a      	ldr	r3, [pc, #232]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 020c 	and.w	r2, r3, #12
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d1eb      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d010      	beq.n	800302e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	4b31      	ldr	r3, [pc, #196]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003018:	429a      	cmp	r2, r3
 800301a:	d208      	bcs.n	800302e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800301c:	4b2e      	ldr	r3, [pc, #184]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	492b      	ldr	r1, [pc, #172]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 800302a:	4313      	orrs	r3, r2
 800302c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800302e:	4b29      	ldr	r3, [pc, #164]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	429a      	cmp	r2, r3
 800303a:	d210      	bcs.n	800305e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303c:	4b25      	ldr	r3, [pc, #148]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f023 0207 	bic.w	r2, r3, #7
 8003044:	4923      	ldr	r1, [pc, #140]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	4313      	orrs	r3, r2
 800304a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800304c:	4b21      	ldr	r3, [pc, #132]	@ (80030d4 <HAL_RCC_ClockConfig+0x1ec>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d001      	beq.n	800305e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e036      	b.n	80030cc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0304 	and.w	r3, r3, #4
 8003066:	2b00      	cmp	r3, #0
 8003068:	d008      	beq.n	800307c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800306a:	4b1b      	ldr	r3, [pc, #108]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	4918      	ldr	r1, [pc, #96]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003078:	4313      	orrs	r3, r2
 800307a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0308 	and.w	r3, r3, #8
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003088:	4b13      	ldr	r3, [pc, #76]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	4910      	ldr	r1, [pc, #64]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 8003098:	4313      	orrs	r3, r2
 800309a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800309c:	f000 f824 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 80030a0:	4602      	mov	r2, r0
 80030a2:	4b0d      	ldr	r3, [pc, #52]	@ (80030d8 <HAL_RCC_ClockConfig+0x1f0>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	091b      	lsrs	r3, r3, #4
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	490b      	ldr	r1, [pc, #44]	@ (80030dc <HAL_RCC_ClockConfig+0x1f4>)
 80030ae:	5ccb      	ldrb	r3, [r1, r3]
 80030b0:	f003 031f 	and.w	r3, r3, #31
 80030b4:	fa22 f303 	lsr.w	r3, r2, r3
 80030b8:	4a09      	ldr	r2, [pc, #36]	@ (80030e0 <HAL_RCC_ClockConfig+0x1f8>)
 80030ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030bc:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <HAL_RCC_ClockConfig+0x1fc>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7fe fdab 	bl	8001c1c <HAL_InitTick>
 80030c6:	4603      	mov	r3, r0
 80030c8:	72fb      	strb	r3, [r7, #11]

  return status;
 80030ca:	7afb      	ldrb	r3, [r7, #11]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40022000 	.word	0x40022000
 80030d8:	40021000 	.word	0x40021000
 80030dc:	0800a83c 	.word	0x0800a83c
 80030e0:	20000024 	.word	0x20000024
 80030e4:	20000028 	.word	0x20000028

080030e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b089      	sub	sp, #36	@ 0x24
 80030ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	2300      	movs	r3, #0
 80030f4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f6:	4b3e      	ldr	r3, [pc, #248]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 030c 	and.w	r3, r3, #12
 80030fe:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003100:	4b3b      	ldr	r3, [pc, #236]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_RCC_GetSysClockFreq+0x34>
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	2b0c      	cmp	r3, #12
 8003114:	d121      	bne.n	800315a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2b01      	cmp	r3, #1
 800311a:	d11e      	bne.n	800315a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800311c:	4b34      	ldr	r3, [pc, #208]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0308 	and.w	r3, r3, #8
 8003124:	2b00      	cmp	r3, #0
 8003126:	d107      	bne.n	8003138 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003128:	4b31      	ldr	r3, [pc, #196]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800312a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800312e:	0a1b      	lsrs	r3, r3, #8
 8003130:	f003 030f 	and.w	r3, r3, #15
 8003134:	61fb      	str	r3, [r7, #28]
 8003136:	e005      	b.n	8003144 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003138:	4b2d      	ldr	r3, [pc, #180]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	091b      	lsrs	r3, r3, #4
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003144:	4a2b      	ldr	r2, [pc, #172]	@ (80031f4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d10d      	bne.n	8003170 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003158:	e00a      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	2b04      	cmp	r3, #4
 800315e:	d102      	bne.n	8003166 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003160:	4b25      	ldr	r3, [pc, #148]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003162:	61bb      	str	r3, [r7, #24]
 8003164:	e004      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	2b08      	cmp	r3, #8
 800316a:	d101      	bne.n	8003170 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800316c:	4b23      	ldr	r3, [pc, #140]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x114>)
 800316e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	2b0c      	cmp	r3, #12
 8003174:	d134      	bne.n	80031e0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003176:	4b1e      	ldr	r3, [pc, #120]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d003      	beq.n	800318e <HAL_RCC_GetSysClockFreq+0xa6>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d003      	beq.n	8003194 <HAL_RCC_GetSysClockFreq+0xac>
 800318c:	e005      	b.n	800319a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800318e:	4b1a      	ldr	r3, [pc, #104]	@ (80031f8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003190:	617b      	str	r3, [r7, #20]
      break;
 8003192:	e005      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003194:	4b19      	ldr	r3, [pc, #100]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x114>)
 8003196:	617b      	str	r3, [r7, #20]
      break;
 8003198:	e002      	b.n	80031a0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	617b      	str	r3, [r7, #20]
      break;
 800319e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031a0:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	091b      	lsrs	r3, r3, #4
 80031a6:	f003 0307 	and.w	r3, r3, #7
 80031aa:	3301      	adds	r3, #1
 80031ac:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031ae:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031b0:	68db      	ldr	r3, [r3, #12]
 80031b2:	0a1b      	lsrs	r3, r3, #8
 80031b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	fb03 f202 	mul.w	r2, r3, r2
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031c4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031c6:	4b0a      	ldr	r3, [pc, #40]	@ (80031f0 <HAL_RCC_GetSysClockFreq+0x108>)
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	0e5b      	lsrs	r3, r3, #25
 80031cc:	f003 0303 	and.w	r3, r3, #3
 80031d0:	3301      	adds	r3, #1
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80031d6:	697a      	ldr	r2, [r7, #20]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	fbb2 f3f3 	udiv	r3, r2, r3
 80031de:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80031e0:	69bb      	ldr	r3, [r7, #24]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3724      	adds	r7, #36	@ 0x24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40021000 	.word	0x40021000
 80031f4:	0800a854 	.word	0x0800a854
 80031f8:	00f42400 	.word	0x00f42400
 80031fc:	007a1200 	.word	0x007a1200

08003200 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003204:	4b03      	ldr	r3, [pc, #12]	@ (8003214 <HAL_RCC_GetHCLKFreq+0x14>)
 8003206:	681b      	ldr	r3, [r3, #0]
}
 8003208:	4618      	mov	r0, r3
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	20000024 	.word	0x20000024

08003218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800321c:	f7ff fff0 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 8003220:	4602      	mov	r2, r0
 8003222:	4b06      	ldr	r3, [pc, #24]	@ (800323c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	4904      	ldr	r1, [pc, #16]	@ (8003240 <HAL_RCC_GetPCLK1Freq+0x28>)
 800322e:	5ccb      	ldrb	r3, [r1, r3]
 8003230:	f003 031f 	and.w	r3, r3, #31
 8003234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003238:	4618      	mov	r0, r3
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40021000 	.word	0x40021000
 8003240:	0800a84c 	.word	0x0800a84c

08003244 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003248:	f7ff ffda 	bl	8003200 <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0adb      	lsrs	r3, r3, #11
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4904      	ldr	r1, [pc, #16]	@ (800326c <HAL_RCC_GetPCLK2Freq+0x28>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	0800a84c 	.word	0x0800a84c

08003270 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	220f      	movs	r2, #15
 800327e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003280:	4b12      	ldr	r3, [pc, #72]	@ (80032cc <HAL_RCC_GetClockConfig+0x5c>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 0203 	and.w	r2, r3, #3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800328c:	4b0f      	ldr	r3, [pc, #60]	@ (80032cc <HAL_RCC_GetClockConfig+0x5c>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003298:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <HAL_RCC_GetClockConfig+0x5c>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80032a4:	4b09      	ldr	r3, [pc, #36]	@ (80032cc <HAL_RCC_GetClockConfig+0x5c>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	08db      	lsrs	r3, r3, #3
 80032aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80032b2:	4b07      	ldr	r3, [pc, #28]	@ (80032d0 <HAL_RCC_GetClockConfig+0x60>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0207 	and.w	r2, r3, #7
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	601a      	str	r2, [r3, #0]
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40022000 	.word	0x40022000

080032d4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032dc:	2300      	movs	r3, #0
 80032de:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032e0:	4b2a      	ldr	r3, [pc, #168]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d003      	beq.n	80032f4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032ec:	f7ff f9bc 	bl	8002668 <HAL_PWREx_GetVoltageRange>
 80032f0:	6178      	str	r0, [r7, #20]
 80032f2:	e014      	b.n	800331e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032f4:	4b25      	ldr	r3, [pc, #148]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f8:	4a24      	ldr	r2, [pc, #144]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003300:	4b22      	ldr	r3, [pc, #136]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800330c:	f7ff f9ac 	bl	8002668 <HAL_PWREx_GetVoltageRange>
 8003310:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003312:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003316:	4a1d      	ldr	r2, [pc, #116]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003318:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800331c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003324:	d10b      	bne.n	800333e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b80      	cmp	r3, #128	@ 0x80
 800332a:	d919      	bls.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003330:	d902      	bls.n	8003338 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003332:	2302      	movs	r3, #2
 8003334:	613b      	str	r3, [r7, #16]
 8003336:	e013      	b.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003338:	2301      	movs	r3, #1
 800333a:	613b      	str	r3, [r7, #16]
 800333c:	e010      	b.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2b80      	cmp	r3, #128	@ 0x80
 8003342:	d902      	bls.n	800334a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003344:	2303      	movs	r3, #3
 8003346:	613b      	str	r3, [r7, #16]
 8003348:	e00a      	b.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b80      	cmp	r3, #128	@ 0x80
 800334e:	d102      	bne.n	8003356 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003350:	2302      	movs	r3, #2
 8003352:	613b      	str	r3, [r7, #16]
 8003354:	e004      	b.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2b70      	cmp	r3, #112	@ 0x70
 800335a:	d101      	bne.n	8003360 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800335c:	2301      	movs	r3, #1
 800335e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003360:	4b0b      	ldr	r3, [pc, #44]	@ (8003390 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f023 0207 	bic.w	r2, r3, #7
 8003368:	4909      	ldr	r1, [pc, #36]	@ (8003390 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003370:	4b07      	ldr	r3, [pc, #28]	@ (8003390 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	429a      	cmp	r2, r3
 800337c:	d001      	beq.n	8003382 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40021000 	.word	0x40021000
 8003390:	40022000 	.word	0x40022000

08003394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800339c:	2300      	movs	r3, #0
 800339e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033a0:	2300      	movs	r3, #0
 80033a2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d041      	beq.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033b4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033b8:	d02a      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033ba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033be:	d824      	bhi.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033c4:	d008      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033ca:	d81e      	bhi.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00a      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033d4:	d010      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033d6:	e018      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033d8:	4b86      	ldr	r3, [pc, #536]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	4a85      	ldr	r2, [pc, #532]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033e4:	e015      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	3304      	adds	r3, #4
 80033ea:	2100      	movs	r1, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 fabb 	bl	8003968 <RCCEx_PLLSAI1_Config>
 80033f2:	4603      	mov	r3, r0
 80033f4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033f6:	e00c      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3320      	adds	r3, #32
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 fba6 	bl	8003b50 <RCCEx_PLLSAI2_Config>
 8003404:	4603      	mov	r3, r0
 8003406:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003408:	e003      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	74fb      	strb	r3, [r7, #19]
      break;
 800340e:	e000      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003410:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003412:	7cfb      	ldrb	r3, [r7, #19]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d10b      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003418:	4b76      	ldr	r3, [pc, #472]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003426:	4973      	ldr	r1, [pc, #460]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800342e:	e001      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d041      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003444:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003448:	d02a      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800344a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800344e:	d824      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003450:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003454:	d008      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003456:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800345a:	d81e      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800345c:	2b00      	cmp	r3, #0
 800345e:	d00a      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003460:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003464:	d010      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003466:	e018      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003468:	4b62      	ldr	r3, [pc, #392]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4a61      	ldr	r2, [pc, #388]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003472:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003474:	e015      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	3304      	adds	r3, #4
 800347a:	2100      	movs	r1, #0
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fa73 	bl	8003968 <RCCEx_PLLSAI1_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003486:	e00c      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3320      	adds	r3, #32
 800348c:	2100      	movs	r1, #0
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fb5e 	bl	8003b50 <RCCEx_PLLSAI2_Config>
 8003494:	4603      	mov	r3, r0
 8003496:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003498:	e003      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	74fb      	strb	r3, [r7, #19]
      break;
 800349e:	e000      	b.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034a2:	7cfb      	ldrb	r3, [r7, #19]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10b      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034a8:	4b52      	ldr	r3, [pc, #328]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034b6:	494f      	ldr	r1, [pc, #316]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80034be:	e001      	b.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c0:	7cfb      	ldrb	r3, [r7, #19]
 80034c2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80a0 	beq.w	8003612 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034d2:	2300      	movs	r3, #0
 80034d4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034d6:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034e6:	2300      	movs	r3, #0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d00d      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ec:	4b41      	ldr	r3, [pc, #260]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f0:	4a40      	ldr	r2, [pc, #256]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80034f8:	4b3e      	ldr	r3, [pc, #248]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003500:	60bb      	str	r3, [r7, #8]
 8003502:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003504:	2301      	movs	r3, #1
 8003506:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003508:	4b3b      	ldr	r3, [pc, #236]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a3a      	ldr	r2, [pc, #232]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800350e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003512:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003514:	f7fe fd46 	bl	8001fa4 <HAL_GetTick>
 8003518:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800351a:	e009      	b.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351c:	f7fe fd42 	bl	8001fa4 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d902      	bls.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	74fb      	strb	r3, [r7, #19]
        break;
 800352e:	e005      	b.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003530:	4b31      	ldr	r3, [pc, #196]	@ (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d0ef      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800353c:	7cfb      	ldrb	r3, [r7, #19]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d15c      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003542:	4b2c      	ldr	r3, [pc, #176]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003548:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800354c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d01f      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	429a      	cmp	r2, r3
 800355e:	d019      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003560:	4b24      	ldr	r3, [pc, #144]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003566:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800356a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800356c:	4b21      	ldr	r3, [pc, #132]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003572:	4a20      	ldr	r2, [pc, #128]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800357c:	4b1d      	ldr	r3, [pc, #116]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003582:	4a1c      	ldr	r2, [pc, #112]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003584:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003588:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800358c:	4a19      	ldr	r2, [pc, #100]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d016      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800359e:	f7fe fd01 	bl	8001fa4 <HAL_GetTick>
 80035a2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035a4:	e00b      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035a6:	f7fe fcfd 	bl	8001fa4 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d902      	bls.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	74fb      	strb	r3, [r7, #19]
            break;
 80035bc:	e006      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035be:	4b0d      	ldr	r3, [pc, #52]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ec      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035cc:	7cfb      	ldrb	r3, [r7, #19]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10c      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035d2:	4b08      	ldr	r3, [pc, #32]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035e2:	4904      	ldr	r1, [pc, #16]	@ (80035f4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e4:	4313      	orrs	r3, r2
 80035e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035ea:	e009      	b.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	74bb      	strb	r3, [r7, #18]
 80035f0:	e006      	b.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035f2:	bf00      	nop
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035fc:	7cfb      	ldrb	r3, [r7, #19]
 80035fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003600:	7c7b      	ldrb	r3, [r7, #17]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d105      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003606:	4b9e      	ldr	r3, [pc, #632]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	4a9d      	ldr	r2, [pc, #628]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003610:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00a      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800361e:	4b98      	ldr	r3, [pc, #608]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003624:	f023 0203 	bic.w	r2, r3, #3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362c:	4994      	ldr	r1, [pc, #592]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362e:	4313      	orrs	r3, r2
 8003630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00a      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003640:	4b8f      	ldr	r3, [pc, #572]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003646:	f023 020c 	bic.w	r2, r3, #12
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364e:	498c      	ldr	r1, [pc, #560]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00a      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003662:	4b87      	ldr	r3, [pc, #540]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003668:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003670:	4983      	ldr	r1, [pc, #524]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003672:	4313      	orrs	r3, r2
 8003674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0308 	and.w	r3, r3, #8
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00a      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003684:	4b7e      	ldr	r3, [pc, #504]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003692:	497b      	ldr	r1, [pc, #492]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0310 	and.w	r3, r3, #16
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036a6:	4b76      	ldr	r3, [pc, #472]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036b4:	4972      	ldr	r1, [pc, #456]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0320 	and.w	r3, r3, #32
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00a      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036c8:	4b6d      	ldr	r3, [pc, #436]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d6:	496a      	ldr	r1, [pc, #424]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d8:	4313      	orrs	r3, r2
 80036da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d00a      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036ea:	4b65      	ldr	r3, [pc, #404]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f8:	4961      	ldr	r1, [pc, #388]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00a      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800370c:	4b5c      	ldr	r3, [pc, #368]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003712:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800371a:	4959      	ldr	r1, [pc, #356]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371c:	4313      	orrs	r3, r2
 800371e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800372e:	4b54      	ldr	r3, [pc, #336]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003734:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800373c:	4950      	ldr	r1, [pc, #320]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373e:	4313      	orrs	r3, r2
 8003740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003750:	4b4b      	ldr	r3, [pc, #300]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003756:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375e:	4948      	ldr	r1, [pc, #288]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003772:	4b43      	ldr	r3, [pc, #268]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003778:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003780:	493f      	ldr	r1, [pc, #252]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d028      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003794:	4b3a      	ldr	r3, [pc, #232]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037a2:	4937      	ldr	r1, [pc, #220]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037b2:	d106      	bne.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037b4:	4b32      	ldr	r3, [pc, #200]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4a31      	ldr	r2, [pc, #196]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037be:	60d3      	str	r3, [r2, #12]
 80037c0:	e011      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037ca:	d10c      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3304      	adds	r3, #4
 80037d0:	2101      	movs	r1, #1
 80037d2:	4618      	mov	r0, r3
 80037d4:	f000 f8c8 	bl	8003968 <RCCEx_PLLSAI1_Config>
 80037d8:	4603      	mov	r3, r0
 80037da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037dc:	7cfb      	ldrb	r3, [r7, #19]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037e2:	7cfb      	ldrb	r3, [r7, #19]
 80037e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d028      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037f2:	4b23      	ldr	r3, [pc, #140]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	491f      	ldr	r1, [pc, #124]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003802:	4313      	orrs	r3, r2
 8003804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003810:	d106      	bne.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003812:	4b1b      	ldr	r3, [pc, #108]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	4a1a      	ldr	r2, [pc, #104]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800381c:	60d3      	str	r3, [r2, #12]
 800381e:	e011      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003824:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003828:	d10c      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	2101      	movs	r1, #1
 8003830:	4618      	mov	r0, r3
 8003832:	f000 f899 	bl	8003968 <RCCEx_PLLSAI1_Config>
 8003836:	4603      	mov	r3, r0
 8003838:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800383a:	7cfb      	ldrb	r3, [r7, #19]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d02b      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003850:	4b0b      	ldr	r3, [pc, #44]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003852:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003856:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800385e:	4908      	ldr	r1, [pc, #32]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003860:	4313      	orrs	r3, r2
 8003862:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800386a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800386e:	d109      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003870:	4b03      	ldr	r3, [pc, #12]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	4a02      	ldr	r2, [pc, #8]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800387a:	60d3      	str	r3, [r2, #12]
 800387c:	e014      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800387e:	bf00      	nop
 8003880:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003888:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800388c:	d10c      	bne.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	3304      	adds	r3, #4
 8003892:	2101      	movs	r1, #1
 8003894:	4618      	mov	r0, r3
 8003896:	f000 f867 	bl	8003968 <RCCEx_PLLSAI1_Config>
 800389a:	4603      	mov	r3, r0
 800389c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800389e:	7cfb      	ldrb	r3, [r7, #19]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038a4:	7cfb      	ldrb	r3, [r7, #19]
 80038a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d02f      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038c2:	4928      	ldr	r1, [pc, #160]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038d2:	d10d      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	2102      	movs	r1, #2
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 f844 	bl	8003968 <RCCEx_PLLSAI1_Config>
 80038e0:	4603      	mov	r3, r0
 80038e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038e4:	7cfb      	ldrb	r3, [r7, #19]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d014      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038ea:	7cfb      	ldrb	r3, [r7, #19]
 80038ec:	74bb      	strb	r3, [r7, #18]
 80038ee:	e011      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038f8:	d10c      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	3320      	adds	r3, #32
 80038fe:	2102      	movs	r1, #2
 8003900:	4618      	mov	r0, r3
 8003902:	f000 f925 	bl	8003b50 <RCCEx_PLLSAI2_Config>
 8003906:	4603      	mov	r3, r0
 8003908:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800390a:	7cfb      	ldrb	r3, [r7, #19]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00a      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003920:	4b10      	ldr	r3, [pc, #64]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003926:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800392e:	490d      	ldr	r1, [pc, #52]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003930:	4313      	orrs	r3, r2
 8003932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00b      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003942:	4b08      	ldr	r3, [pc, #32]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003948:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003952:	4904      	ldr	r1, [pc, #16]	@ (8003964 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800395a:	7cbb      	ldrb	r3, [r7, #18]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3718      	adds	r7, #24
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40021000 	.word	0x40021000

08003968 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003976:	4b75      	ldr	r3, [pc, #468]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0303 	and.w	r3, r3, #3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d018      	beq.n	80039b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003982:	4b72      	ldr	r3, [pc, #456]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	f003 0203 	and.w	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	429a      	cmp	r2, r3
 8003990:	d10d      	bne.n	80039ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
       ||
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800399a:	4b6c      	ldr	r3, [pc, #432]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	091b      	lsrs	r3, r3, #4
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	1c5a      	adds	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
       ||
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d047      	beq.n	8003a3e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	73fb      	strb	r3, [r7, #15]
 80039b2:	e044      	b.n	8003a3e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d018      	beq.n	80039ee <RCCEx_PLLSAI1_Config+0x86>
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d825      	bhi.n	8003a0c <RCCEx_PLLSAI1_Config+0xa4>
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d002      	beq.n	80039ca <RCCEx_PLLSAI1_Config+0x62>
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d009      	beq.n	80039dc <RCCEx_PLLSAI1_Config+0x74>
 80039c8:	e020      	b.n	8003a0c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ca:	4b60      	ldr	r3, [pc, #384]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d11d      	bne.n	8003a12 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039da:	e01a      	b.n	8003a12 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039dc:	4b5b      	ldr	r3, [pc, #364]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d116      	bne.n	8003a16 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ec:	e013      	b.n	8003a16 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039ee:	4b57      	ldr	r3, [pc, #348]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10f      	bne.n	8003a1a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039fa:	4b54      	ldr	r3, [pc, #336]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d109      	bne.n	8003a1a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a0a:	e006      	b.n	8003a1a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a10:	e004      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a12:	bf00      	nop
 8003a14:	e002      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a16:	bf00      	nop
 8003a18:	e000      	b.n	8003a1c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10d      	bne.n	8003a3e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a22:	4b4a      	ldr	r3, [pc, #296]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6819      	ldr	r1, [r3, #0]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	430b      	orrs	r3, r1
 8003a38:	4944      	ldr	r1, [pc, #272]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d17d      	bne.n	8003b40 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a44:	4b41      	ldr	r3, [pc, #260]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a40      	ldr	r2, [pc, #256]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a50:	f7fe faa8 	bl	8001fa4 <HAL_GetTick>
 8003a54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a56:	e009      	b.n	8003a6c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a58:	f7fe faa4 	bl	8001fa4 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d902      	bls.n	8003a6c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	73fb      	strb	r3, [r7, #15]
        break;
 8003a6a:	e005      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a6c:	4b37      	ldr	r3, [pc, #220]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1ef      	bne.n	8003a58 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a78:	7bfb      	ldrb	r3, [r7, #15]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d160      	bne.n	8003b40 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d111      	bne.n	8003aa8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a84:	4b31      	ldr	r3, [pc, #196]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6892      	ldr	r2, [r2, #8]
 8003a94:	0211      	lsls	r1, r2, #8
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	68d2      	ldr	r2, [r2, #12]
 8003a9a:	0912      	lsrs	r2, r2, #4
 8003a9c:	0452      	lsls	r2, r2, #17
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	492a      	ldr	r1, [pc, #168]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	610b      	str	r3, [r1, #16]
 8003aa6:	e027      	b.n	8003af8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d112      	bne.n	8003ad4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aae:	4b27      	ldr	r3, [pc, #156]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ab6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6892      	ldr	r2, [r2, #8]
 8003abe:	0211      	lsls	r1, r2, #8
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6912      	ldr	r2, [r2, #16]
 8003ac4:	0852      	lsrs	r2, r2, #1
 8003ac6:	3a01      	subs	r2, #1
 8003ac8:	0552      	lsls	r2, r2, #21
 8003aca:	430a      	orrs	r2, r1
 8003acc:	491f      	ldr	r1, [pc, #124]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	610b      	str	r3, [r1, #16]
 8003ad2:	e011      	b.n	8003af8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003adc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	6892      	ldr	r2, [r2, #8]
 8003ae4:	0211      	lsls	r1, r2, #8
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	6952      	ldr	r2, [r2, #20]
 8003aea:	0852      	lsrs	r2, r2, #1
 8003aec:	3a01      	subs	r2, #1
 8003aee:	0652      	lsls	r2, r2, #25
 8003af0:	430a      	orrs	r2, r1
 8003af2:	4916      	ldr	r1, [pc, #88]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003af8:	4b14      	ldr	r3, [pc, #80]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a13      	ldr	r2, [pc, #76]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b04:	f7fe fa4e 	bl	8001fa4 <HAL_GetTick>
 8003b08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b0a:	e009      	b.n	8003b20 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b0c:	f7fe fa4a 	bl	8001fa4 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d902      	bls.n	8003b20 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b1e:	e005      	b.n	8003b2c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b20:	4b0a      	ldr	r3, [pc, #40]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0ef      	beq.n	8003b0c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b34:	691a      	ldr	r2, [r3, #16]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	4904      	ldr	r1, [pc, #16]	@ (8003b4c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000

08003b50 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d018      	beq.n	8003b9c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b6a:	4b67      	ldr	r3, [pc, #412]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0203 	and.w	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d10d      	bne.n	8003b96 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d009      	beq.n	8003b96 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b82:	4b61      	ldr	r3, [pc, #388]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	091b      	lsrs	r3, r3, #4
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
       ||
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d047      	beq.n	8003c26 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	73fb      	strb	r3, [r7, #15]
 8003b9a:	e044      	b.n	8003c26 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b03      	cmp	r3, #3
 8003ba2:	d018      	beq.n	8003bd6 <RCCEx_PLLSAI2_Config+0x86>
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d825      	bhi.n	8003bf4 <RCCEx_PLLSAI2_Config+0xa4>
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d002      	beq.n	8003bb2 <RCCEx_PLLSAI2_Config+0x62>
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d009      	beq.n	8003bc4 <RCCEx_PLLSAI2_Config+0x74>
 8003bb0:	e020      	b.n	8003bf4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bb2:	4b55      	ldr	r3, [pc, #340]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d11d      	bne.n	8003bfa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc2:	e01a      	b.n	8003bfa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bc4:	4b50      	ldr	r3, [pc, #320]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d116      	bne.n	8003bfe <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd4:	e013      	b.n	8003bfe <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bd6:	4b4c      	ldr	r3, [pc, #304]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10f      	bne.n	8003c02 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003be2:	4b49      	ldr	r3, [pc, #292]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d109      	bne.n	8003c02 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bf2:	e006      	b.n	8003c02 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf8:	e004      	b.n	8003c04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bfa:	bf00      	nop
 8003bfc:	e002      	b.n	8003c04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bfe:	bf00      	nop
 8003c00:	e000      	b.n	8003c04 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10d      	bne.n	8003c26 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6819      	ldr	r1, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	4939      	ldr	r1, [pc, #228]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d167      	bne.n	8003cfc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c2c:	4b36      	ldr	r3, [pc, #216]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a35      	ldr	r2, [pc, #212]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c38:	f7fe f9b4 	bl	8001fa4 <HAL_GetTick>
 8003c3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c3e:	e009      	b.n	8003c54 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c40:	f7fe f9b0 	bl	8001fa4 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d902      	bls.n	8003c54 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	73fb      	strb	r3, [r7, #15]
        break;
 8003c52:	e005      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c54:	4b2c      	ldr	r3, [pc, #176]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ef      	bne.n	8003c40 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d14a      	bne.n	8003cfc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d111      	bne.n	8003c90 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c6c:	4b26      	ldr	r3, [pc, #152]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6892      	ldr	r2, [r2, #8]
 8003c7c:	0211      	lsls	r1, r2, #8
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68d2      	ldr	r2, [r2, #12]
 8003c82:	0912      	lsrs	r2, r2, #4
 8003c84:	0452      	lsls	r2, r2, #17
 8003c86:	430a      	orrs	r2, r1
 8003c88:	491f      	ldr	r1, [pc, #124]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	614b      	str	r3, [r1, #20]
 8003c8e:	e011      	b.n	8003cb4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c90:	4b1d      	ldr	r3, [pc, #116]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c98:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6892      	ldr	r2, [r2, #8]
 8003ca0:	0211      	lsls	r1, r2, #8
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6912      	ldr	r2, [r2, #16]
 8003ca6:	0852      	lsrs	r2, r2, #1
 8003ca8:	3a01      	subs	r2, #1
 8003caa:	0652      	lsls	r2, r2, #25
 8003cac:	430a      	orrs	r2, r1
 8003cae:	4916      	ldr	r1, [pc, #88]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cb4:	4b14      	ldr	r3, [pc, #80]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a13      	ldr	r2, [pc, #76]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cbe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cc0:	f7fe f970 	bl	8001fa4 <HAL_GetTick>
 8003cc4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cc6:	e009      	b.n	8003cdc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cc8:	f7fe f96c 	bl	8001fa4 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d902      	bls.n	8003cdc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	73fb      	strb	r3, [r7, #15]
          break;
 8003cda:	e005      	b.n	8003ce8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0ef      	beq.n	8003cc8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d106      	bne.n	8003cfc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf0:	695a      	ldr	r2, [r3, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	4904      	ldr	r1, [pc, #16]	@ (8003d08 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000

08003d0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e095      	b.n	8003e4a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d108      	bne.n	8003d38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d2e:	d009      	beq.n	8003d44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	61da      	str	r2, [r3, #28]
 8003d36:	e005      	b.n	8003d44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d106      	bne.n	8003d64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7fd fe90 	bl	8001a84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2202      	movs	r2, #2
 8003d68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d84:	d902      	bls.n	8003d8c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
 8003d8a:	e002      	b.n	8003d92 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d90:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003d9a:	d007      	beq.n	8003dac <HAL_SPI_Init+0xa0>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003da4:	d002      	beq.n	8003dac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003dbc:	431a      	orrs	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	431a      	orrs	r2, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	69db      	ldr	r3, [r3, #28]
 8003de0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003de4:	431a      	orrs	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dee:	ea42 0103 	orr.w	r1, r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	0c1b      	lsrs	r3, r3, #16
 8003e08:	f003 0204 	and.w	r2, r3, #4
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e10:	f003 0310 	and.w	r3, r3, #16
 8003e14:	431a      	orrs	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e28:	ea42 0103 	orr.w	r1, r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b088      	sub	sp, #32
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	60f8      	str	r0, [r7, #12]
 8003e5a:	60b9      	str	r1, [r7, #8]
 8003e5c:	603b      	str	r3, [r7, #0]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e62:	f7fe f89f 	bl	8001fa4 <HAL_GetTick>
 8003e66:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003e68:	88fb      	ldrh	r3, [r7, #6]
 8003e6a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d001      	beq.n	8003e7c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e15c      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <HAL_SPI_Transmit+0x36>
 8003e82:	88fb      	ldrh	r3, [r7, #6]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e154      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d101      	bne.n	8003e9a <HAL_SPI_Transmit+0x48>
 8003e96:	2302      	movs	r3, #2
 8003e98:	e14d      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	88fa      	ldrh	r2, [r7, #6]
 8003eba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	88fa      	ldrh	r2, [r7, #6]
 8003ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eec:	d10f      	bne.n	8003f0e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003efc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003f0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f18:	2b40      	cmp	r3, #64	@ 0x40
 8003f1a:	d007      	beq.n	8003f2c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f34:	d952      	bls.n	8003fdc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <HAL_SPI_Transmit+0xf2>
 8003f3e:	8b7b      	ldrh	r3, [r7, #26]
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d145      	bne.n	8003fd0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f48:	881a      	ldrh	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f54:	1c9a      	adds	r2, r3, #2
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	3b01      	subs	r3, #1
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003f68:	e032      	b.n	8003fd0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d112      	bne.n	8003f9e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7c:	881a      	ldrh	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f88:	1c9a      	adds	r2, r3, #2
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	3b01      	subs	r3, #1
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f9c:	e018      	b.n	8003fd0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f9e:	f7fe f801 	bl	8001fa4 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d803      	bhi.n	8003fb6 <HAL_SPI_Transmit+0x164>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb4:	d102      	bne.n	8003fbc <HAL_SPI_Transmit+0x16a>
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d109      	bne.n	8003fd0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e0b2      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1c7      	bne.n	8003f6a <HAL_SPI_Transmit+0x118>
 8003fda:	e083      	b.n	80040e4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_SPI_Transmit+0x198>
 8003fe4:	8b7b      	ldrh	r3, [r7, #26]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d177      	bne.n	80040da <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d912      	bls.n	800401a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff8:	881a      	ldrh	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004004:	1c9a      	adds	r2, r3, #2
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800400e:	b29b      	uxth	r3, r3
 8004010:	3b02      	subs	r3, #2
 8004012:	b29a      	uxth	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004018:	e05f      	b.n	80040da <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	330c      	adds	r3, #12
 8004024:	7812      	ldrb	r2, [r2, #0]
 8004026:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004036:	b29b      	uxth	r3, r3
 8004038:	3b01      	subs	r3, #1
 800403a:	b29a      	uxth	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004040:	e04b      	b.n	80040da <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b02      	cmp	r3, #2
 800404e:	d12b      	bne.n	80040a8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004054:	b29b      	uxth	r3, r3
 8004056:	2b01      	cmp	r3, #1
 8004058:	d912      	bls.n	8004080 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	881a      	ldrh	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406a:	1c9a      	adds	r2, r3, #2
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b02      	subs	r3, #2
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800407e:	e02c      	b.n	80040da <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	330c      	adds	r3, #12
 800408a:	7812      	ldrb	r2, [r2, #0]
 800408c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800409c:	b29b      	uxth	r3, r3
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040a6:	e018      	b.n	80040da <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040a8:	f7fd ff7c 	bl	8001fa4 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d803      	bhi.n	80040c0 <HAL_SPI_Transmit+0x26e>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040be:	d102      	bne.n	80040c6 <HAL_SPI_Transmit+0x274>
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d109      	bne.n	80040da <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e02d      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040de:	b29b      	uxth	r3, r3
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d1ae      	bne.n	8004042 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040e4:	69fa      	ldr	r2, [r7, #28]
 80040e6:	6839      	ldr	r1, [r7, #0]
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f000 f947 	bl	800437c <SPI_EndRxTxTransaction>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2220      	movs	r2, #32
 80040f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10a      	bne.n	8004118 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	617b      	str	r3, [r7, #20]
 8004116:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004134:	2300      	movs	r3, #0
  }
}
 8004136:	4618      	mov	r0, r3
 8004138:	3720      	adds	r7, #32
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	603b      	str	r3, [r7, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004150:	f7fd ff28 	bl	8001fa4 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004158:	1a9b      	subs	r3, r3, r2
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	4413      	add	r3, r2
 800415e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004160:	f7fd ff20 	bl	8001fa4 <HAL_GetTick>
 8004164:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004166:	4b39      	ldr	r3, [pc, #228]	@ (800424c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	015b      	lsls	r3, r3, #5
 800416c:	0d1b      	lsrs	r3, r3, #20
 800416e:	69fa      	ldr	r2, [r7, #28]
 8004170:	fb02 f303 	mul.w	r3, r2, r3
 8004174:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004176:	e055      	b.n	8004224 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417e:	d051      	beq.n	8004224 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004180:	f7fd ff10 	bl	8001fa4 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	429a      	cmp	r2, r3
 800418e:	d902      	bls.n	8004196 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d13d      	bne.n	8004212 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685a      	ldr	r2, [r3, #4]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041ae:	d111      	bne.n	80041d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041b8:	d004      	beq.n	80041c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041c2:	d107      	bne.n	80041d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041dc:	d10f      	bne.n	80041fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80041fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e018      	b.n	8004244 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d102      	bne.n	800421e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e002      	b.n	8004224 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	3b01      	subs	r3, #1
 8004222:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	4013      	ands	r3, r2
 800422e:	68ba      	ldr	r2, [r7, #8]
 8004230:	429a      	cmp	r2, r3
 8004232:	bf0c      	ite	eq
 8004234:	2301      	moveq	r3, #1
 8004236:	2300      	movne	r3, #0
 8004238:	b2db      	uxtb	r3, r3
 800423a:	461a      	mov	r2, r3
 800423c:	79fb      	ldrb	r3, [r7, #7]
 800423e:	429a      	cmp	r2, r3
 8004240:	d19a      	bne.n	8004178 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3720      	adds	r7, #32
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000024 	.word	0x20000024

08004250 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b08a      	sub	sp, #40	@ 0x28
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
 800425c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800425e:	2300      	movs	r3, #0
 8004260:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004262:	f7fd fe9f 	bl	8001fa4 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	4413      	add	r3, r2
 8004270:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004272:	f7fd fe97 	bl	8001fa4 <HAL_GetTick>
 8004276:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	330c      	adds	r3, #12
 800427e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004280:	4b3d      	ldr	r3, [pc, #244]	@ (8004378 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	4613      	mov	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	00da      	lsls	r2, r3, #3
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	0d1b      	lsrs	r3, r3, #20
 8004290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004292:	fb02 f303 	mul.w	r3, r2, r3
 8004296:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004298:	e061      	b.n	800435e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042a0:	d107      	bne.n	80042b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d104      	bne.n	80042b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80042b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b8:	d051      	beq.n	800435e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042ba:	f7fd fe73 	bl	8001fa4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	6a3b      	ldr	r3, [r7, #32]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d902      	bls.n	80042d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d13d      	bne.n	800434c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042e8:	d111      	bne.n	800430e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f2:	d004      	beq.n	80042fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042fc:	d107      	bne.n	800430e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800430c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004312:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004316:	d10f      	bne.n	8004338 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004336:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e011      	b.n	8004370 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d102      	bne.n	8004358 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004352:	2300      	movs	r3, #0
 8004354:	627b      	str	r3, [r7, #36]	@ 0x24
 8004356:	e002      	b.n	800435e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	3b01      	subs	r3, #1
 800435c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4013      	ands	r3, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	429a      	cmp	r2, r3
 800436c:	d195      	bne.n	800429a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800436e:	2300      	movs	r3, #0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3728      	adds	r7, #40	@ 0x28
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	20000024 	.word	0x20000024

0800437c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af02      	add	r7, sp, #8
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2200      	movs	r2, #0
 8004390:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f7ff ff5b 	bl	8004250 <SPI_WaitFifoStateUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d007      	beq.n	80043b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a4:	f043 0220 	orr.w	r2, r3, #32
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e027      	b.n	8004400 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	2200      	movs	r2, #0
 80043b8:	2180      	movs	r1, #128	@ 0x80
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f7ff fec0 	bl	8004140 <SPI_WaitFlagStateUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ca:	f043 0220 	orr.w	r2, r3, #32
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e014      	b.n	8004400 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	2200      	movs	r2, #0
 80043de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f7ff ff34 	bl	8004250 <SPI_WaitFifoStateUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d007      	beq.n	80043fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043f2:	f043 0220 	orr.w	r2, r3, #32
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e000      	b.n	8004400 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e049      	b.n	80044ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f841 	bl	80044b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3304      	adds	r3, #4
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f000 f9e0 	bl	800480c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d001      	beq.n	80044e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e04f      	b.n	8004584 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2202      	movs	r2, #2
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68da      	ldr	r2, [r3, #12]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f042 0201 	orr.w	r2, r2, #1
 80044fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a23      	ldr	r2, [pc, #140]	@ (8004590 <HAL_TIM_Base_Start_IT+0xc4>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d01d      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800450e:	d018      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a1f      	ldr	r2, [pc, #124]	@ (8004594 <HAL_TIM_Base_Start_IT+0xc8>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d013      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a1e      	ldr	r2, [pc, #120]	@ (8004598 <HAL_TIM_Base_Start_IT+0xcc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d00e      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1c      	ldr	r2, [pc, #112]	@ (800459c <HAL_TIM_Base_Start_IT+0xd0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d009      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a1b      	ldr	r2, [pc, #108]	@ (80045a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d004      	beq.n	8004542 <HAL_TIM_Base_Start_IT+0x76>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a19      	ldr	r2, [pc, #100]	@ (80045a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d115      	bne.n	800456e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	4b17      	ldr	r3, [pc, #92]	@ (80045a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800454a:	4013      	ands	r3, r2
 800454c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b06      	cmp	r3, #6
 8004552:	d015      	beq.n	8004580 <HAL_TIM_Base_Start_IT+0xb4>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800455a:	d011      	beq.n	8004580 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f042 0201 	orr.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800456c:	e008      	b.n	8004580 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f042 0201 	orr.w	r2, r2, #1
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	e000      	b.n	8004582 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004580:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3714      	adds	r7, #20
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	40012c00 	.word	0x40012c00
 8004594:	40000400 	.word	0x40000400
 8004598:	40000800 	.word	0x40000800
 800459c:	40000c00 	.word	0x40000c00
 80045a0:	40013400 	.word	0x40013400
 80045a4:	40014000 	.word	0x40014000
 80045a8:	00010007 	.word	0x00010007

080045ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d020      	beq.n	8004610 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01b      	beq.n	8004610 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0202 	mvn.w	r2, #2
 80045e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f8e9 	bl	80047ce <HAL_TIM_IC_CaptureCallback>
 80045fc:	e005      	b.n	800460a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f8db 	bl	80047ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 f8ec 	bl	80047e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 0304 	and.w	r3, r3, #4
 8004616:	2b00      	cmp	r3, #0
 8004618:	d020      	beq.n	800465c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d01b      	beq.n	800465c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0204 	mvn.w	r2, #4
 800462c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f8c3 	bl	80047ce <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f8b5 	bl	80047ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f8c6 	bl	80047e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	2b00      	cmp	r3, #0
 8004664:	d020      	beq.n	80046a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d01b      	beq.n	80046a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0208 	mvn.w	r2, #8
 8004678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2204      	movs	r2, #4
 800467e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f89d 	bl	80047ce <HAL_TIM_IC_CaptureCallback>
 8004694:	e005      	b.n	80046a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f88f 	bl	80047ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f8a0 	bl	80047e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0310 	and.w	r3, r3, #16
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d020      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d01b      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0210 	mvn.w	r2, #16
 80046c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2208      	movs	r2, #8
 80046ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f877 	bl	80047ce <HAL_TIM_IC_CaptureCallback>
 80046e0:	e005      	b.n	80046ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f869 	bl	80047ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f87a 	bl	80047e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00c      	beq.n	8004718 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d007      	beq.n	8004718 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0201 	mvn.w	r2, #1
 8004710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd f960 	bl	80019d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471e:	2b00      	cmp	r3, #0
 8004720:	d104      	bne.n	800472c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00c      	beq.n	8004746 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004732:	2b00      	cmp	r3, #0
 8004734:	d007      	beq.n	8004746 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800473e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 f90d 	bl	8004960 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00c      	beq.n	800476a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004756:	2b00      	cmp	r3, #0
 8004758:	d007      	beq.n	800476a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f905 	bl	8004974 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00c      	beq.n	800478e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477a:	2b00      	cmp	r3, #0
 800477c:	d007      	beq.n	800478e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f834 	bl	80047f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f003 0320 	and.w	r3, r3, #32
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00c      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f003 0320 	and.w	r3, r3, #32
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d007      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f06f 0220 	mvn.w	r2, #32
 80047aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f8cd 	bl	800494c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr

080047ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b083      	sub	sp, #12
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr

080047e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a43      	ldr	r2, [pc, #268]	@ (800492c <TIM_Base_SetConfig+0x120>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d013      	beq.n	800484c <TIM_Base_SetConfig+0x40>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482a:	d00f      	beq.n	800484c <TIM_Base_SetConfig+0x40>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a40      	ldr	r2, [pc, #256]	@ (8004930 <TIM_Base_SetConfig+0x124>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d00b      	beq.n	800484c <TIM_Base_SetConfig+0x40>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a3f      	ldr	r2, [pc, #252]	@ (8004934 <TIM_Base_SetConfig+0x128>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d007      	beq.n	800484c <TIM_Base_SetConfig+0x40>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a3e      	ldr	r2, [pc, #248]	@ (8004938 <TIM_Base_SetConfig+0x12c>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d003      	beq.n	800484c <TIM_Base_SetConfig+0x40>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a3d      	ldr	r2, [pc, #244]	@ (800493c <TIM_Base_SetConfig+0x130>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d108      	bne.n	800485e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a32      	ldr	r2, [pc, #200]	@ (800492c <TIM_Base_SetConfig+0x120>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d01f      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800486c:	d01b      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a2f      	ldr	r2, [pc, #188]	@ (8004930 <TIM_Base_SetConfig+0x124>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d017      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a2e      	ldr	r2, [pc, #184]	@ (8004934 <TIM_Base_SetConfig+0x128>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d013      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a2d      	ldr	r2, [pc, #180]	@ (8004938 <TIM_Base_SetConfig+0x12c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d00f      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a2c      	ldr	r2, [pc, #176]	@ (800493c <TIM_Base_SetConfig+0x130>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d00b      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a2b      	ldr	r2, [pc, #172]	@ (8004940 <TIM_Base_SetConfig+0x134>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d007      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	4a2a      	ldr	r2, [pc, #168]	@ (8004944 <TIM_Base_SetConfig+0x138>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d003      	beq.n	80048a6 <TIM_Base_SetConfig+0x9a>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	4a29      	ldr	r2, [pc, #164]	@ (8004948 <TIM_Base_SetConfig+0x13c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d108      	bne.n	80048b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a14      	ldr	r2, [pc, #80]	@ (800492c <TIM_Base_SetConfig+0x120>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d00f      	beq.n	80048fe <TIM_Base_SetConfig+0xf2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a16      	ldr	r2, [pc, #88]	@ (800493c <TIM_Base_SetConfig+0x130>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00b      	beq.n	80048fe <TIM_Base_SetConfig+0xf2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a15      	ldr	r2, [pc, #84]	@ (8004940 <TIM_Base_SetConfig+0x134>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d007      	beq.n	80048fe <TIM_Base_SetConfig+0xf2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a14      	ldr	r2, [pc, #80]	@ (8004944 <TIM_Base_SetConfig+0x138>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_Base_SetConfig+0xf2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a13      	ldr	r2, [pc, #76]	@ (8004948 <TIM_Base_SetConfig+0x13c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d103      	bne.n	8004906 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	691a      	ldr	r2, [r3, #16]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f043 0204 	orr.w	r2, r3, #4
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	601a      	str	r2, [r3, #0]
}
 800491e:	bf00      	nop
 8004920:	3714      	adds	r7, #20
 8004922:	46bd      	mov	sp, r7
 8004924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	40012c00 	.word	0x40012c00
 8004930:	40000400 	.word	0x40000400
 8004934:	40000800 	.word	0x40000800
 8004938:	40000c00 	.word	0x40000c00
 800493c:	40013400 	.word	0x40013400
 8004940:	40014000 	.word	0x40014000
 8004944:	40014400 	.word	0x40014400
 8004948:	40014800 	.word	0x40014800

0800494c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004954:	bf00      	nop
 8004956:	370c      	adds	r7, #12
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e040      	b.n	8004a1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fd fa38 	bl	8001e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	@ 0x24
 80049b4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0201 	bic.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 feb0 	bl	8005734 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 fbf5 	bl	80051c4 <UART_SetConfig>
 80049da:	4603      	mov	r3, r0
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e01b      	b.n	8004a1c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 ff2f 	bl	8005878 <UART_CheckIdleState>
 8004a1a:	4603      	mov	r3, r0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b08b      	sub	sp, #44	@ 0x2c
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a36:	2b20      	cmp	r3, #32
 8004a38:	d147      	bne.n	8004aca <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d002      	beq.n	8004a46 <HAL_UART_Transmit_IT+0x22>
 8004a40:	88fb      	ldrh	r3, [r7, #6]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d101      	bne.n	8004a4a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e040      	b.n	8004acc <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	88fa      	ldrh	r2, [r7, #6]
 8004a54:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	88fa      	ldrh	r2, [r7, #6]
 8004a5c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2221      	movs	r2, #33	@ 0x21
 8004a72:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a7c:	d107      	bne.n	8004a8e <HAL_UART_Transmit_IT+0x6a>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d103      	bne.n	8004a8e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	4a13      	ldr	r2, [pc, #76]	@ (8004ad8 <HAL_UART_Transmit_IT+0xb4>)
 8004a8a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004a8c:	e002      	b.n	8004a94 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4a12      	ldr	r2, [pc, #72]	@ (8004adc <HAL_UART_Transmit_IT+0xb8>)
 8004a92:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	613b      	str	r3, [r7, #16]
   return(result);
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004aa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	623b      	str	r3, [r7, #32]
 8004ab4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab6:	69f9      	ldr	r1, [r7, #28]
 8004ab8:	6a3a      	ldr	r2, [r7, #32]
 8004aba:	e841 2300 	strex	r3, r2, [r1]
 8004abe:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1e6      	bne.n	8004a94 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	e000      	b.n	8004acc <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004aca:	2302      	movs	r3, #2
  }
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	372c      	adds	r7, #44	@ 0x2c
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	08005dcb 	.word	0x08005dcb
 8004adc:	08005d15 	.word	0x08005d15

08004ae0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	@ 0x28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	4613      	mov	r3, r2
 8004aec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d137      	bne.n	8004b68 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_UART_Receive_IT+0x24>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e030      	b.n	8004b6a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a18      	ldr	r2, [pc, #96]	@ (8004b74 <HAL_UART_Receive_IT+0x94>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d01f      	beq.n	8004b58 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d018      	beq.n	8004b58 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	e853 3f00 	ldrex	r3, [r3]
 8004b32:	613b      	str	r3, [r7, #16]
   return(result);
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	461a      	mov	r2, r3
 8004b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b44:	623b      	str	r3, [r7, #32]
 8004b46:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b48:	69f9      	ldr	r1, [r7, #28]
 8004b4a:	6a3a      	ldr	r2, [r7, #32]
 8004b4c:	e841 2300 	strex	r3, r2, [r1]
 8004b50:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1e6      	bne.n	8004b26 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b58:	88fb      	ldrh	r3, [r7, #6]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f000 ffa0 	bl	8005aa4 <UART_Start_Receive_IT>
 8004b64:	4603      	mov	r3, r0
 8004b66:	e000      	b.n	8004b6a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b68:	2302      	movs	r3, #2
  }
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3728      	adds	r7, #40	@ 0x28
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40008000 	.word	0x40008000

08004b78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004b9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ba2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004bac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d115      	bne.n	8004be0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bb8:	f003 0320 	and.w	r3, r3, #32
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00f      	beq.n	8004be0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bc4:	f003 0320 	and.w	r3, r3, #32
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d009      	beq.n	8004be0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 82ca 	beq.w	800516a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	4798      	blx	r3
      }
      return;
 8004bde:	e2c4      	b.n	800516a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004be0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 8117 	beq.w	8004e18 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d106      	bne.n	8004c04 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004bf6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004bfa:	4b85      	ldr	r3, [pc, #532]	@ (8004e10 <HAL_UART_IRQHandler+0x298>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 810a 	beq.w	8004e18 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c08:	f003 0301 	and.w	r3, r3, #1
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d011      	beq.n	8004c34 <HAL_UART_IRQHandler+0xbc>
 8004c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00b      	beq.n	8004c34 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2201      	movs	r2, #1
 8004c22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c2a:	f043 0201 	orr.w	r2, r3, #1
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c38:	f003 0302 	and.w	r3, r3, #2
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d011      	beq.n	8004c64 <HAL_UART_IRQHandler+0xec>
 8004c40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d00b      	beq.n	8004c64 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2202      	movs	r2, #2
 8004c52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c5a:	f043 0204 	orr.w	r2, r3, #4
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c68:	f003 0304 	and.w	r3, r3, #4
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d011      	beq.n	8004c94 <HAL_UART_IRQHandler+0x11c>
 8004c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c74:	f003 0301 	and.w	r3, r3, #1
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00b      	beq.n	8004c94 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2204      	movs	r2, #4
 8004c82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c8a:	f043 0202 	orr.w	r2, r3, #2
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c98:	f003 0308 	and.w	r3, r3, #8
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d017      	beq.n	8004cd0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca4:	f003 0320 	and.w	r3, r3, #32
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d105      	bne.n	8004cb8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cb0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00b      	beq.n	8004cd0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2208      	movs	r2, #8
 8004cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cc6:	f043 0208 	orr.w	r2, r3, #8
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d012      	beq.n	8004d02 <HAL_UART_IRQHandler+0x18a>
 8004cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ce0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00c      	beq.n	8004d02 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cf0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cf8:	f043 0220 	orr.w	r2, r3, #32
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 8230 	beq.w	800516e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004d0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d12:	f003 0320 	and.w	r3, r3, #32
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00d      	beq.n	8004d36 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004d1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d1e:	f003 0320 	and.w	r3, r3, #32
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d007      	beq.n	8004d36 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d4a:	2b40      	cmp	r3, #64	@ 0x40
 8004d4c:	d005      	beq.n	8004d5a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004d4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004d52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d04f      	beq.n	8004dfa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 ff68 	bl	8005c30 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d6a:	2b40      	cmp	r3, #64	@ 0x40
 8004d6c:	d141      	bne.n	8004df2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3308      	adds	r3, #8
 8004d74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d7c:	e853 3f00 	ldrex	r3, [r3]
 8004d80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	3308      	adds	r3, #8
 8004d96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004da6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004daa:	e841 2300 	strex	r3, r2, [r1]
 8004dae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004db2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1d9      	bne.n	8004d6e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d013      	beq.n	8004dea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dc6:	4a13      	ldr	r2, [pc, #76]	@ (8004e14 <HAL_UART_IRQHandler+0x29c>)
 8004dc8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fd fa17 	bl	8002202 <HAL_DMA_Abort_IT>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d017      	beq.n	8004e0a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004de4:	4610      	mov	r0, r2
 8004de6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004de8:	e00f      	b.n	8004e0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f9d4 	bl	8005198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df0:	e00b      	b.n	8004e0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f9d0 	bl	8005198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004df8:	e007      	b.n	8004e0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f9cc 	bl	8005198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004e08:	e1b1      	b.n	800516e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e0a:	bf00      	nop
    return;
 8004e0c:	e1af      	b.n	800516e <HAL_UART_IRQHandler+0x5f6>
 8004e0e:	bf00      	nop
 8004e10:	04000120 	.word	0x04000120
 8004e14:	08005cf9 	.word	0x08005cf9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	f040 816a 	bne.w	80050f6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e26:	f003 0310 	and.w	r3, r3, #16
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 8163 	beq.w	80050f6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e34:	f003 0310 	and.w	r3, r3, #16
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 815c 	beq.w	80050f6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2210      	movs	r2, #16
 8004e44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	f040 80d4 	bne.w	8004ffe <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004e62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 80ad 	beq.w	8004fc6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004e72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e76:	429a      	cmp	r2, r3
 8004e78:	f080 80a5 	bcs.w	8004fc6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e82:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f040 8086 	bne.w	8004fa4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004ea4:	e853 3f00 	ldrex	r3, [r3]
 8004ea8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004eac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004eb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004ec2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004ec6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004ece:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004ed2:	e841 2300 	strex	r3, r2, [r1]
 8004ed6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004eda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1da      	bne.n	8004e98 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004eec:	e853 3f00 	ldrex	r3, [r3]
 8004ef0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ef4:	f023 0301 	bic.w	r3, r3, #1
 8004ef8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3308      	adds	r3, #8
 8004f02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f12:	e841 2300 	strex	r3, r2, [r1]
 8004f16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1e1      	bne.n	8004ee2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	3308      	adds	r3, #8
 8004f24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f28:	e853 3f00 	ldrex	r3, [r3]
 8004f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3308      	adds	r3, #8
 8004f3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004f44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004f48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004f4a:	e841 2300 	strex	r3, r2, [r1]
 8004f4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004f50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1e3      	bne.n	8004f1e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f6c:	e853 3f00 	ldrex	r3, [r3]
 8004f70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004f72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f74:	f023 0310 	bic.w	r3, r3, #16
 8004f78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	461a      	mov	r2, r3
 8004f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f88:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f8e:	e841 2300 	strex	r3, r2, [r1]
 8004f92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1e4      	bne.n	8004f64 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fd f8ee 	bl	8002180 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f8f4 	bl	80051ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004fc4:	e0d5      	b.n	8005172 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004fcc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	f040 80ce 	bne.w	8005172 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0320 	and.w	r3, r3, #32
 8004fe2:	2b20      	cmp	r3, #32
 8004fe4:	f040 80c5 	bne.w	8005172 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2202      	movs	r2, #2
 8004fec:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8d8 	bl	80051ac <HAL_UARTEx_RxEventCallback>
      return;
 8004ffc:	e0b9      	b.n	8005172 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800500a:	b29b      	uxth	r3, r3
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	f000 80ab 	beq.w	8005176 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005020:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80a6 	beq.w	8005176 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800503a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800503e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	461a      	mov	r2, r3
 8005048:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800504c:	647b      	str	r3, [r7, #68]	@ 0x44
 800504e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005050:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005052:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005054:	e841 2300 	strex	r3, r2, [r1]
 8005058:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800505a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e4      	bne.n	800502a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3308      	adds	r3, #8
 8005066:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	e853 3f00 	ldrex	r3, [r3]
 800506e:	623b      	str	r3, [r7, #32]
   return(result);
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	f023 0301 	bic.w	r3, r3, #1
 8005076:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3308      	adds	r3, #8
 8005080:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005084:	633a      	str	r2, [r7, #48]	@ 0x30
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005088:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800508a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800508c:	e841 2300 	strex	r3, r2, [r1]
 8005090:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1e3      	bne.n	8005060 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2220      	movs	r2, #32
 800509c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	e853 3f00 	ldrex	r3, [r3]
 80050b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f023 0310 	bic.w	r3, r3, #16
 80050c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	461a      	mov	r2, r3
 80050ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80050ce:	61fb      	str	r3, [r7, #28]
 80050d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	69b9      	ldr	r1, [r7, #24]
 80050d4:	69fa      	ldr	r2, [r7, #28]
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	617b      	str	r3, [r7, #20]
   return(result);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e4      	bne.n	80050ac <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2202      	movs	r2, #2
 80050e6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80050e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050ec:	4619      	mov	r1, r3
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f85c 	bl	80051ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050f4:	e03f      	b.n	8005176 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80050f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00e      	beq.n	8005120 <HAL_UART_IRQHandler+0x5a8>
 8005102:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d008      	beq.n	8005120 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005116:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f001 f899 	bl	8006250 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800511e:	e02d      	b.n	800517c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005124:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005128:	2b00      	cmp	r3, #0
 800512a:	d00e      	beq.n	800514a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800512c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005134:	2b00      	cmp	r3, #0
 8005136:	d008      	beq.n	800514a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d01c      	beq.n	800517a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	4798      	blx	r3
    }
    return;
 8005148:	e017      	b.n	800517a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800514a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005152:	2b00      	cmp	r3, #0
 8005154:	d012      	beq.n	800517c <HAL_UART_IRQHandler+0x604>
 8005156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800515a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fe91 	bl	8005e8a <UART_EndTransmit_IT>
    return;
 8005168:	e008      	b.n	800517c <HAL_UART_IRQHandler+0x604>
      return;
 800516a:	bf00      	nop
 800516c:	e006      	b.n	800517c <HAL_UART_IRQHandler+0x604>
    return;
 800516e:	bf00      	nop
 8005170:	e004      	b.n	800517c <HAL_UART_IRQHandler+0x604>
      return;
 8005172:	bf00      	nop
 8005174:	e002      	b.n	800517c <HAL_UART_IRQHandler+0x604>
      return;
 8005176:	bf00      	nop
 8005178:	e000      	b.n	800517c <HAL_UART_IRQHandler+0x604>
    return;
 800517a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800517c:	37e8      	adds	r7, #232	@ 0xe8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop

08005184 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051b8:	bf00      	nop
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051c8:	b08a      	sub	sp, #40	@ 0x28
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051ce:	2300      	movs	r3, #0
 80051d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689a      	ldr	r2, [r3, #8]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	431a      	orrs	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	431a      	orrs	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	4ba4      	ldr	r3, [pc, #656]	@ (8005484 <UART_SetConfig+0x2c0>)
 80051f4:	4013      	ands	r3, r2
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	6812      	ldr	r2, [r2, #0]
 80051fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	68da      	ldr	r2, [r3, #12]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a99      	ldr	r2, [pc, #612]	@ (8005488 <UART_SetConfig+0x2c4>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d004      	beq.n	8005230 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800522c:	4313      	orrs	r3, r2
 800522e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005240:	430a      	orrs	r2, r1
 8005242:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a90      	ldr	r2, [pc, #576]	@ (800548c <UART_SetConfig+0x2c8>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d126      	bne.n	800529c <UART_SetConfig+0xd8>
 800524e:	4b90      	ldr	r3, [pc, #576]	@ (8005490 <UART_SetConfig+0x2cc>)
 8005250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005254:	f003 0303 	and.w	r3, r3, #3
 8005258:	2b03      	cmp	r3, #3
 800525a:	d81b      	bhi.n	8005294 <UART_SetConfig+0xd0>
 800525c:	a201      	add	r2, pc, #4	@ (adr r2, 8005264 <UART_SetConfig+0xa0>)
 800525e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005262:	bf00      	nop
 8005264:	08005275 	.word	0x08005275
 8005268:	08005285 	.word	0x08005285
 800526c:	0800527d 	.word	0x0800527d
 8005270:	0800528d 	.word	0x0800528d
 8005274:	2301      	movs	r3, #1
 8005276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800527a:	e116      	b.n	80054aa <UART_SetConfig+0x2e6>
 800527c:	2302      	movs	r3, #2
 800527e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005282:	e112      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005284:	2304      	movs	r3, #4
 8005286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800528a:	e10e      	b.n	80054aa <UART_SetConfig+0x2e6>
 800528c:	2308      	movs	r3, #8
 800528e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005292:	e10a      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005294:	2310      	movs	r3, #16
 8005296:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529a:	e106      	b.n	80054aa <UART_SetConfig+0x2e6>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a7c      	ldr	r2, [pc, #496]	@ (8005494 <UART_SetConfig+0x2d0>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d138      	bne.n	8005318 <UART_SetConfig+0x154>
 80052a6:	4b7a      	ldr	r3, [pc, #488]	@ (8005490 <UART_SetConfig+0x2cc>)
 80052a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ac:	f003 030c 	and.w	r3, r3, #12
 80052b0:	2b0c      	cmp	r3, #12
 80052b2:	d82d      	bhi.n	8005310 <UART_SetConfig+0x14c>
 80052b4:	a201      	add	r2, pc, #4	@ (adr r2, 80052bc <UART_SetConfig+0xf8>)
 80052b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ba:	bf00      	nop
 80052bc:	080052f1 	.word	0x080052f1
 80052c0:	08005311 	.word	0x08005311
 80052c4:	08005311 	.word	0x08005311
 80052c8:	08005311 	.word	0x08005311
 80052cc:	08005301 	.word	0x08005301
 80052d0:	08005311 	.word	0x08005311
 80052d4:	08005311 	.word	0x08005311
 80052d8:	08005311 	.word	0x08005311
 80052dc:	080052f9 	.word	0x080052f9
 80052e0:	08005311 	.word	0x08005311
 80052e4:	08005311 	.word	0x08005311
 80052e8:	08005311 	.word	0x08005311
 80052ec:	08005309 	.word	0x08005309
 80052f0:	2300      	movs	r3, #0
 80052f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f6:	e0d8      	b.n	80054aa <UART_SetConfig+0x2e6>
 80052f8:	2302      	movs	r3, #2
 80052fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052fe:	e0d4      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005300:	2304      	movs	r3, #4
 8005302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005306:	e0d0      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005308:	2308      	movs	r3, #8
 800530a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800530e:	e0cc      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005310:	2310      	movs	r3, #16
 8005312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005316:	e0c8      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a5e      	ldr	r2, [pc, #376]	@ (8005498 <UART_SetConfig+0x2d4>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d125      	bne.n	800536e <UART_SetConfig+0x1aa>
 8005322:	4b5b      	ldr	r3, [pc, #364]	@ (8005490 <UART_SetConfig+0x2cc>)
 8005324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005328:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800532c:	2b30      	cmp	r3, #48	@ 0x30
 800532e:	d016      	beq.n	800535e <UART_SetConfig+0x19a>
 8005330:	2b30      	cmp	r3, #48	@ 0x30
 8005332:	d818      	bhi.n	8005366 <UART_SetConfig+0x1a2>
 8005334:	2b20      	cmp	r3, #32
 8005336:	d00a      	beq.n	800534e <UART_SetConfig+0x18a>
 8005338:	2b20      	cmp	r3, #32
 800533a:	d814      	bhi.n	8005366 <UART_SetConfig+0x1a2>
 800533c:	2b00      	cmp	r3, #0
 800533e:	d002      	beq.n	8005346 <UART_SetConfig+0x182>
 8005340:	2b10      	cmp	r3, #16
 8005342:	d008      	beq.n	8005356 <UART_SetConfig+0x192>
 8005344:	e00f      	b.n	8005366 <UART_SetConfig+0x1a2>
 8005346:	2300      	movs	r3, #0
 8005348:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800534c:	e0ad      	b.n	80054aa <UART_SetConfig+0x2e6>
 800534e:	2302      	movs	r3, #2
 8005350:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005354:	e0a9      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005356:	2304      	movs	r3, #4
 8005358:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800535c:	e0a5      	b.n	80054aa <UART_SetConfig+0x2e6>
 800535e:	2308      	movs	r3, #8
 8005360:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005364:	e0a1      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005366:	2310      	movs	r3, #16
 8005368:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800536c:	e09d      	b.n	80054aa <UART_SetConfig+0x2e6>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a4a      	ldr	r2, [pc, #296]	@ (800549c <UART_SetConfig+0x2d8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d125      	bne.n	80053c4 <UART_SetConfig+0x200>
 8005378:	4b45      	ldr	r3, [pc, #276]	@ (8005490 <UART_SetConfig+0x2cc>)
 800537a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800537e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005382:	2bc0      	cmp	r3, #192	@ 0xc0
 8005384:	d016      	beq.n	80053b4 <UART_SetConfig+0x1f0>
 8005386:	2bc0      	cmp	r3, #192	@ 0xc0
 8005388:	d818      	bhi.n	80053bc <UART_SetConfig+0x1f8>
 800538a:	2b80      	cmp	r3, #128	@ 0x80
 800538c:	d00a      	beq.n	80053a4 <UART_SetConfig+0x1e0>
 800538e:	2b80      	cmp	r3, #128	@ 0x80
 8005390:	d814      	bhi.n	80053bc <UART_SetConfig+0x1f8>
 8005392:	2b00      	cmp	r3, #0
 8005394:	d002      	beq.n	800539c <UART_SetConfig+0x1d8>
 8005396:	2b40      	cmp	r3, #64	@ 0x40
 8005398:	d008      	beq.n	80053ac <UART_SetConfig+0x1e8>
 800539a:	e00f      	b.n	80053bc <UART_SetConfig+0x1f8>
 800539c:	2300      	movs	r3, #0
 800539e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053a2:	e082      	b.n	80054aa <UART_SetConfig+0x2e6>
 80053a4:	2302      	movs	r3, #2
 80053a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053aa:	e07e      	b.n	80054aa <UART_SetConfig+0x2e6>
 80053ac:	2304      	movs	r3, #4
 80053ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053b2:	e07a      	b.n	80054aa <UART_SetConfig+0x2e6>
 80053b4:	2308      	movs	r3, #8
 80053b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ba:	e076      	b.n	80054aa <UART_SetConfig+0x2e6>
 80053bc:	2310      	movs	r3, #16
 80053be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053c2:	e072      	b.n	80054aa <UART_SetConfig+0x2e6>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a35      	ldr	r2, [pc, #212]	@ (80054a0 <UART_SetConfig+0x2dc>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d12a      	bne.n	8005424 <UART_SetConfig+0x260>
 80053ce:	4b30      	ldr	r3, [pc, #192]	@ (8005490 <UART_SetConfig+0x2cc>)
 80053d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053dc:	d01a      	beq.n	8005414 <UART_SetConfig+0x250>
 80053de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053e2:	d81b      	bhi.n	800541c <UART_SetConfig+0x258>
 80053e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053e8:	d00c      	beq.n	8005404 <UART_SetConfig+0x240>
 80053ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053ee:	d815      	bhi.n	800541c <UART_SetConfig+0x258>
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d003      	beq.n	80053fc <UART_SetConfig+0x238>
 80053f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053f8:	d008      	beq.n	800540c <UART_SetConfig+0x248>
 80053fa:	e00f      	b.n	800541c <UART_SetConfig+0x258>
 80053fc:	2300      	movs	r3, #0
 80053fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005402:	e052      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005404:	2302      	movs	r3, #2
 8005406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800540a:	e04e      	b.n	80054aa <UART_SetConfig+0x2e6>
 800540c:	2304      	movs	r3, #4
 800540e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005412:	e04a      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005414:	2308      	movs	r3, #8
 8005416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800541a:	e046      	b.n	80054aa <UART_SetConfig+0x2e6>
 800541c:	2310      	movs	r3, #16
 800541e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005422:	e042      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a17      	ldr	r2, [pc, #92]	@ (8005488 <UART_SetConfig+0x2c4>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d13a      	bne.n	80054a4 <UART_SetConfig+0x2e0>
 800542e:	4b18      	ldr	r3, [pc, #96]	@ (8005490 <UART_SetConfig+0x2cc>)
 8005430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005434:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005438:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800543c:	d01a      	beq.n	8005474 <UART_SetConfig+0x2b0>
 800543e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005442:	d81b      	bhi.n	800547c <UART_SetConfig+0x2b8>
 8005444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005448:	d00c      	beq.n	8005464 <UART_SetConfig+0x2a0>
 800544a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800544e:	d815      	bhi.n	800547c <UART_SetConfig+0x2b8>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <UART_SetConfig+0x298>
 8005454:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005458:	d008      	beq.n	800546c <UART_SetConfig+0x2a8>
 800545a:	e00f      	b.n	800547c <UART_SetConfig+0x2b8>
 800545c:	2300      	movs	r3, #0
 800545e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005462:	e022      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005464:	2302      	movs	r3, #2
 8005466:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800546a:	e01e      	b.n	80054aa <UART_SetConfig+0x2e6>
 800546c:	2304      	movs	r3, #4
 800546e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005472:	e01a      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005474:	2308      	movs	r3, #8
 8005476:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800547a:	e016      	b.n	80054aa <UART_SetConfig+0x2e6>
 800547c:	2310      	movs	r3, #16
 800547e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005482:	e012      	b.n	80054aa <UART_SetConfig+0x2e6>
 8005484:	efff69f3 	.word	0xefff69f3
 8005488:	40008000 	.word	0x40008000
 800548c:	40013800 	.word	0x40013800
 8005490:	40021000 	.word	0x40021000
 8005494:	40004400 	.word	0x40004400
 8005498:	40004800 	.word	0x40004800
 800549c:	40004c00 	.word	0x40004c00
 80054a0:	40005000 	.word	0x40005000
 80054a4:	2310      	movs	r3, #16
 80054a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a9f      	ldr	r2, [pc, #636]	@ (800572c <UART_SetConfig+0x568>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d17a      	bne.n	80055aa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d824      	bhi.n	8005506 <UART_SetConfig+0x342>
 80054bc:	a201      	add	r2, pc, #4	@ (adr r2, 80054c4 <UART_SetConfig+0x300>)
 80054be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c2:	bf00      	nop
 80054c4:	080054e9 	.word	0x080054e9
 80054c8:	08005507 	.word	0x08005507
 80054cc:	080054f1 	.word	0x080054f1
 80054d0:	08005507 	.word	0x08005507
 80054d4:	080054f7 	.word	0x080054f7
 80054d8:	08005507 	.word	0x08005507
 80054dc:	08005507 	.word	0x08005507
 80054e0:	08005507 	.word	0x08005507
 80054e4:	080054ff 	.word	0x080054ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054e8:	f7fd fe96 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 80054ec:	61f8      	str	r0, [r7, #28]
        break;
 80054ee:	e010      	b.n	8005512 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054f0:	4b8f      	ldr	r3, [pc, #572]	@ (8005730 <UART_SetConfig+0x56c>)
 80054f2:	61fb      	str	r3, [r7, #28]
        break;
 80054f4:	e00d      	b.n	8005512 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054f6:	f7fd fdf7 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 80054fa:	61f8      	str	r0, [r7, #28]
        break;
 80054fc:	e009      	b.n	8005512 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005502:	61fb      	str	r3, [r7, #28]
        break;
 8005504:	e005      	b.n	8005512 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005510:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 80fb 	beq.w	8005710 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	4613      	mov	r3, r2
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	4413      	add	r3, r2
 8005524:	69fa      	ldr	r2, [r7, #28]
 8005526:	429a      	cmp	r2, r3
 8005528:	d305      	bcc.n	8005536 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005530:	69fa      	ldr	r2, [r7, #28]
 8005532:	429a      	cmp	r2, r3
 8005534:	d903      	bls.n	800553e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800553c:	e0e8      	b.n	8005710 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	2200      	movs	r2, #0
 8005542:	461c      	mov	r4, r3
 8005544:	4615      	mov	r5, r2
 8005546:	f04f 0200 	mov.w	r2, #0
 800554a:	f04f 0300 	mov.w	r3, #0
 800554e:	022b      	lsls	r3, r5, #8
 8005550:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005554:	0222      	lsls	r2, r4, #8
 8005556:	68f9      	ldr	r1, [r7, #12]
 8005558:	6849      	ldr	r1, [r1, #4]
 800555a:	0849      	lsrs	r1, r1, #1
 800555c:	2000      	movs	r0, #0
 800555e:	4688      	mov	r8, r1
 8005560:	4681      	mov	r9, r0
 8005562:	eb12 0a08 	adds.w	sl, r2, r8
 8005566:	eb43 0b09 	adc.w	fp, r3, r9
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	603b      	str	r3, [r7, #0]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005578:	4650      	mov	r0, sl
 800557a:	4659      	mov	r1, fp
 800557c:	f7fa fe28 	bl	80001d0 <__aeabi_uldivmod>
 8005580:	4602      	mov	r2, r0
 8005582:	460b      	mov	r3, r1
 8005584:	4613      	mov	r3, r2
 8005586:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005588:	69bb      	ldr	r3, [r7, #24]
 800558a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800558e:	d308      	bcc.n	80055a2 <UART_SetConfig+0x3de>
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005596:	d204      	bcs.n	80055a2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	60da      	str	r2, [r3, #12]
 80055a0:	e0b6      	b.n	8005710 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80055a8:	e0b2      	b.n	8005710 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055b2:	d15e      	bne.n	8005672 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80055b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055b8:	2b08      	cmp	r3, #8
 80055ba:	d828      	bhi.n	800560e <UART_SetConfig+0x44a>
 80055bc:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <UART_SetConfig+0x400>)
 80055be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c2:	bf00      	nop
 80055c4:	080055e9 	.word	0x080055e9
 80055c8:	080055f1 	.word	0x080055f1
 80055cc:	080055f9 	.word	0x080055f9
 80055d0:	0800560f 	.word	0x0800560f
 80055d4:	080055ff 	.word	0x080055ff
 80055d8:	0800560f 	.word	0x0800560f
 80055dc:	0800560f 	.word	0x0800560f
 80055e0:	0800560f 	.word	0x0800560f
 80055e4:	08005607 	.word	0x08005607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055e8:	f7fd fe16 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 80055ec:	61f8      	str	r0, [r7, #28]
        break;
 80055ee:	e014      	b.n	800561a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055f0:	f7fd fe28 	bl	8003244 <HAL_RCC_GetPCLK2Freq>
 80055f4:	61f8      	str	r0, [r7, #28]
        break;
 80055f6:	e010      	b.n	800561a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005730 <UART_SetConfig+0x56c>)
 80055fa:	61fb      	str	r3, [r7, #28]
        break;
 80055fc:	e00d      	b.n	800561a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055fe:	f7fd fd73 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 8005602:	61f8      	str	r0, [r7, #28]
        break;
 8005604:	e009      	b.n	800561a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800560a:	61fb      	str	r3, [r7, #28]
        break;
 800560c:	e005      	b.n	800561a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005618:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d077      	beq.n	8005710 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	005a      	lsls	r2, r3, #1
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	085b      	lsrs	r3, r3, #1
 800562a:	441a      	add	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	fbb2 f3f3 	udiv	r3, r2, r3
 8005634:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	2b0f      	cmp	r3, #15
 800563a:	d916      	bls.n	800566a <UART_SetConfig+0x4a6>
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005642:	d212      	bcs.n	800566a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	b29b      	uxth	r3, r3
 8005648:	f023 030f 	bic.w	r3, r3, #15
 800564c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	085b      	lsrs	r3, r3, #1
 8005652:	b29b      	uxth	r3, r3
 8005654:	f003 0307 	and.w	r3, r3, #7
 8005658:	b29a      	uxth	r2, r3
 800565a:	8afb      	ldrh	r3, [r7, #22]
 800565c:	4313      	orrs	r3, r2
 800565e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	8afa      	ldrh	r2, [r7, #22]
 8005666:	60da      	str	r2, [r3, #12]
 8005668:	e052      	b.n	8005710 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005670:	e04e      	b.n	8005710 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005672:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005676:	2b08      	cmp	r3, #8
 8005678:	d827      	bhi.n	80056ca <UART_SetConfig+0x506>
 800567a:	a201      	add	r2, pc, #4	@ (adr r2, 8005680 <UART_SetConfig+0x4bc>)
 800567c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005680:	080056a5 	.word	0x080056a5
 8005684:	080056ad 	.word	0x080056ad
 8005688:	080056b5 	.word	0x080056b5
 800568c:	080056cb 	.word	0x080056cb
 8005690:	080056bb 	.word	0x080056bb
 8005694:	080056cb 	.word	0x080056cb
 8005698:	080056cb 	.word	0x080056cb
 800569c:	080056cb 	.word	0x080056cb
 80056a0:	080056c3 	.word	0x080056c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056a4:	f7fd fdb8 	bl	8003218 <HAL_RCC_GetPCLK1Freq>
 80056a8:	61f8      	str	r0, [r7, #28]
        break;
 80056aa:	e014      	b.n	80056d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056ac:	f7fd fdca 	bl	8003244 <HAL_RCC_GetPCLK2Freq>
 80056b0:	61f8      	str	r0, [r7, #28]
        break;
 80056b2:	e010      	b.n	80056d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005730 <UART_SetConfig+0x56c>)
 80056b6:	61fb      	str	r3, [r7, #28]
        break;
 80056b8:	e00d      	b.n	80056d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056ba:	f7fd fd15 	bl	80030e8 <HAL_RCC_GetSysClockFreq>
 80056be:	61f8      	str	r0, [r7, #28]
        break;
 80056c0:	e009      	b.n	80056d6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056c6:	61fb      	str	r3, [r7, #28]
        break;
 80056c8:	e005      	b.n	80056d6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80056ca:	2300      	movs	r3, #0
 80056cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80056d4:	bf00      	nop
    }

    if (pclk != 0U)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d019      	beq.n	8005710 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	085a      	lsrs	r2, r3, #1
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	441a      	add	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80056ee:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	2b0f      	cmp	r3, #15
 80056f4:	d909      	bls.n	800570a <UART_SetConfig+0x546>
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056fc:	d205      	bcs.n	800570a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	60da      	str	r2, [r3, #12]
 8005708:	e002      	b.n	8005710 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800571c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005720:	4618      	mov	r0, r3
 8005722:	3728      	adds	r7, #40	@ 0x28
 8005724:	46bd      	mov	sp, r7
 8005726:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800572a:	bf00      	nop
 800572c:	40008000 	.word	0x40008000
 8005730:	00f42400 	.word	0x00f42400

08005734 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	f003 0308 	and.w	r3, r3, #8
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00a      	beq.n	800575e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005762:	f003 0301 	and.w	r3, r3, #1
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00a      	beq.n	80057a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a6:	f003 0304 	and.w	r3, r3, #4
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00a      	beq.n	80057c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c8:	f003 0310 	and.w	r3, r3, #16
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00a      	beq.n	8005808 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	430a      	orrs	r2, r1
 8005806:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005810:	2b00      	cmp	r3, #0
 8005812:	d01a      	beq.n	800584a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005832:	d10a      	bne.n	800584a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	605a      	str	r2, [r3, #4]
  }
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b098      	sub	sp, #96	@ 0x60
 800587c:	af02      	add	r7, sp, #8
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005888:	f7fc fb8c 	bl	8001fa4 <HAL_GetTick>
 800588c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0308 	and.w	r3, r3, #8
 8005898:	2b08      	cmp	r3, #8
 800589a:	d12e      	bne.n	80058fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800589c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058a4:	2200      	movs	r2, #0
 80058a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f88c 	bl	80059c8 <UART_WaitOnFlagUntilTimeout>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d021      	beq.n	80058fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e6      	bne.n	80058b6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2220      	movs	r2, #32
 80058ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e062      	b.n	80059c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b04      	cmp	r3, #4
 8005906:	d149      	bne.n	800599c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005908:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005910:	2200      	movs	r2, #0
 8005912:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f856 	bl	80059c8 <UART_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d03c      	beq.n	800599c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	623b      	str	r3, [r7, #32]
   return(result);
 8005930:	6a3b      	ldr	r3, [r7, #32]
 8005932:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005936:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	461a      	mov	r2, r3
 800593e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005940:	633b      	str	r3, [r7, #48]	@ 0x30
 8005942:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800594e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e6      	bne.n	8005922 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	3308      	adds	r3, #8
 800595a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	60fb      	str	r3, [r7, #12]
   return(result);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f023 0301 	bic.w	r3, r3, #1
 800596a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3308      	adds	r3, #8
 8005972:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005974:	61fa      	str	r2, [r7, #28]
 8005976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	69b9      	ldr	r1, [r7, #24]
 800597a:	69fa      	ldr	r2, [r7, #28]
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	617b      	str	r3, [r7, #20]
   return(result);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e5      	bne.n	8005954 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2220      	movs	r2, #32
 800598c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005998:	2303      	movs	r3, #3
 800599a:	e011      	b.n	80059c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2220      	movs	r2, #32
 80059a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2220      	movs	r2, #32
 80059a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2200      	movs	r2, #0
 80059b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80059be:	2300      	movs	r3, #0
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3758      	adds	r7, #88	@ 0x58
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	603b      	str	r3, [r7, #0]
 80059d4:	4613      	mov	r3, r2
 80059d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059d8:	e04f      	b.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e0:	d04b      	beq.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059e2:	f7fc fadf 	bl	8001fa4 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	69ba      	ldr	r2, [r7, #24]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d302      	bcc.n	80059f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d101      	bne.n	80059fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e04e      	b.n	8005a9a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0304 	and.w	r3, r3, #4
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d037      	beq.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	2b80      	cmp	r3, #128	@ 0x80
 8005a0e:	d034      	beq.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b40      	cmp	r3, #64	@ 0x40
 8005a14:	d031      	beq.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f003 0308 	and.w	r3, r3, #8
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d110      	bne.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2208      	movs	r2, #8
 8005a2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f8ff 	bl	8005c30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2208      	movs	r2, #8
 8005a36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e029      	b.n	8005a9a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69db      	ldr	r3, [r3, #28]
 8005a4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a54:	d111      	bne.n	8005a7a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 f8e5 	bl	8005c30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e00f      	b.n	8005a9a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69da      	ldr	r2, [r3, #28]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4013      	ands	r3, r2
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	bf0c      	ite	eq
 8005a8a:	2301      	moveq	r3, #1
 8005a8c:	2300      	movne	r3, #0
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	461a      	mov	r2, r3
 8005a92:	79fb      	ldrb	r3, [r7, #7]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	d0a0      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3710      	adds	r7, #16
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
	...

08005aa4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b097      	sub	sp, #92	@ 0x5c
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	4613      	mov	r3, r2
 8005ab0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	88fa      	ldrh	r2, [r7, #6]
 8005abc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	88fa      	ldrh	r2, [r7, #6]
 8005ac4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ad6:	d10e      	bne.n	8005af6 <UART_Start_Receive_IT+0x52>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	691b      	ldr	r3, [r3, #16]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d105      	bne.n	8005aec <UART_Start_Receive_IT+0x48>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005ae6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005aea:	e02d      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	22ff      	movs	r2, #255	@ 0xff
 8005af0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005af4:	e028      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10d      	bne.n	8005b1a <UART_Start_Receive_IT+0x76>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d104      	bne.n	8005b10 <UART_Start_Receive_IT+0x6c>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	22ff      	movs	r2, #255	@ 0xff
 8005b0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b0e:	e01b      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	227f      	movs	r2, #127	@ 0x7f
 8005b14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b18:	e016      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b22:	d10d      	bne.n	8005b40 <UART_Start_Receive_IT+0x9c>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <UART_Start_Receive_IT+0x92>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	227f      	movs	r2, #127	@ 0x7f
 8005b30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b34:	e008      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	223f      	movs	r2, #63	@ 0x3f
 8005b3a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005b3e:	e003      	b.n	8005b48 <UART_Start_Receive_IT+0xa4>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2222      	movs	r2, #34	@ 0x22
 8005b54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	3308      	adds	r3, #8
 8005b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b62:	e853 3f00 	ldrex	r3, [r3]
 8005b66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6a:	f043 0301 	orr.w	r3, r3, #1
 8005b6e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	3308      	adds	r3, #8
 8005b76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b78:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005b7a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005b7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b80:	e841 2300 	strex	r3, r2, [r1]
 8005b84:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1e5      	bne.n	8005b58 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b94:	d107      	bne.n	8005ba6 <UART_Start_Receive_IT+0x102>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d103      	bne.n	8005ba6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	4a21      	ldr	r2, [pc, #132]	@ (8005c28 <UART_Start_Receive_IT+0x184>)
 8005ba2:	669a      	str	r2, [r3, #104]	@ 0x68
 8005ba4:	e002      	b.n	8005bac <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4a20      	ldr	r2, [pc, #128]	@ (8005c2c <UART_Start_Receive_IT+0x188>)
 8005baa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d019      	beq.n	8005be8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbc:	e853 3f00 	ldrex	r3, [r3]
 8005bc0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	461a      	mov	r2, r3
 8005bd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005bd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005bda:	e841 2300 	strex	r3, r2, [r1]
 8005bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1e6      	bne.n	8005bb4 <UART_Start_Receive_IT+0x110>
 8005be6:	e018      	b.n	8005c1a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	e853 3f00 	ldrex	r3, [r3]
 8005bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	f043 0320 	orr.w	r3, r3, #32
 8005bfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c06:	623b      	str	r3, [r7, #32]
 8005c08:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0a:	69f9      	ldr	r1, [r7, #28]
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	e841 2300 	strex	r3, r2, [r1]
 8005c12:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1e6      	bne.n	8005be8 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	375c      	adds	r7, #92	@ 0x5c
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr
 8005c28:	08006099 	.word	0x08006099
 8005c2c:	08005ee1 	.word	0x08005ee1

08005c30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b095      	sub	sp, #84	@ 0x54
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c40:	e853 3f00 	ldrex	r3, [r3]
 8005c44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	461a      	mov	r2, r3
 8005c54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c56:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c5e:	e841 2300 	strex	r3, r2, [r1]
 8005c62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d1e6      	bne.n	8005c38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	3308      	adds	r3, #8
 8005c70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c72:	6a3b      	ldr	r3, [r7, #32]
 8005c74:	e853 3f00 	ldrex	r3, [r3]
 8005c78:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	f023 0301 	bic.w	r3, r3, #1
 8005c80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3308      	adds	r3, #8
 8005c88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c92:	e841 2300 	strex	r3, r2, [r1]
 8005c96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1e5      	bne.n	8005c6a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d118      	bne.n	8005cd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	e853 3f00 	ldrex	r3, [r3]
 8005cb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f023 0310 	bic.w	r3, r3, #16
 8005cba:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cc4:	61bb      	str	r3, [r7, #24]
 8005cc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6979      	ldr	r1, [r7, #20]
 8005cca:	69ba      	ldr	r2, [r7, #24]
 8005ccc:	e841 2300 	strex	r3, r2, [r1]
 8005cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1e6      	bne.n	8005ca6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005cec:	bf00      	nop
 8005cee:	3754      	adds	r7, #84	@ 0x54
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d04:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff fa46 	bl	8005198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d0c:	bf00      	nop
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b08f      	sub	sp, #60	@ 0x3c
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d20:	2b21      	cmp	r3, #33	@ 0x21
 8005d22:	d14c      	bne.n	8005dbe <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d132      	bne.n	8005d96 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d36:	6a3b      	ldr	r3, [r7, #32]
 8005d38:	e853 3f00 	ldrex	r3, [r3]
 8005d3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d3e:	69fb      	ldr	r3, [r7, #28]
 8005d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d50:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e6      	bne.n	8005d30 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	e853 3f00 	ldrex	r3, [r3]
 8005d6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d76:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d80:	61bb      	str	r3, [r7, #24]
 8005d82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	6979      	ldr	r1, [r7, #20]
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	e841 2300 	strex	r3, r2, [r1]
 8005d8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e6      	bne.n	8005d62 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005d94:	e013      	b.n	8005dbe <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d9a:	781a      	ldrb	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005da6:	1c5a      	adds	r2, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	3b01      	subs	r3, #1
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005dbe:	bf00      	nop
 8005dc0:	373c      	adds	r7, #60	@ 0x3c
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr

08005dca <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005dca:	b480      	push	{r7}
 8005dcc:	b091      	sub	sp, #68	@ 0x44
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dd6:	2b21      	cmp	r3, #33	@ 0x21
 8005dd8:	d151      	bne.n	8005e7e <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d132      	bne.n	8005e4c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dee:	e853 3f00 	ldrex	r3, [r3]
 8005df2:	623b      	str	r3, [r7, #32]
   return(result);
 8005df4:	6a3b      	ldr	r3, [r7, #32]
 8005df6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	461a      	mov	r2, r3
 8005e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e04:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e06:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e0c:	e841 2300 	strex	r3, r2, [r1]
 8005e10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e6      	bne.n	8005de6 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	e853 3f00 	ldrex	r3, [r3]
 8005e24:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e36:	61fb      	str	r3, [r7, #28]
 8005e38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3a:	69b9      	ldr	r1, [r7, #24]
 8005e3c:	69fa      	ldr	r2, [r7, #28]
 8005e3e:	e841 2300 	strex	r3, r2, [r1]
 8005e42:	617b      	str	r3, [r7, #20]
   return(result);
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1e6      	bne.n	8005e18 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005e4a:	e018      	b.n	8005e7e <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	461a      	mov	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e60:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e66:	1c9a      	adds	r2, r3, #2
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	3b01      	subs	r3, #1
 8005e76:	b29a      	uxth	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005e7e:	bf00      	nop
 8005e80:	3744      	adds	r7, #68	@ 0x44
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr

08005e8a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b088      	sub	sp, #32
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	e853 3f00 	ldrex	r3, [r3]
 8005e9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ea6:	61fb      	str	r3, [r7, #28]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	461a      	mov	r2, r3
 8005eae:	69fb      	ldr	r3, [r7, #28]
 8005eb0:	61bb      	str	r3, [r7, #24]
 8005eb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb4:	6979      	ldr	r1, [r7, #20]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	e841 2300 	strex	r3, r2, [r1]
 8005ebc:	613b      	str	r3, [r7, #16]
   return(result);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1e6      	bne.n	8005e92 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2220      	movs	r2, #32
 8005ec8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f7ff f957 	bl	8005184 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ed6:	bf00      	nop
 8005ed8:	3720      	adds	r7, #32
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
	...

08005ee0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b09c      	sub	sp, #112	@ 0x70
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005eee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ef8:	2b22      	cmp	r3, #34	@ 0x22
 8005efa:	f040 80be 	bne.w	800607a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f04:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f08:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f0c:	b2d9      	uxtb	r1, r3
 8005f0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005f12:	b2da      	uxtb	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f18:	400a      	ands	r2, r1
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f040 80a1 	bne.w	800608a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f50:	e853 3f00 	ldrex	r3, [r3]
 8005f54:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	461a      	mov	r2, r3
 8005f64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f66:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f68:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f6e:	e841 2300 	strex	r3, r2, [r1]
 8005f72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1e6      	bne.n	8005f48 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3308      	adds	r3, #8
 8005f80:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f8c:	f023 0301 	bic.w	r3, r3, #1
 8005f90:	667b      	str	r3, [r7, #100]	@ 0x64
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3308      	adds	r3, #8
 8005f98:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f9a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f9c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fa0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e5      	bne.n	8005f7a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a33      	ldr	r2, [pc, #204]	@ (8006094 <UART_RxISR_8BIT+0x1b4>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d01f      	beq.n	800600c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d018      	beq.n	800600c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe2:	e853 3f00 	ldrex	r3, [r3]
 8005fe6:	623b      	str	r3, [r7, #32]
   return(result);
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005fee:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ffa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006000:	e841 2300 	strex	r3, r2, [r1]
 8006004:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1e6      	bne.n	8005fda <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006010:	2b01      	cmp	r3, #1
 8006012:	d12e      	bne.n	8006072 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	e853 3f00 	ldrex	r3, [r3]
 8006026:	60fb      	str	r3, [r7, #12]
   return(result);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0310 	bic.w	r3, r3, #16
 800602e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603c:	69b9      	ldr	r1, [r7, #24]
 800603e:	69fa      	ldr	r2, [r7, #28]
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	617b      	str	r3, [r7, #20]
   return(result);
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e6      	bne.n	800601a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f003 0310 	and.w	r3, r3, #16
 8006056:	2b10      	cmp	r3, #16
 8006058:	d103      	bne.n	8006062 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2210      	movs	r2, #16
 8006060:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006068:	4619      	mov	r1, r3
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f7ff f89e 	bl	80051ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006070:	e00b      	b.n	800608a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fa fb2a 	bl	80006cc <HAL_UART_RxCpltCallback>
}
 8006078:	e007      	b.n	800608a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	699a      	ldr	r2, [r3, #24]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f042 0208 	orr.w	r2, r2, #8
 8006088:	619a      	str	r2, [r3, #24]
}
 800608a:	bf00      	nop
 800608c:	3770      	adds	r7, #112	@ 0x70
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40008000 	.word	0x40008000

08006098 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b09c      	sub	sp, #112	@ 0x70
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80060a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060b0:	2b22      	cmp	r3, #34	@ 0x22
 80060b2:	f040 80be 	bne.w	8006232 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80060c6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80060ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80060ce:	4013      	ands	r3, r2
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80060d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060da:	1c9a      	adds	r2, r3, #2
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f040 80a1 	bne.w	8006242 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006106:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006108:	e853 3f00 	ldrex	r3, [r3]
 800610c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800610e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006110:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006114:	667b      	str	r3, [r7, #100]	@ 0x64
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	461a      	mov	r2, r3
 800611c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800611e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006120:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006122:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006124:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006126:	e841 2300 	strex	r3, r2, [r1]
 800612a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800612c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1e6      	bne.n	8006100 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3308      	adds	r3, #8
 8006138:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800613c:	e853 3f00 	ldrex	r3, [r3]
 8006140:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	f023 0301 	bic.w	r3, r3, #1
 8006148:	663b      	str	r3, [r7, #96]	@ 0x60
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3308      	adds	r3, #8
 8006150:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006152:	643a      	str	r2, [r7, #64]	@ 0x40
 8006154:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006158:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800615a:	e841 2300 	strex	r3, r2, [r1]
 800615e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1e5      	bne.n	8006132 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2220      	movs	r2, #32
 800616a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a33      	ldr	r2, [pc, #204]	@ (800624c <UART_RxISR_16BIT+0x1b4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d01f      	beq.n	80061c4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800618e:	2b00      	cmp	r3, #0
 8006190:	d018      	beq.n	80061c4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006198:	6a3b      	ldr	r3, [r7, #32]
 800619a:	e853 3f00 	ldrex	r3, [r3]
 800619e:	61fb      	str	r3, [r7, #28]
   return(result);
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80061a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	461a      	mov	r2, r3
 80061ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061b2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061b8:	e841 2300 	strex	r3, r2, [r1]
 80061bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e6      	bne.n	8006192 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d12e      	bne.n	800622a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	e853 3f00 	ldrex	r3, [r3]
 80061de:	60bb      	str	r3, [r7, #8]
   return(result);
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	f023 0310 	bic.w	r3, r3, #16
 80061e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	461a      	mov	r2, r3
 80061ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f4:	6979      	ldr	r1, [r7, #20]
 80061f6:	69ba      	ldr	r2, [r7, #24]
 80061f8:	e841 2300 	strex	r3, r2, [r1]
 80061fc:	613b      	str	r3, [r7, #16]
   return(result);
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e6      	bne.n	80061d2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	69db      	ldr	r3, [r3, #28]
 800620a:	f003 0310 	and.w	r3, r3, #16
 800620e:	2b10      	cmp	r3, #16
 8006210:	d103      	bne.n	800621a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2210      	movs	r2, #16
 8006218:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006220:	4619      	mov	r1, r3
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f7fe ffc2 	bl	80051ac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006228:	e00b      	b.n	8006242 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7fa fa4e 	bl	80006cc <HAL_UART_RxCpltCallback>
}
 8006230:	e007      	b.n	8006242 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	699a      	ldr	r2, [r3, #24]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0208 	orr.w	r2, r2, #8
 8006240:	619a      	str	r2, [r3, #24]
}
 8006242:	bf00      	nop
 8006244:	3770      	adds	r7, #112	@ 0x70
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	40008000 	.word	0x40008000

08006250 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <__NVIC_SetPriority>:
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	4603      	mov	r3, r0
 800626c:	6039      	str	r1, [r7, #0]
 800626e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006274:	2b00      	cmp	r3, #0
 8006276:	db0a      	blt.n	800628e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	b2da      	uxtb	r2, r3
 800627c:	490c      	ldr	r1, [pc, #48]	@ (80062b0 <__NVIC_SetPriority+0x4c>)
 800627e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006282:	0112      	lsls	r2, r2, #4
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	440b      	add	r3, r1
 8006288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800628c:	e00a      	b.n	80062a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	b2da      	uxtb	r2, r3
 8006292:	4908      	ldr	r1, [pc, #32]	@ (80062b4 <__NVIC_SetPriority+0x50>)
 8006294:	79fb      	ldrb	r3, [r7, #7]
 8006296:	f003 030f 	and.w	r3, r3, #15
 800629a:	3b04      	subs	r3, #4
 800629c:	0112      	lsls	r2, r2, #4
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	440b      	add	r3, r1
 80062a2:	761a      	strb	r2, [r3, #24]
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	e000e100 	.word	0xe000e100
 80062b4:	e000ed00 	.word	0xe000ed00

080062b8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80062b8:	b580      	push	{r7, lr}
 80062ba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80062bc:	4b05      	ldr	r3, [pc, #20]	@ (80062d4 <SysTick_Handler+0x1c>)
 80062be:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80062c0:	f002 fd12 	bl	8008ce8 <xTaskGetSchedulerState>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d001      	beq.n	80062ce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80062ca:	f003 fe3d 	bl	8009f48 <xPortSysTickHandler>
  }
}
 80062ce:	bf00      	nop
 80062d0:	bd80      	pop	{r7, pc}
 80062d2:	bf00      	nop
 80062d4:	e000e010 	.word	0xe000e010

080062d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062d8:	b580      	push	{r7, lr}
 80062da:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062dc:	2100      	movs	r1, #0
 80062de:	f06f 0004 	mvn.w	r0, #4
 80062e2:	f7ff ffbf 	bl	8006264 <__NVIC_SetPriority>
#endif
}
 80062e6:	bf00      	nop
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062f2:	f3ef 8305 	mrs	r3, IPSR
 80062f6:	603b      	str	r3, [r7, #0]
  return(result);
 80062f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80062fe:	f06f 0305 	mvn.w	r3, #5
 8006302:	607b      	str	r3, [r7, #4]
 8006304:	e00c      	b.n	8006320 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006306:	4b0a      	ldr	r3, [pc, #40]	@ (8006330 <osKernelInitialize+0x44>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d105      	bne.n	800631a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800630e:	4b08      	ldr	r3, [pc, #32]	@ (8006330 <osKernelInitialize+0x44>)
 8006310:	2201      	movs	r2, #1
 8006312:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006314:	2300      	movs	r3, #0
 8006316:	607b      	str	r3, [r7, #4]
 8006318:	e002      	b.n	8006320 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800631a:	f04f 33ff 	mov.w	r3, #4294967295
 800631e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006320:	687b      	ldr	r3, [r7, #4]
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	20000234 	.word	0x20000234

08006334 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800633a:	f3ef 8305 	mrs	r3, IPSR
 800633e:	603b      	str	r3, [r7, #0]
  return(result);
 8006340:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006342:	2b00      	cmp	r3, #0
 8006344:	d003      	beq.n	800634e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006346:	f06f 0305 	mvn.w	r3, #5
 800634a:	607b      	str	r3, [r7, #4]
 800634c:	e010      	b.n	8006370 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800634e:	4b0b      	ldr	r3, [pc, #44]	@ (800637c <osKernelStart+0x48>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d109      	bne.n	800636a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006356:	f7ff ffbf 	bl	80062d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800635a:	4b08      	ldr	r3, [pc, #32]	@ (800637c <osKernelStart+0x48>)
 800635c:	2202      	movs	r2, #2
 800635e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006360:	f002 f84e 	bl	8008400 <vTaskStartScheduler>
      stat = osOK;
 8006364:	2300      	movs	r3, #0
 8006366:	607b      	str	r3, [r7, #4]
 8006368:	e002      	b.n	8006370 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800636a:	f04f 33ff 	mov.w	r3, #4294967295
 800636e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006370:	687b      	ldr	r3, [r7, #4]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	20000234 	.word	0x20000234

08006380 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006380:	b580      	push	{r7, lr}
 8006382:	b08e      	sub	sp, #56	@ 0x38
 8006384:	af04      	add	r7, sp, #16
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800638c:	2300      	movs	r3, #0
 800638e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006390:	f3ef 8305 	mrs	r3, IPSR
 8006394:	617b      	str	r3, [r7, #20]
  return(result);
 8006396:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006398:	2b00      	cmp	r3, #0
 800639a:	d17e      	bne.n	800649a <osThreadNew+0x11a>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d07b      	beq.n	800649a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80063a2:	2380      	movs	r3, #128	@ 0x80
 80063a4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80063a6:	2318      	movs	r3, #24
 80063a8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80063aa:	2300      	movs	r3, #0
 80063ac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80063ae:	f04f 33ff 	mov.w	r3, #4294967295
 80063b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d045      	beq.n	8006446 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d002      	beq.n	80063c8 <osThreadNew+0x48>
        name = attr->name;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	699b      	ldr	r3, [r3, #24]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d002      	beq.n	80063d6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d008      	beq.n	80063ee <osThreadNew+0x6e>
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	2b38      	cmp	r3, #56	@ 0x38
 80063e0:	d805      	bhi.n	80063ee <osThreadNew+0x6e>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d001      	beq.n	80063f2 <osThreadNew+0x72>
        return (NULL);
 80063ee:	2300      	movs	r3, #0
 80063f0:	e054      	b.n	800649c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	089b      	lsrs	r3, r3, #2
 8006400:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00e      	beq.n	8006428 <osThreadNew+0xa8>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68db      	ldr	r3, [r3, #12]
 800640e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006410:	d90a      	bls.n	8006428 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006416:	2b00      	cmp	r3, #0
 8006418:	d006      	beq.n	8006428 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	695b      	ldr	r3, [r3, #20]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d002      	beq.n	8006428 <osThreadNew+0xa8>
        mem = 1;
 8006422:	2301      	movs	r3, #1
 8006424:	61bb      	str	r3, [r7, #24]
 8006426:	e010      	b.n	800644a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10c      	bne.n	800644a <osThreadNew+0xca>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d108      	bne.n	800644a <osThreadNew+0xca>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	691b      	ldr	r3, [r3, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d104      	bne.n	800644a <osThreadNew+0xca>
          mem = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	61bb      	str	r3, [r7, #24]
 8006444:	e001      	b.n	800644a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006446:	2300      	movs	r3, #0
 8006448:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d110      	bne.n	8006472 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006458:	9202      	str	r2, [sp, #8]
 800645a:	9301      	str	r3, [sp, #4]
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	6a3a      	ldr	r2, [r7, #32]
 8006464:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006466:	68f8      	ldr	r0, [r7, #12]
 8006468:	f001 fdd6 	bl	8008018 <xTaskCreateStatic>
 800646c:	4603      	mov	r3, r0
 800646e:	613b      	str	r3, [r7, #16]
 8006470:	e013      	b.n	800649a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d110      	bne.n	800649a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	b29a      	uxth	r2, r3
 800647c:	f107 0310 	add.w	r3, r7, #16
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	9300      	str	r3, [sp, #0]
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f001 fe24 	bl	80080d8 <xTaskCreate>
 8006490:	4603      	mov	r3, r0
 8006492:	2b01      	cmp	r3, #1
 8006494:	d001      	beq.n	800649a <osThreadNew+0x11a>
            hTask = NULL;
 8006496:	2300      	movs	r3, #0
 8006498:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800649a:	693b      	ldr	r3, [r7, #16]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3728      	adds	r7, #40	@ 0x28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 80064a4:	b480      	push	{r7}
 80064a6:	b083      	sub	sp, #12
 80064a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064aa:	f3ef 8305 	mrs	r3, IPSR
 80064ae:	603b      	str	r3, [r7, #0]
  return(result);
 80064b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <osThreadYield+0x1a>
    stat = osErrorISR;
 80064b6:	f06f 0305 	mvn.w	r3, #5
 80064ba:	607b      	str	r3, [r7, #4]
 80064bc:	e009      	b.n	80064d2 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80064be:	2300      	movs	r3, #0
 80064c0:	607b      	str	r3, [r7, #4]
    taskYIELD();
 80064c2:	4b07      	ldr	r3, [pc, #28]	@ (80064e0 <osThreadYield+0x3c>)
 80064c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80064d2:	687b      	ldr	r3, [r7, #4]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	e000ed04 	.word	0xe000ed04

080064e4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064ec:	f3ef 8305 	mrs	r3, IPSR
 80064f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80064f2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d003      	beq.n	8006500 <osDelay+0x1c>
    stat = osErrorISR;
 80064f8:	f06f 0305 	mvn.w	r3, #5
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	e007      	b.n	8006510 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006500:	2300      	movs	r3, #0
 8006502:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <osDelay+0x2c>
      vTaskDelay(ticks);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f001 ff42 	bl	8008394 <vTaskDelay>
    }
  }

  return (stat);
 8006510:	68fb      	ldr	r3, [r7, #12]
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800651a:	b580      	push	{r7, lr}
 800651c:	b084      	sub	sp, #16
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f003 fb2c 	bl	8009b80 <pvTimerGetTimerID>
 8006528:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <TimerCallback+0x22>
    callb->func (callb->arg);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	6852      	ldr	r2, [r2, #4]
 8006538:	4610      	mov	r0, r2
 800653a:	4798      	blx	r3
  }
}
 800653c:	bf00      	nop
 800653e:	3710      	adds	r7, #16
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8006544:	b580      	push	{r7, lr}
 8006546:	b08c      	sub	sp, #48	@ 0x30
 8006548:	af02      	add	r7, sp, #8
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	607a      	str	r2, [r7, #4]
 800654e:	603b      	str	r3, [r7, #0]
 8006550:	460b      	mov	r3, r1
 8006552:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8006554:	2300      	movs	r3, #0
 8006556:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006558:	f3ef 8305 	mrs	r3, IPSR
 800655c:	613b      	str	r3, [r7, #16]
  return(result);
 800655e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8006560:	2b00      	cmp	r3, #0
 8006562:	d163      	bne.n	800662c <osTimerNew+0xe8>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d060      	beq.n	800662c <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800656a:	2008      	movs	r0, #8
 800656c:	f003 fd7e 	bl	800a06c <pvPortMalloc>
 8006570:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d059      	beq.n	800662c <osTimerNew+0xe8>
      callb->func = func;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8006584:	7afb      	ldrb	r3, [r7, #11]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d102      	bne.n	8006590 <osTimerNew+0x4c>
        reload = pdFALSE;
 800658a:	2300      	movs	r3, #0
 800658c:	61fb      	str	r3, [r7, #28]
 800658e:	e001      	b.n	8006594 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8006590:	2301      	movs	r3, #1
 8006592:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8006594:	f04f 33ff 	mov.w	r3, #4294967295
 8006598:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800659a:	2300      	movs	r3, #0
 800659c:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d01c      	beq.n	80065de <osTimerNew+0x9a>
        if (attr->name != NULL) {
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <osTimerNew+0x6e>
          name = attr->name;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d006      	beq.n	80065c8 <osTimerNew+0x84>
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	2b2b      	cmp	r3, #43	@ 0x2b
 80065c0:	d902      	bls.n	80065c8 <osTimerNew+0x84>
          mem = 1;
 80065c2:	2301      	movs	r3, #1
 80065c4:	61bb      	str	r3, [r7, #24]
 80065c6:	e00c      	b.n	80065e2 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d108      	bne.n	80065e2 <osTimerNew+0x9e>
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d104      	bne.n	80065e2 <osTimerNew+0x9e>
            mem = 0;
 80065d8:	2300      	movs	r3, #0
 80065da:	61bb      	str	r3, [r7, #24]
 80065dc:	e001      	b.n	80065e2 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d10c      	bne.n	8006602 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	9301      	str	r3, [sp, #4]
 80065ee:	4b12      	ldr	r3, [pc, #72]	@ (8006638 <osTimerNew+0xf4>)
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	69fa      	ldr	r2, [r7, #28]
 80065f6:	2101      	movs	r1, #1
 80065f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80065fa:	f002 ff0a 	bl	8009412 <xTimerCreateStatic>
 80065fe:	6238      	str	r0, [r7, #32]
 8006600:	e00b      	b.n	800661a <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d108      	bne.n	800661a <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8006608:	4b0b      	ldr	r3, [pc, #44]	@ (8006638 <osTimerNew+0xf4>)
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	69fa      	ldr	r2, [r7, #28]
 8006610:	2101      	movs	r1, #1
 8006612:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006614:	f002 fedc 	bl	80093d0 <xTimerCreate>
 8006618:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d105      	bne.n	800662c <osTimerNew+0xe8>
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d002      	beq.n	800662c <osTimerNew+0xe8>
        vPortFree (callb);
 8006626:	6978      	ldr	r0, [r7, #20]
 8006628:	f003 fdee 	bl	800a208 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800662c:	6a3b      	ldr	r3, [r7, #32]
}
 800662e:	4618      	mov	r0, r3
 8006630:	3728      	adds	r7, #40	@ 0x28
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	0800651b 	.word	0x0800651b

0800663c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af02      	add	r7, sp, #8
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800664a:	f3ef 8305 	mrs	r3, IPSR
 800664e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006650:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006652:	2b00      	cmp	r3, #0
 8006654:	d003      	beq.n	800665e <osTimerStart+0x22>
    stat = osErrorISR;
 8006656:	f06f 0305 	mvn.w	r3, #5
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	e017      	b.n	800668e <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d103      	bne.n	800666c <osTimerStart+0x30>
    stat = osErrorParameter;
 8006664:	f06f 0303 	mvn.w	r3, #3
 8006668:	617b      	str	r3, [r7, #20]
 800666a:	e010      	b.n	800668e <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800666c:	2300      	movs	r3, #0
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	2300      	movs	r3, #0
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	2104      	movs	r1, #4
 8006676:	6938      	ldr	r0, [r7, #16]
 8006678:	f002 ff48 	bl	800950c <xTimerGenericCommand>
 800667c:	4603      	mov	r3, r0
 800667e:	2b01      	cmp	r3, #1
 8006680:	d102      	bne.n	8006688 <osTimerStart+0x4c>
      stat = osOK;
 8006682:	2300      	movs	r3, #0
 8006684:	617b      	str	r3, [r7, #20]
 8006686:	e002      	b.n	800668e <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8006688:	f06f 0302 	mvn.w	r3, #2
 800668c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800668e:	697b      	ldr	r3, [r7, #20]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3718      	adds	r7, #24
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af02      	add	r7, sp, #8
 800669e:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066a4:	f3ef 8305 	mrs	r3, IPSR
 80066a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80066aa:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d003      	beq.n	80066b8 <osTimerStop+0x20>
    stat = osErrorISR;
 80066b0:	f06f 0305 	mvn.w	r3, #5
 80066b4:	617b      	str	r3, [r7, #20]
 80066b6:	e021      	b.n	80066fc <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d103      	bne.n	80066c6 <osTimerStop+0x2e>
    stat = osErrorParameter;
 80066be:	f06f 0303 	mvn.w	r3, #3
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	e01a      	b.n	80066fc <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 80066c6:	6938      	ldr	r0, [r7, #16]
 80066c8:	f003 fa30 	bl	8009b2c <xTimerIsTimerActive>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d103      	bne.n	80066da <osTimerStop+0x42>
      stat = osErrorResource;
 80066d2:	f06f 0302 	mvn.w	r3, #2
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	e010      	b.n	80066fc <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 80066da:	2300      	movs	r3, #0
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	2300      	movs	r3, #0
 80066e0:	2200      	movs	r2, #0
 80066e2:	2103      	movs	r1, #3
 80066e4:	6938      	ldr	r0, [r7, #16]
 80066e6:	f002 ff11 	bl	800950c <xTimerGenericCommand>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d102      	bne.n	80066f6 <osTimerStop+0x5e>
        stat = osOK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	e002      	b.n	80066fc <osTimerStop+0x64>
      } else {
        stat = osError;
 80066f6:	f04f 33ff 	mov.w	r3, #4294967295
 80066fa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80066fc:	697b      	ldr	r3, [r7, #20]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8006706:	b580      	push	{r7, lr}
 8006708:	b086      	sub	sp, #24
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006712:	f3ef 8305 	mrs	r3, IPSR
 8006716:	60fb      	str	r3, [r7, #12]
  return(result);
 8006718:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 800671a:	2b00      	cmp	r3, #0
 800671c:	d102      	bne.n	8006724 <osTimerIsRunning+0x1e>
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d102      	bne.n	800672a <osTimerIsRunning+0x24>
    running = 0U;
 8006724:	2300      	movs	r3, #0
 8006726:	617b      	str	r3, [r7, #20]
 8006728:	e004      	b.n	8006734 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 800672a:	6938      	ldr	r0, [r7, #16]
 800672c:	f003 f9fe 	bl	8009b2c <xTimerIsTimerActive>
 8006730:	4603      	mov	r3, r0
 8006732:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8006734:	697b      	ldr	r3, [r7, #20]
}
 8006736:	4618      	mov	r0, r3
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800673e:	b580      	push	{r7, lr}
 8006740:	b088      	sub	sp, #32
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006746:	2300      	movs	r3, #0
 8006748:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800674a:	f3ef 8305 	mrs	r3, IPSR
 800674e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006750:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006752:	2b00      	cmp	r3, #0
 8006754:	d174      	bne.n	8006840 <osMutexNew+0x102>
    if (attr != NULL) {
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <osMutexNew+0x26>
      type = attr->attr_bits;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	61bb      	str	r3, [r7, #24]
 8006762:	e001      	b.n	8006768 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	f003 0301 	and.w	r3, r3, #1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <osMutexNew+0x3a>
      rmtx = 1U;
 8006772:	2301      	movs	r3, #1
 8006774:	617b      	str	r3, [r7, #20]
 8006776:	e001      	b.n	800677c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b00      	cmp	r3, #0
 8006784:	d15c      	bne.n	8006840 <osMutexNew+0x102>
      mem = -1;
 8006786:	f04f 33ff 	mov.w	r3, #4294967295
 800678a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d015      	beq.n	80067be <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d006      	beq.n	80067a8 <osMutexNew+0x6a>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	2b4f      	cmp	r3, #79	@ 0x4f
 80067a0:	d902      	bls.n	80067a8 <osMutexNew+0x6a>
          mem = 1;
 80067a2:	2301      	movs	r3, #1
 80067a4:	613b      	str	r3, [r7, #16]
 80067a6:	e00c      	b.n	80067c2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d108      	bne.n	80067c2 <osMutexNew+0x84>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d104      	bne.n	80067c2 <osMutexNew+0x84>
            mem = 0;
 80067b8:	2300      	movs	r3, #0
 80067ba:	613b      	str	r3, [r7, #16]
 80067bc:	e001      	b.n	80067c2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80067be:	2300      	movs	r3, #0
 80067c0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d112      	bne.n	80067ee <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d007      	beq.n	80067de <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	4619      	mov	r1, r3
 80067d4:	2004      	movs	r0, #4
 80067d6:	f000 fcb2 	bl	800713e <xQueueCreateMutexStatic>
 80067da:	61f8      	str	r0, [r7, #28]
 80067dc:	e016      	b.n	800680c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	4619      	mov	r1, r3
 80067e4:	2001      	movs	r0, #1
 80067e6:	f000 fcaa 	bl	800713e <xQueueCreateMutexStatic>
 80067ea:	61f8      	str	r0, [r7, #28]
 80067ec:	e00e      	b.n	800680c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10b      	bne.n	800680c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d004      	beq.n	8006804 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80067fa:	2004      	movs	r0, #4
 80067fc:	f000 fc87 	bl	800710e <xQueueCreateMutex>
 8006800:	61f8      	str	r0, [r7, #28]
 8006802:	e003      	b.n	800680c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006804:	2001      	movs	r0, #1
 8006806:	f000 fc82 	bl	800710e <xQueueCreateMutex>
 800680a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00c      	beq.n	800682c <osMutexNew+0xee>
        if (attr != NULL) {
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d003      	beq.n	8006820 <osMutexNew+0xe2>
          name = attr->name;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	60fb      	str	r3, [r7, #12]
 800681e:	e001      	b.n	8006824 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006820:	2300      	movs	r3, #0
 8006822:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006824:	68f9      	ldr	r1, [r7, #12]
 8006826:	69f8      	ldr	r0, [r7, #28]
 8006828:	f001 fb6e 	bl	8007f08 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d006      	beq.n	8006840 <osMutexNew+0x102>
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	f043 0301 	orr.w	r3, r3, #1
 800683e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006840:	69fb      	ldr	r3, [r7, #28]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3720      	adds	r7, #32
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800684a:	b580      	push	{r7, lr}
 800684c:	b086      	sub	sp, #24
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
 8006852:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f023 0301 	bic.w	r3, r3, #1
 800685a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006864:	2300      	movs	r3, #0
 8006866:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006868:	f3ef 8305 	mrs	r3, IPSR
 800686c:	60bb      	str	r3, [r7, #8]
  return(result);
 800686e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006870:	2b00      	cmp	r3, #0
 8006872:	d003      	beq.n	800687c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006874:	f06f 0305 	mvn.w	r3, #5
 8006878:	617b      	str	r3, [r7, #20]
 800687a:	e02c      	b.n	80068d6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006882:	f06f 0303 	mvn.w	r3, #3
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	e025      	b.n	80068d6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d011      	beq.n	80068b4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006890:	6839      	ldr	r1, [r7, #0]
 8006892:	6938      	ldr	r0, [r7, #16]
 8006894:	f000 fca3 	bl	80071de <xQueueTakeMutexRecursive>
 8006898:	4603      	mov	r3, r0
 800689a:	2b01      	cmp	r3, #1
 800689c:	d01b      	beq.n	80068d6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d003      	beq.n	80068ac <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 80068a4:	f06f 0301 	mvn.w	r3, #1
 80068a8:	617b      	str	r3, [r7, #20]
 80068aa:	e014      	b.n	80068d6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80068ac:	f06f 0302 	mvn.w	r3, #2
 80068b0:	617b      	str	r3, [r7, #20]
 80068b2:	e010      	b.n	80068d6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80068b4:	6839      	ldr	r1, [r7, #0]
 80068b6:	6938      	ldr	r0, [r7, #16]
 80068b8:	f001 f848 	bl	800794c <xQueueSemaphoreTake>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b01      	cmp	r3, #1
 80068c0:	d009      	beq.n	80068d6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d003      	beq.n	80068d0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80068c8:	f06f 0301 	mvn.w	r3, #1
 80068cc:	617b      	str	r3, [r7, #20]
 80068ce:	e002      	b.n	80068d6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80068d0:	f06f 0302 	mvn.w	r3, #2
 80068d4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80068d6:	697b      	ldr	r3, [r7, #20]
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3718      	adds	r7, #24
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f023 0301 	bic.w	r3, r3, #1
 80068ee:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f003 0301 	and.w	r3, r3, #1
 80068f6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80068f8:	2300      	movs	r3, #0
 80068fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068fc:	f3ef 8305 	mrs	r3, IPSR
 8006900:	60bb      	str	r3, [r7, #8]
  return(result);
 8006902:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006908:	f06f 0305 	mvn.w	r3, #5
 800690c:	617b      	str	r3, [r7, #20]
 800690e:	e01f      	b.n	8006950 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d103      	bne.n	800691e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006916:	f06f 0303 	mvn.w	r3, #3
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	e018      	b.n	8006950 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d009      	beq.n	8006938 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006924:	6938      	ldr	r0, [r7, #16]
 8006926:	f000 fc25 	bl	8007174 <xQueueGiveMutexRecursive>
 800692a:	4603      	mov	r3, r0
 800692c:	2b01      	cmp	r3, #1
 800692e:	d00f      	beq.n	8006950 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006930:	f06f 0302 	mvn.w	r3, #2
 8006934:	617b      	str	r3, [r7, #20]
 8006936:	e00b      	b.n	8006950 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006938:	2300      	movs	r3, #0
 800693a:	2200      	movs	r2, #0
 800693c:	2100      	movs	r1, #0
 800693e:	6938      	ldr	r0, [r7, #16]
 8006940:	f000 fcf2 	bl	8007328 <xQueueGenericSend>
 8006944:	4603      	mov	r3, r0
 8006946:	2b01      	cmp	r3, #1
 8006948:	d002      	beq.n	8006950 <osMutexRelease+0x70>
        stat = osErrorResource;
 800694a:	f06f 0302 	mvn.w	r3, #2
 800694e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006950:	697b      	ldr	r3, [r7, #20]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3718      	adds	r7, #24
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800695a:	b580      	push	{r7, lr}
 800695c:	b08a      	sub	sp, #40	@ 0x28
 800695e:	af02      	add	r7, sp, #8
 8006960:	60f8      	str	r0, [r7, #12]
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006966:	2300      	movs	r3, #0
 8006968:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800696a:	f3ef 8305 	mrs	r3, IPSR
 800696e:	613b      	str	r3, [r7, #16]
  return(result);
 8006970:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006972:	2b00      	cmp	r3, #0
 8006974:	d175      	bne.n	8006a62 <osSemaphoreNew+0x108>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d072      	beq.n	8006a62 <osSemaphoreNew+0x108>
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	429a      	cmp	r2, r3
 8006982:	d86e      	bhi.n	8006a62 <osSemaphoreNew+0x108>
    mem = -1;
 8006984:	f04f 33ff 	mov.w	r3, #4294967295
 8006988:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d015      	beq.n	80069bc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d006      	beq.n	80069a6 <osSemaphoreNew+0x4c>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	2b4f      	cmp	r3, #79	@ 0x4f
 800699e:	d902      	bls.n	80069a6 <osSemaphoreNew+0x4c>
        mem = 1;
 80069a0:	2301      	movs	r3, #1
 80069a2:	61bb      	str	r3, [r7, #24]
 80069a4:	e00c      	b.n	80069c0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d108      	bne.n	80069c0 <osSemaphoreNew+0x66>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d104      	bne.n	80069c0 <osSemaphoreNew+0x66>
          mem = 0;
 80069b6:	2300      	movs	r3, #0
 80069b8:	61bb      	str	r3, [r7, #24]
 80069ba:	e001      	b.n	80069c0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80069bc:	2300      	movs	r3, #0
 80069be:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c6:	d04c      	beq.n	8006a62 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d128      	bne.n	8006a20 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d10a      	bne.n	80069ea <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	2203      	movs	r2, #3
 80069da:	9200      	str	r2, [sp, #0]
 80069dc:	2200      	movs	r2, #0
 80069de:	2100      	movs	r1, #0
 80069e0:	2001      	movs	r0, #1
 80069e2:	f000 fa9f 	bl	8006f24 <xQueueGenericCreateStatic>
 80069e6:	61f8      	str	r0, [r7, #28]
 80069e8:	e005      	b.n	80069f6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80069ea:	2203      	movs	r2, #3
 80069ec:	2100      	movs	r1, #0
 80069ee:	2001      	movs	r0, #1
 80069f0:	f000 fb15 	bl	800701e <xQueueGenericCreate>
 80069f4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d022      	beq.n	8006a42 <osSemaphoreNew+0xe8>
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d01f      	beq.n	8006a42 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006a02:	2300      	movs	r3, #0
 8006a04:	2200      	movs	r2, #0
 8006a06:	2100      	movs	r1, #0
 8006a08:	69f8      	ldr	r0, [r7, #28]
 8006a0a:	f000 fc8d 	bl	8007328 <xQueueGenericSend>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d016      	beq.n	8006a42 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006a14:	69f8      	ldr	r0, [r7, #28]
 8006a16:	f001 f92b 	bl	8007c70 <vQueueDelete>
            hSemaphore = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	61fb      	str	r3, [r7, #28]
 8006a1e:	e010      	b.n	8006a42 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d108      	bne.n	8006a38 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	68b9      	ldr	r1, [r7, #8]
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 fc0c 	bl	800724c <xQueueCreateCountingSemaphoreStatic>
 8006a34:	61f8      	str	r0, [r7, #28]
 8006a36:	e004      	b.n	8006a42 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006a38:	68b9      	ldr	r1, [r7, #8]
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 fc3f 	bl	80072be <xQueueCreateCountingSemaphore>
 8006a40:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00c      	beq.n	8006a62 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d003      	beq.n	8006a56 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	617b      	str	r3, [r7, #20]
 8006a54:	e001      	b.n	8006a5a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006a56:	2300      	movs	r3, #0
 8006a58:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006a5a:	6979      	ldr	r1, [r7, #20]
 8006a5c:	69f8      	ldr	r0, [r7, #28]
 8006a5e:	f001 fa53 	bl	8007f08 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006a62:	69fb      	ldr	r3, [r7, #28]
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3720      	adds	r7, #32
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b086      	sub	sp, #24
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d103      	bne.n	8006a8c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006a84:	f06f 0303 	mvn.w	r3, #3
 8006a88:	617b      	str	r3, [r7, #20]
 8006a8a:	e039      	b.n	8006b00 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a8c:	f3ef 8305 	mrs	r3, IPSR
 8006a90:	60fb      	str	r3, [r7, #12]
  return(result);
 8006a92:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d022      	beq.n	8006ade <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d003      	beq.n	8006aa6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006a9e:	f06f 0303 	mvn.w	r3, #3
 8006aa2:	617b      	str	r3, [r7, #20]
 8006aa4:	e02c      	b.n	8006b00 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006aaa:	f107 0308 	add.w	r3, r7, #8
 8006aae:	461a      	mov	r2, r3
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	6938      	ldr	r0, [r7, #16]
 8006ab4:	f001 f85a 	bl	8007b6c <xQueueReceiveFromISR>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d003      	beq.n	8006ac6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006abe:	f06f 0302 	mvn.w	r3, #2
 8006ac2:	617b      	str	r3, [r7, #20]
 8006ac4:	e01c      	b.n	8006b00 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d019      	beq.n	8006b00 <osSemaphoreAcquire+0x94>
 8006acc:	4b0f      	ldr	r3, [pc, #60]	@ (8006b0c <osSemaphoreAcquire+0xa0>)
 8006ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ad2:	601a      	str	r2, [r3, #0]
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	e010      	b.n	8006b00 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006ade:	6839      	ldr	r1, [r7, #0]
 8006ae0:	6938      	ldr	r0, [r7, #16]
 8006ae2:	f000 ff33 	bl	800794c <xQueueSemaphoreTake>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d009      	beq.n	8006b00 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d003      	beq.n	8006afa <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006af2:	f06f 0301 	mvn.w	r3, #1
 8006af6:	617b      	str	r3, [r7, #20]
 8006af8:	e002      	b.n	8006b00 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006afa:	f06f 0302 	mvn.w	r3, #2
 8006afe:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006b00:	697b      	ldr	r3, [r7, #20]
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3718      	adds	r7, #24
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop
 8006b0c:	e000ed04 	.word	0xe000ed04

08006b10 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b086      	sub	sp, #24
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d103      	bne.n	8006b2e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006b26:	f06f 0303 	mvn.w	r3, #3
 8006b2a:	617b      	str	r3, [r7, #20]
 8006b2c:	e02c      	b.n	8006b88 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b2e:	f3ef 8305 	mrs	r3, IPSR
 8006b32:	60fb      	str	r3, [r7, #12]
  return(result);
 8006b34:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d01a      	beq.n	8006b70 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006b3e:	f107 0308 	add.w	r3, r7, #8
 8006b42:	4619      	mov	r1, r3
 8006b44:	6938      	ldr	r0, [r7, #16]
 8006b46:	f000 fd8f 	bl	8007668 <xQueueGiveFromISR>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d003      	beq.n	8006b58 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006b50:	f06f 0302 	mvn.w	r3, #2
 8006b54:	617b      	str	r3, [r7, #20]
 8006b56:	e017      	b.n	8006b88 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d014      	beq.n	8006b88 <osSemaphoreRelease+0x78>
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b94 <osSemaphoreRelease+0x84>)
 8006b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b64:	601a      	str	r2, [r3, #0]
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	e00b      	b.n	8006b88 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006b70:	2300      	movs	r3, #0
 8006b72:	2200      	movs	r2, #0
 8006b74:	2100      	movs	r1, #0
 8006b76:	6938      	ldr	r0, [r7, #16]
 8006b78:	f000 fbd6 	bl	8007328 <xQueueGenericSend>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d002      	beq.n	8006b88 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006b82:	f06f 0302 	mvn.w	r3, #2
 8006b86:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006b88:	697b      	ldr	r3, [r7, #20]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	e000ed04 	.word	0xe000ed04

08006b98 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b08a      	sub	sp, #40	@ 0x28
 8006b9c:	af02      	add	r7, sp, #8
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ba8:	f3ef 8305 	mrs	r3, IPSR
 8006bac:	613b      	str	r3, [r7, #16]
  return(result);
 8006bae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d15f      	bne.n	8006c74 <osMessageQueueNew+0xdc>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d05c      	beq.n	8006c74 <osMessageQueueNew+0xdc>
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d059      	beq.n	8006c74 <osMessageQueueNew+0xdc>
    mem = -1;
 8006bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d029      	beq.n	8006c20 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d012      	beq.n	8006bfa <osMessageQueueNew+0x62>
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	2b4f      	cmp	r3, #79	@ 0x4f
 8006bda:	d90e      	bls.n	8006bfa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00a      	beq.n	8006bfa <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	695a      	ldr	r2, [r3, #20]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	68b9      	ldr	r1, [r7, #8]
 8006bec:	fb01 f303 	mul.w	r3, r1, r3
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d302      	bcc.n	8006bfa <osMessageQueueNew+0x62>
        mem = 1;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	61bb      	str	r3, [r7, #24]
 8006bf8:	e014      	b.n	8006c24 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d110      	bne.n	8006c24 <osMessageQueueNew+0x8c>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d10c      	bne.n	8006c24 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d108      	bne.n	8006c24 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d104      	bne.n	8006c24 <osMessageQueueNew+0x8c>
          mem = 0;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	61bb      	str	r3, [r7, #24]
 8006c1e:	e001      	b.n	8006c24 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d10b      	bne.n	8006c42 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	691a      	ldr	r2, [r3, #16]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	2100      	movs	r1, #0
 8006c34:	9100      	str	r1, [sp, #0]
 8006c36:	68b9      	ldr	r1, [r7, #8]
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f000 f973 	bl	8006f24 <xQueueGenericCreateStatic>
 8006c3e:	61f8      	str	r0, [r7, #28]
 8006c40:	e008      	b.n	8006c54 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d105      	bne.n	8006c54 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006c48:	2200      	movs	r2, #0
 8006c4a:	68b9      	ldr	r1, [r7, #8]
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f000 f9e6 	bl	800701e <xQueueGenericCreate>
 8006c52:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00c      	beq.n	8006c74 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d003      	beq.n	8006c68 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	e001      	b.n	8006c6c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006c6c:	6979      	ldr	r1, [r7, #20]
 8006c6e:	69f8      	ldr	r0, [r7, #28]
 8006c70:	f001 f94a 	bl	8007f08 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006c74:	69fb      	ldr	r3, [r7, #28]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3720      	adds	r7, #32
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
	...

08006c80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4a07      	ldr	r2, [pc, #28]	@ (8006cac <vApplicationGetIdleTaskMemory+0x2c>)
 8006c90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	4a06      	ldr	r2, [pc, #24]	@ (8006cb0 <vApplicationGetIdleTaskMemory+0x30>)
 8006c96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2280      	movs	r2, #128	@ 0x80
 8006c9c:	601a      	str	r2, [r3, #0]
}
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	20000238 	.word	0x20000238
 8006cb0:	200002e0 	.word	0x200002e0

08006cb4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4a07      	ldr	r2, [pc, #28]	@ (8006ce0 <vApplicationGetTimerTaskMemory+0x2c>)
 8006cc4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	4a06      	ldr	r2, [pc, #24]	@ (8006ce4 <vApplicationGetTimerTaskMemory+0x30>)
 8006cca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006cd2:	601a      	str	r2, [r3, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	3714      	adds	r7, #20
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr
 8006ce0:	200004e0 	.word	0x200004e0
 8006ce4:	20000588 	.word	0x20000588

08006ce8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b083      	sub	sp, #12
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f103 0208 	add.w	r2, r3, #8
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006d00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f103 0208 	add.w	r2, r3, #8
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f103 0208 	add.w	r2, r3, #8
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d36:	bf00      	nop
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d40:	4770      	bx	lr

08006d42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d42:	b480      	push	{r7}
 8006d44:	b085      	sub	sp, #20
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
 8006d4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	689a      	ldr	r2, [r3, #8]
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	601a      	str	r2, [r3, #0]
}
 8006d7e:	bf00      	nop
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr

08006d8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d8a:	b480      	push	{r7}
 8006d8c:	b085      	sub	sp, #20
 8006d8e:	af00      	add	r7, sp, #0
 8006d90:	6078      	str	r0, [r7, #4]
 8006d92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da0:	d103      	bne.n	8006daa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	e00c      	b.n	8006dc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	3308      	adds	r3, #8
 8006dae:	60fb      	str	r3, [r7, #12]
 8006db0:	e002      	b.n	8006db8 <vListInsert+0x2e>
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	60fb      	str	r3, [r7, #12]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d2f6      	bcs.n	8006db2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	683a      	ldr	r2, [r7, #0]
 8006dde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	1c5a      	adds	r2, r3, #1
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	601a      	str	r2, [r3, #0]
}
 8006df0:	bf00      	nop
 8006df2:	3714      	adds	r7, #20
 8006df4:	46bd      	mov	sp, r7
 8006df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfa:	4770      	bx	lr

08006dfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	6892      	ldr	r2, [r2, #8]
 8006e12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	6852      	ldr	r2, [r2, #4]
 8006e1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d103      	bne.n	8006e30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	1e5a      	subs	r2, r3, #1
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b084      	sub	sp, #16
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e76:	bf00      	nop
 8006e78:	bf00      	nop
 8006e7a:	e7fd      	b.n	8006e78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006e7c:	f002 ffd4 	bl	8009e28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e88:	68f9      	ldr	r1, [r7, #12]
 8006e8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006e8c:	fb01 f303 	mul.w	r3, r1, r3
 8006e90:	441a      	add	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eac:	3b01      	subs	r3, #1
 8006eae:	68f9      	ldr	r1, [r7, #12]
 8006eb0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006eb2:	fb01 f303 	mul.w	r3, r1, r3
 8006eb6:	441a      	add	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	22ff      	movs	r2, #255	@ 0xff
 8006ec0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	22ff      	movs	r2, #255	@ 0xff
 8006ec8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d114      	bne.n	8006efc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d01a      	beq.n	8006f10 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	3310      	adds	r3, #16
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f001 fd2c 	bl	800893c <xTaskRemoveFromEventList>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d012      	beq.n	8006f10 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006eea:	4b0d      	ldr	r3, [pc, #52]	@ (8006f20 <xQueueGenericReset+0xd0>)
 8006eec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	e009      	b.n	8006f10 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	3310      	adds	r3, #16
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fef1 	bl	8006ce8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	3324      	adds	r3, #36	@ 0x24
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff feec 	bl	8006ce8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f10:	f002 ffbc 	bl	8009e8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f14:	2301      	movs	r3, #1
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	e000ed04 	.word	0xe000ed04

08006f24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b08e      	sub	sp, #56	@ 0x38
 8006f28:	af02      	add	r7, sp, #8
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	60b9      	str	r1, [r7, #8]
 8006f2e:	607a      	str	r2, [r7, #4]
 8006f30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10b      	bne.n	8006f50 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f4a:	bf00      	nop
 8006f4c:	bf00      	nop
 8006f4e:	e7fd      	b.n	8006f4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10b      	bne.n	8006f6e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f68:	bf00      	nop
 8006f6a:	bf00      	nop
 8006f6c:	e7fd      	b.n	8006f6a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d002      	beq.n	8006f7a <xQueueGenericCreateStatic+0x56>
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <xQueueGenericCreateStatic+0x5a>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <xQueueGenericCreateStatic+0x5c>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d10b      	bne.n	8006f9c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f88:	f383 8811 	msr	BASEPRI, r3
 8006f8c:	f3bf 8f6f 	isb	sy
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	623b      	str	r3, [r7, #32]
}
 8006f96:	bf00      	nop
 8006f98:	bf00      	nop
 8006f9a:	e7fd      	b.n	8006f98 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d102      	bne.n	8006fa8 <xQueueGenericCreateStatic+0x84>
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d101      	bne.n	8006fac <xQueueGenericCreateStatic+0x88>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e000      	b.n	8006fae <xQueueGenericCreateStatic+0x8a>
 8006fac:	2300      	movs	r3, #0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10b      	bne.n	8006fca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb6:	f383 8811 	msr	BASEPRI, r3
 8006fba:	f3bf 8f6f 	isb	sy
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	61fb      	str	r3, [r7, #28]
}
 8006fc4:	bf00      	nop
 8006fc6:	bf00      	nop
 8006fc8:	e7fd      	b.n	8006fc6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006fca:	2350      	movs	r3, #80	@ 0x50
 8006fcc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b50      	cmp	r3, #80	@ 0x50
 8006fd2:	d00b      	beq.n	8006fec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	61bb      	str	r3, [r7, #24]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006fec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d00d      	beq.n	8007014 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007000:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007006:	9300      	str	r3, [sp, #0]
 8007008:	4613      	mov	r3, r2
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	68b9      	ldr	r1, [r7, #8]
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f000 f840 	bl	8007094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007016:	4618      	mov	r0, r3
 8007018:	3730      	adds	r7, #48	@ 0x30
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800701e:	b580      	push	{r7, lr}
 8007020:	b08a      	sub	sp, #40	@ 0x28
 8007022:	af02      	add	r7, sp, #8
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	4613      	mov	r3, r2
 800702a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10b      	bne.n	800704a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	613b      	str	r3, [r7, #16]
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop
 8007048:	e7fd      	b.n	8007046 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	68ba      	ldr	r2, [r7, #8]
 800704e:	fb02 f303 	mul.w	r3, r2, r3
 8007052:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	3350      	adds	r3, #80	@ 0x50
 8007058:	4618      	mov	r0, r3
 800705a:	f003 f807 	bl	800a06c <pvPortMalloc>
 800705e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d011      	beq.n	800708a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	3350      	adds	r3, #80	@ 0x50
 800706e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007078:	79fa      	ldrb	r2, [r7, #7]
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	9300      	str	r3, [sp, #0]
 800707e:	4613      	mov	r3, r2
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	68b9      	ldr	r1, [r7, #8]
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 f805 	bl	8007094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800708a:	69bb      	ldr	r3, [r7, #24]
	}
 800708c:	4618      	mov	r0, r3
 800708e:	3720      	adds	r7, #32
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
 80070a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d103      	bne.n	80070b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	69ba      	ldr	r2, [r7, #24]
 80070ac:	601a      	str	r2, [r3, #0]
 80070ae:	e002      	b.n	80070b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80070bc:	69bb      	ldr	r3, [r7, #24]
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80070c2:	2101      	movs	r1, #1
 80070c4:	69b8      	ldr	r0, [r7, #24]
 80070c6:	f7ff fec3 	bl	8006e50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	78fa      	ldrb	r2, [r7, #3]
 80070ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80070d2:	bf00      	nop
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}

080070da <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b082      	sub	sp, #8
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d00e      	beq.n	8007106 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80070fa:	2300      	movs	r3, #0
 80070fc:	2200      	movs	r2, #0
 80070fe:	2100      	movs	r1, #0
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 f911 	bl	8007328 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007106:	bf00      	nop
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}

0800710e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800710e:	b580      	push	{r7, lr}
 8007110:	b086      	sub	sp, #24
 8007112:	af00      	add	r7, sp, #0
 8007114:	4603      	mov	r3, r0
 8007116:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007118:	2301      	movs	r3, #1
 800711a:	617b      	str	r3, [r7, #20]
 800711c:	2300      	movs	r3, #0
 800711e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007120:	79fb      	ldrb	r3, [r7, #7]
 8007122:	461a      	mov	r2, r3
 8007124:	6939      	ldr	r1, [r7, #16]
 8007126:	6978      	ldr	r0, [r7, #20]
 8007128:	f7ff ff79 	bl	800701e <xQueueGenericCreate>
 800712c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f7ff ffd3 	bl	80070da <prvInitialiseMutex>

		return xNewQueue;
 8007134:	68fb      	ldr	r3, [r7, #12]
	}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}

0800713e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800713e:	b580      	push	{r7, lr}
 8007140:	b088      	sub	sp, #32
 8007142:	af02      	add	r7, sp, #8
 8007144:	4603      	mov	r3, r0
 8007146:	6039      	str	r1, [r7, #0]
 8007148:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800714a:	2301      	movs	r3, #1
 800714c:	617b      	str	r3, [r7, #20]
 800714e:	2300      	movs	r3, #0
 8007150:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007152:	79fb      	ldrb	r3, [r7, #7]
 8007154:	9300      	str	r3, [sp, #0]
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2200      	movs	r2, #0
 800715a:	6939      	ldr	r1, [r7, #16]
 800715c:	6978      	ldr	r0, [r7, #20]
 800715e:	f7ff fee1 	bl	8006f24 <xQueueGenericCreateStatic>
 8007162:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f7ff ffb8 	bl	80070da <prvInitialiseMutex>

		return xNewQueue;
 800716a:	68fb      	ldr	r3, [r7, #12]
	}
 800716c:	4618      	mov	r0, r3
 800716e:	3718      	adds	r7, #24
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007174:	b590      	push	{r4, r7, lr}
 8007176:	b087      	sub	sp, #28
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d10b      	bne.n	800719e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718a:	f383 8811 	msr	BASEPRI, r3
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f3bf 8f4f 	dsb	sy
 8007196:	60fb      	str	r3, [r7, #12]
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	e7fd      	b.n	800719a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	689c      	ldr	r4, [r3, #8]
 80071a2:	f001 fd91 	bl	8008cc8 <xTaskGetCurrentTaskHandle>
 80071a6:	4603      	mov	r3, r0
 80071a8:	429c      	cmp	r4, r3
 80071aa:	d111      	bne.n	80071d0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	1e5a      	subs	r2, r3, #1
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d105      	bne.n	80071ca <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80071be:	2300      	movs	r3, #0
 80071c0:	2200      	movs	r2, #0
 80071c2:	2100      	movs	r1, #0
 80071c4:	6938      	ldr	r0, [r7, #16]
 80071c6:	f000 f8af 	bl	8007328 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80071ca:	2301      	movs	r3, #1
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	e001      	b.n	80071d4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80071d4:	697b      	ldr	r3, [r7, #20]
	}
 80071d6:	4618      	mov	r0, r3
 80071d8:	371c      	adds	r7, #28
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd90      	pop	{r4, r7, pc}

080071de <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80071de:	b590      	push	{r4, r7, lr}
 80071e0:	b087      	sub	sp, #28
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10b      	bne.n	800720a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60fb      	str	r3, [r7, #12]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	689c      	ldr	r4, [r3, #8]
 800720e:	f001 fd5b 	bl	8008cc8 <xTaskGetCurrentTaskHandle>
 8007212:	4603      	mov	r3, r0
 8007214:	429c      	cmp	r4, r3
 8007216:	d107      	bne.n	8007228 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	1c5a      	adds	r2, r3, #1
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007222:	2301      	movs	r3, #1
 8007224:	617b      	str	r3, [r7, #20]
 8007226:	e00c      	b.n	8007242 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007228:	6839      	ldr	r1, [r7, #0]
 800722a:	6938      	ldr	r0, [r7, #16]
 800722c:	f000 fb8e 	bl	800794c <xQueueSemaphoreTake>
 8007230:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d004      	beq.n	8007242 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007242:	697b      	ldr	r3, [r7, #20]
	}
 8007244:	4618      	mov	r0, r3
 8007246:	371c      	adds	r7, #28
 8007248:	46bd      	mov	sp, r7
 800724a:	bd90      	pop	{r4, r7, pc}

0800724c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08a      	sub	sp, #40	@ 0x28
 8007250:	af02      	add	r7, sp, #8
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d10b      	bne.n	8007276 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007262:	f383 8811 	msr	BASEPRI, r3
 8007266:	f3bf 8f6f 	isb	sy
 800726a:	f3bf 8f4f 	dsb	sy
 800726e:	61bb      	str	r3, [r7, #24]
}
 8007270:	bf00      	nop
 8007272:	bf00      	nop
 8007274:	e7fd      	b.n	8007272 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	429a      	cmp	r2, r3
 800727c:	d90b      	bls.n	8007296 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800727e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007282:	f383 8811 	msr	BASEPRI, r3
 8007286:	f3bf 8f6f 	isb	sy
 800728a:	f3bf 8f4f 	dsb	sy
 800728e:	617b      	str	r3, [r7, #20]
}
 8007290:	bf00      	nop
 8007292:	bf00      	nop
 8007294:	e7fd      	b.n	8007292 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007296:	2302      	movs	r3, #2
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	2100      	movs	r1, #0
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f7ff fe3f 	bl	8006f24 <xQueueGenericCreateStatic>
 80072a6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d002      	beq.n	80072b4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	68ba      	ldr	r2, [r7, #8]
 80072b2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80072b4:	69fb      	ldr	r3, [r7, #28]
	}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3720      	adds	r7, #32
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}

080072be <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b086      	sub	sp, #24
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
 80072c6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10b      	bne.n	80072e6 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	613b      	str	r3, [r7, #16]
}
 80072e0:	bf00      	nop
 80072e2:	bf00      	nop
 80072e4:	e7fd      	b.n	80072e2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d90b      	bls.n	8007306 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	60fb      	str	r3, [r7, #12]
}
 8007300:	bf00      	nop
 8007302:	bf00      	nop
 8007304:	e7fd      	b.n	8007302 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007306:	2202      	movs	r2, #2
 8007308:	2100      	movs	r1, #0
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f7ff fe87 	bl	800701e <xQueueGenericCreate>
 8007310:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d002      	beq.n	800731e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	683a      	ldr	r2, [r7, #0]
 800731c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800731e:	697b      	ldr	r3, [r7, #20]
	}
 8007320:	4618      	mov	r0, r3
 8007322:	3718      	adds	r7, #24
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b08e      	sub	sp, #56	@ 0x38
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
 8007334:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007336:	2300      	movs	r3, #0
 8007338:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	2b00      	cmp	r3, #0
 8007342:	d10b      	bne.n	800735c <xQueueGenericSend+0x34>
	__asm volatile
 8007344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007348:	f383 8811 	msr	BASEPRI, r3
 800734c:	f3bf 8f6f 	isb	sy
 8007350:	f3bf 8f4f 	dsb	sy
 8007354:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007356:	bf00      	nop
 8007358:	bf00      	nop
 800735a:	e7fd      	b.n	8007358 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d103      	bne.n	800736a <xQueueGenericSend+0x42>
 8007362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <xQueueGenericSend+0x46>
 800736a:	2301      	movs	r3, #1
 800736c:	e000      	b.n	8007370 <xQueueGenericSend+0x48>
 800736e:	2300      	movs	r3, #0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10b      	bne.n	800738c <xQueueGenericSend+0x64>
	__asm volatile
 8007374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007378:	f383 8811 	msr	BASEPRI, r3
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007386:	bf00      	nop
 8007388:	bf00      	nop
 800738a:	e7fd      	b.n	8007388 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2b02      	cmp	r3, #2
 8007390:	d103      	bne.n	800739a <xQueueGenericSend+0x72>
 8007392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <xQueueGenericSend+0x76>
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <xQueueGenericSend+0x78>
 800739e:	2300      	movs	r3, #0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <xQueueGenericSend+0x94>
	__asm volatile
 80073a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a8:	f383 8811 	msr	BASEPRI, r3
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	623b      	str	r3, [r7, #32]
}
 80073b6:	bf00      	nop
 80073b8:	bf00      	nop
 80073ba:	e7fd      	b.n	80073b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073bc:	f001 fc94 	bl	8008ce8 <xTaskGetSchedulerState>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d102      	bne.n	80073cc <xQueueGenericSend+0xa4>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d101      	bne.n	80073d0 <xQueueGenericSend+0xa8>
 80073cc:	2301      	movs	r3, #1
 80073ce:	e000      	b.n	80073d2 <xQueueGenericSend+0xaa>
 80073d0:	2300      	movs	r3, #0
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d10b      	bne.n	80073ee <xQueueGenericSend+0xc6>
	__asm volatile
 80073d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	61fb      	str	r3, [r7, #28]
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	e7fd      	b.n	80073ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073ee:	f002 fd1b 	bl	8009e28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073fa:	429a      	cmp	r2, r3
 80073fc:	d302      	bcc.n	8007404 <xQueueGenericSend+0xdc>
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2b02      	cmp	r3, #2
 8007402:	d129      	bne.n	8007458 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007404:	683a      	ldr	r2, [r7, #0]
 8007406:	68b9      	ldr	r1, [r7, #8]
 8007408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800740a:	f000 fc6d 	bl	8007ce8 <prvCopyDataToQueue>
 800740e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007414:	2b00      	cmp	r3, #0
 8007416:	d010      	beq.n	800743a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741a:	3324      	adds	r3, #36	@ 0x24
 800741c:	4618      	mov	r0, r3
 800741e:	f001 fa8d 	bl	800893c <xTaskRemoveFromEventList>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d013      	beq.n	8007450 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007428:	4b3f      	ldr	r3, [pc, #252]	@ (8007528 <xQueueGenericSend+0x200>)
 800742a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800742e:	601a      	str	r2, [r3, #0]
 8007430:	f3bf 8f4f 	dsb	sy
 8007434:	f3bf 8f6f 	isb	sy
 8007438:	e00a      	b.n	8007450 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800743a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800743c:	2b00      	cmp	r3, #0
 800743e:	d007      	beq.n	8007450 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007440:	4b39      	ldr	r3, [pc, #228]	@ (8007528 <xQueueGenericSend+0x200>)
 8007442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007446:	601a      	str	r2, [r3, #0]
 8007448:	f3bf 8f4f 	dsb	sy
 800744c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007450:	f002 fd1c 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 8007454:	2301      	movs	r3, #1
 8007456:	e063      	b.n	8007520 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d103      	bne.n	8007466 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800745e:	f002 fd15 	bl	8009e8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007462:	2300      	movs	r3, #0
 8007464:	e05c      	b.n	8007520 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007468:	2b00      	cmp	r3, #0
 800746a:	d106      	bne.n	800747a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800746c:	f107 0314 	add.w	r3, r7, #20
 8007470:	4618      	mov	r0, r3
 8007472:	f001 fac7 	bl	8008a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007476:	2301      	movs	r3, #1
 8007478:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800747a:	f002 fd07 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800747e:	f001 f82f 	bl	80084e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007482:	f002 fcd1 	bl	8009e28 <vPortEnterCritical>
 8007486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800748c:	b25b      	sxtb	r3, r3
 800748e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007492:	d103      	bne.n	800749c <xQueueGenericSend+0x174>
 8007494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007496:	2200      	movs	r2, #0
 8007498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800749c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074a2:	b25b      	sxtb	r3, r3
 80074a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a8:	d103      	bne.n	80074b2 <xQueueGenericSend+0x18a>
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074b2:	f002 fceb 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074b6:	1d3a      	adds	r2, r7, #4
 80074b8:	f107 0314 	add.w	r3, r7, #20
 80074bc:	4611      	mov	r1, r2
 80074be:	4618      	mov	r0, r3
 80074c0:	f001 fab6 	bl	8008a30 <xTaskCheckForTimeOut>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d124      	bne.n	8007514 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80074ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074cc:	f000 fd04 	bl	8007ed8 <prvIsQueueFull>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d018      	beq.n	8007508 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80074d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d8:	3310      	adds	r3, #16
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	4611      	mov	r1, r2
 80074de:	4618      	mov	r0, r3
 80074e0:	f001 f9da 	bl	8008898 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80074e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074e6:	f000 fc8f 	bl	8007e08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80074ea:	f001 f807 	bl	80084fc <xTaskResumeAll>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f47f af7c 	bne.w	80073ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80074f6:	4b0c      	ldr	r3, [pc, #48]	@ (8007528 <xQueueGenericSend+0x200>)
 80074f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	e772      	b.n	80073ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800750a:	f000 fc7d 	bl	8007e08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800750e:	f000 fff5 	bl	80084fc <xTaskResumeAll>
 8007512:	e76c      	b.n	80073ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007514:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007516:	f000 fc77 	bl	8007e08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800751a:	f000 ffef 	bl	80084fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800751e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007520:	4618      	mov	r0, r3
 8007522:	3738      	adds	r7, #56	@ 0x38
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	e000ed04 	.word	0xe000ed04

0800752c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b090      	sub	sp, #64	@ 0x40
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
 8007538:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800753e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10b      	bne.n	800755c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007556:	bf00      	nop
 8007558:	bf00      	nop
 800755a:	e7fd      	b.n	8007558 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d103      	bne.n	800756a <xQueueGenericSendFromISR+0x3e>
 8007562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <xQueueGenericSendFromISR+0x42>
 800756a:	2301      	movs	r3, #1
 800756c:	e000      	b.n	8007570 <xQueueGenericSendFromISR+0x44>
 800756e:	2300      	movs	r3, #0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10b      	bne.n	800758c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007578:	f383 8811 	msr	BASEPRI, r3
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f3bf 8f4f 	dsb	sy
 8007584:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007586:	bf00      	nop
 8007588:	bf00      	nop
 800758a:	e7fd      	b.n	8007588 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	2b02      	cmp	r3, #2
 8007590:	d103      	bne.n	800759a <xQueueGenericSendFromISR+0x6e>
 8007592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007596:	2b01      	cmp	r3, #1
 8007598:	d101      	bne.n	800759e <xQueueGenericSendFromISR+0x72>
 800759a:	2301      	movs	r3, #1
 800759c:	e000      	b.n	80075a0 <xQueueGenericSendFromISR+0x74>
 800759e:	2300      	movs	r3, #0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d10b      	bne.n	80075bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80075a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a8:	f383 8811 	msr	BASEPRI, r3
 80075ac:	f3bf 8f6f 	isb	sy
 80075b0:	f3bf 8f4f 	dsb	sy
 80075b4:	623b      	str	r3, [r7, #32]
}
 80075b6:	bf00      	nop
 80075b8:	bf00      	nop
 80075ba:	e7fd      	b.n	80075b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80075bc:	f002 fd14 	bl	8009fe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80075c0:	f3ef 8211 	mrs	r2, BASEPRI
 80075c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	61fa      	str	r2, [r7, #28]
 80075d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80075d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80075da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80075dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d302      	bcc.n	80075ee <xQueueGenericSendFromISR+0xc2>
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d12f      	bne.n	800764e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80075ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80075fe:	683a      	ldr	r2, [r7, #0]
 8007600:	68b9      	ldr	r1, [r7, #8]
 8007602:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007604:	f000 fb70 	bl	8007ce8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007608:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800760c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007610:	d112      	bne.n	8007638 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007616:	2b00      	cmp	r3, #0
 8007618:	d016      	beq.n	8007648 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800761a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761c:	3324      	adds	r3, #36	@ 0x24
 800761e:	4618      	mov	r0, r3
 8007620:	f001 f98c 	bl	800893c <xTaskRemoveFromEventList>
 8007624:	4603      	mov	r3, r0
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00e      	beq.n	8007648 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00b      	beq.n	8007648 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	601a      	str	r2, [r3, #0]
 8007636:	e007      	b.n	8007648 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007638:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800763c:	3301      	adds	r3, #1
 800763e:	b2db      	uxtb	r3, r3
 8007640:	b25a      	sxtb	r2, r3
 8007642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007644:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007648:	2301      	movs	r3, #1
 800764a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800764c:	e001      	b.n	8007652 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800764e:	2300      	movs	r3, #0
 8007650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007654:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800765c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800765e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007660:	4618      	mov	r0, r3
 8007662:	3740      	adds	r7, #64	@ 0x40
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b08e      	sub	sp, #56	@ 0x38
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10b      	bne.n	8007694 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	623b      	str	r3, [r7, #32]
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	e7fd      	b.n	8007690 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007698:	2b00      	cmp	r3, #0
 800769a:	d00b      	beq.n	80076b4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	61fb      	str	r3, [r7, #28]
}
 80076ae:	bf00      	nop
 80076b0:	bf00      	nop
 80076b2:	e7fd      	b.n	80076b0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d103      	bne.n	80076c4 <xQueueGiveFromISR+0x5c>
 80076bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d101      	bne.n	80076c8 <xQueueGiveFromISR+0x60>
 80076c4:	2301      	movs	r3, #1
 80076c6:	e000      	b.n	80076ca <xQueueGiveFromISR+0x62>
 80076c8:	2300      	movs	r3, #0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10b      	bne.n	80076e6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	61bb      	str	r3, [r7, #24]
}
 80076e0:	bf00      	nop
 80076e2:	bf00      	nop
 80076e4:	e7fd      	b.n	80076e2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80076e6:	f002 fc7f 	bl	8009fe8 <vPortValidateInterruptPriority>
	__asm volatile
 80076ea:	f3ef 8211 	mrs	r2, BASEPRI
 80076ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f2:	f383 8811 	msr	BASEPRI, r3
 80076f6:	f3bf 8f6f 	isb	sy
 80076fa:	f3bf 8f4f 	dsb	sy
 80076fe:	617a      	str	r2, [r7, #20]
 8007700:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007702:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007704:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800770a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800770c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007712:	429a      	cmp	r2, r3
 8007714:	d22b      	bcs.n	800776e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007718:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800771c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007722:	1c5a      	adds	r2, r3, #1
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007728:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800772c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007730:	d112      	bne.n	8007758 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007736:	2b00      	cmp	r3, #0
 8007738:	d016      	beq.n	8007768 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800773a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773c:	3324      	adds	r3, #36	@ 0x24
 800773e:	4618      	mov	r0, r3
 8007740:	f001 f8fc 	bl	800893c <xTaskRemoveFromEventList>
 8007744:	4603      	mov	r3, r0
 8007746:	2b00      	cmp	r3, #0
 8007748:	d00e      	beq.n	8007768 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00b      	beq.n	8007768 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	2201      	movs	r2, #1
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	e007      	b.n	8007768 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800775c:	3301      	adds	r3, #1
 800775e:	b2db      	uxtb	r3, r3
 8007760:	b25a      	sxtb	r2, r3
 8007762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007768:	2301      	movs	r3, #1
 800776a:	637b      	str	r3, [r7, #52]	@ 0x34
 800776c:	e001      	b.n	8007772 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800776e:	2300      	movs	r3, #0
 8007770:	637b      	str	r3, [r7, #52]	@ 0x34
 8007772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007774:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f383 8811 	msr	BASEPRI, r3
}
 800777c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800777e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007780:	4618      	mov	r0, r3
 8007782:	3738      	adds	r7, #56	@ 0x38
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b08c      	sub	sp, #48	@ 0x30
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007794:	2300      	movs	r3, #0
 8007796:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800779c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d10b      	bne.n	80077ba <xQueueReceive+0x32>
	__asm volatile
 80077a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a6:	f383 8811 	msr	BASEPRI, r3
 80077aa:	f3bf 8f6f 	isb	sy
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	623b      	str	r3, [r7, #32]
}
 80077b4:	bf00      	nop
 80077b6:	bf00      	nop
 80077b8:	e7fd      	b.n	80077b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d103      	bne.n	80077c8 <xQueueReceive+0x40>
 80077c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <xQueueReceive+0x44>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e000      	b.n	80077ce <xQueueReceive+0x46>
 80077cc:	2300      	movs	r3, #0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10b      	bne.n	80077ea <xQueueReceive+0x62>
	__asm volatile
 80077d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d6:	f383 8811 	msr	BASEPRI, r3
 80077da:	f3bf 8f6f 	isb	sy
 80077de:	f3bf 8f4f 	dsb	sy
 80077e2:	61fb      	str	r3, [r7, #28]
}
 80077e4:	bf00      	nop
 80077e6:	bf00      	nop
 80077e8:	e7fd      	b.n	80077e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077ea:	f001 fa7d 	bl	8008ce8 <xTaskGetSchedulerState>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d102      	bne.n	80077fa <xQueueReceive+0x72>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <xQueueReceive+0x76>
 80077fa:	2301      	movs	r3, #1
 80077fc:	e000      	b.n	8007800 <xQueueReceive+0x78>
 80077fe:	2300      	movs	r3, #0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10b      	bne.n	800781c <xQueueReceive+0x94>
	__asm volatile
 8007804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007808:	f383 8811 	msr	BASEPRI, r3
 800780c:	f3bf 8f6f 	isb	sy
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	61bb      	str	r3, [r7, #24]
}
 8007816:	bf00      	nop
 8007818:	bf00      	nop
 800781a:	e7fd      	b.n	8007818 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800781c:	f002 fb04 	bl	8009e28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007824:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007828:	2b00      	cmp	r3, #0
 800782a:	d01f      	beq.n	800786c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800782c:	68b9      	ldr	r1, [r7, #8]
 800782e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007830:	f000 fac4 	bl	8007dbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007836:	1e5a      	subs	r2, r3, #1
 8007838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00f      	beq.n	8007864 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007846:	3310      	adds	r3, #16
 8007848:	4618      	mov	r0, r3
 800784a:	f001 f877 	bl	800893c <xTaskRemoveFromEventList>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d007      	beq.n	8007864 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007854:	4b3c      	ldr	r3, [pc, #240]	@ (8007948 <xQueueReceive+0x1c0>)
 8007856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007864:	f002 fb12 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 8007868:	2301      	movs	r3, #1
 800786a:	e069      	b.n	8007940 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d103      	bne.n	800787a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007872:	f002 fb0b 	bl	8009e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007876:	2300      	movs	r3, #0
 8007878:	e062      	b.n	8007940 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d106      	bne.n	800788e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007880:	f107 0310 	add.w	r3, r7, #16
 8007884:	4618      	mov	r0, r3
 8007886:	f001 f8bd 	bl	8008a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800788a:	2301      	movs	r3, #1
 800788c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800788e:	f002 fafd 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007892:	f000 fe25 	bl	80084e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007896:	f002 fac7 	bl	8009e28 <vPortEnterCritical>
 800789a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078a0:	b25b      	sxtb	r3, r3
 80078a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a6:	d103      	bne.n	80078b0 <xQueueReceive+0x128>
 80078a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078aa:	2200      	movs	r2, #0
 80078ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078b6:	b25b      	sxtb	r3, r3
 80078b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078bc:	d103      	bne.n	80078c6 <xQueueReceive+0x13e>
 80078be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078c6:	f002 fae1 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078ca:	1d3a      	adds	r2, r7, #4
 80078cc:	f107 0310 	add.w	r3, r7, #16
 80078d0:	4611      	mov	r1, r2
 80078d2:	4618      	mov	r0, r3
 80078d4:	f001 f8ac 	bl	8008a30 <xTaskCheckForTimeOut>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d123      	bne.n	8007926 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078e0:	f000 fae4 	bl	8007eac <prvIsQueueEmpty>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d017      	beq.n	800791a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ec:	3324      	adds	r3, #36	@ 0x24
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	4611      	mov	r1, r2
 80078f2:	4618      	mov	r0, r3
 80078f4:	f000 ffd0 	bl	8008898 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80078fa:	f000 fa85 	bl	8007e08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078fe:	f000 fdfd 	bl	80084fc <xTaskResumeAll>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d189      	bne.n	800781c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007908:	4b0f      	ldr	r3, [pc, #60]	@ (8007948 <xQueueReceive+0x1c0>)
 800790a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	f3bf 8f4f 	dsb	sy
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	e780      	b.n	800781c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800791a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800791c:	f000 fa74 	bl	8007e08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007920:	f000 fdec 	bl	80084fc <xTaskResumeAll>
 8007924:	e77a      	b.n	800781c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007928:	f000 fa6e 	bl	8007e08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800792c:	f000 fde6 	bl	80084fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007932:	f000 fabb 	bl	8007eac <prvIsQueueEmpty>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	f43f af6f 	beq.w	800781c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800793e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007940:	4618      	mov	r0, r3
 8007942:	3730      	adds	r7, #48	@ 0x30
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	e000ed04 	.word	0xe000ed04

0800794c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b08e      	sub	sp, #56	@ 0x38
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007956:	2300      	movs	r3, #0
 8007958:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800795e:	2300      	movs	r3, #0
 8007960:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10b      	bne.n	8007980 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	623b      	str	r3, [r7, #32]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00b      	beq.n	80079a0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798c:	f383 8811 	msr	BASEPRI, r3
 8007990:	f3bf 8f6f 	isb	sy
 8007994:	f3bf 8f4f 	dsb	sy
 8007998:	61fb      	str	r3, [r7, #28]
}
 800799a:	bf00      	nop
 800799c:	bf00      	nop
 800799e:	e7fd      	b.n	800799c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079a0:	f001 f9a2 	bl	8008ce8 <xTaskGetSchedulerState>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d102      	bne.n	80079b0 <xQueueSemaphoreTake+0x64>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d101      	bne.n	80079b4 <xQueueSemaphoreTake+0x68>
 80079b0:	2301      	movs	r3, #1
 80079b2:	e000      	b.n	80079b6 <xQueueSemaphoreTake+0x6a>
 80079b4:	2300      	movs	r3, #0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10b      	bne.n	80079d2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80079ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079be:	f383 8811 	msr	BASEPRI, r3
 80079c2:	f3bf 8f6f 	isb	sy
 80079c6:	f3bf 8f4f 	dsb	sy
 80079ca:	61bb      	str	r3, [r7, #24]
}
 80079cc:	bf00      	nop
 80079ce:	bf00      	nop
 80079d0:	e7fd      	b.n	80079ce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079d2:	f002 fa29 	bl	8009e28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80079d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80079dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d024      	beq.n	8007a2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	1e5a      	subs	r2, r3, #1
 80079e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d104      	bne.n	80079fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80079f2:	f001 faf3 	bl	8008fdc <pvTaskIncrementMutexHeldCount>
 80079f6:	4602      	mov	r2, r0
 80079f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00f      	beq.n	8007a24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a06:	3310      	adds	r3, #16
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f000 ff97 	bl	800893c <xTaskRemoveFromEventList>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d007      	beq.n	8007a24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a14:	4b54      	ldr	r3, [pc, #336]	@ (8007b68 <xQueueSemaphoreTake+0x21c>)
 8007a16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a1a:	601a      	str	r2, [r3, #0]
 8007a1c:	f3bf 8f4f 	dsb	sy
 8007a20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a24:	f002 fa32 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e098      	b.n	8007b5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d112      	bne.n	8007a58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d00b      	beq.n	8007a50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a3c:	f383 8811 	msr	BASEPRI, r3
 8007a40:	f3bf 8f6f 	isb	sy
 8007a44:	f3bf 8f4f 	dsb	sy
 8007a48:	617b      	str	r3, [r7, #20]
}
 8007a4a:	bf00      	nop
 8007a4c:	bf00      	nop
 8007a4e:	e7fd      	b.n	8007a4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007a50:	f002 fa1c 	bl	8009e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a54:	2300      	movs	r3, #0
 8007a56:	e082      	b.n	8007b5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d106      	bne.n	8007a6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a5e:	f107 030c 	add.w	r3, r7, #12
 8007a62:	4618      	mov	r0, r3
 8007a64:	f000 ffce 	bl	8008a04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a6c:	f002 fa0e 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a70:	f000 fd36 	bl	80084e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a74:	f002 f9d8 	bl	8009e28 <vPortEnterCritical>
 8007a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a7e:	b25b      	sxtb	r3, r3
 8007a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a84:	d103      	bne.n	8007a8e <xQueueSemaphoreTake+0x142>
 8007a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a94:	b25b      	sxtb	r3, r3
 8007a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9a:	d103      	bne.n	8007aa4 <xQueueSemaphoreTake+0x158>
 8007a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007aa4:	f002 f9f2 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007aa8:	463a      	mov	r2, r7
 8007aaa:	f107 030c 	add.w	r3, r7, #12
 8007aae:	4611      	mov	r1, r2
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f000 ffbd 	bl	8008a30 <xTaskCheckForTimeOut>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d132      	bne.n	8007b22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007abc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007abe:	f000 f9f5 	bl	8007eac <prvIsQueueEmpty>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d026      	beq.n	8007b16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d109      	bne.n	8007ae4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007ad0:	f002 f9aa 	bl	8009e28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f001 f923 	bl	8008d24 <xTaskPriorityInherit>
 8007ade:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007ae0:	f002 f9d4 	bl	8009e8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae6:	3324      	adds	r3, #36	@ 0x24
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	4611      	mov	r1, r2
 8007aec:	4618      	mov	r0, r3
 8007aee:	f000 fed3 	bl	8008898 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007af2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007af4:	f000 f988 	bl	8007e08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007af8:	f000 fd00 	bl	80084fc <xTaskResumeAll>
 8007afc:	4603      	mov	r3, r0
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	f47f af67 	bne.w	80079d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007b04:	4b18      	ldr	r3, [pc, #96]	@ (8007b68 <xQueueSemaphoreTake+0x21c>)
 8007b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b0a:	601a      	str	r2, [r3, #0]
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	f3bf 8f6f 	isb	sy
 8007b14:	e75d      	b.n	80079d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007b16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b18:	f000 f976 	bl	8007e08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b1c:	f000 fcee 	bl	80084fc <xTaskResumeAll>
 8007b20:	e757      	b.n	80079d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007b22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b24:	f000 f970 	bl	8007e08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b28:	f000 fce8 	bl	80084fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b2e:	f000 f9bd 	bl	8007eac <prvIsQueueEmpty>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f43f af4c 	beq.w	80079d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d00d      	beq.n	8007b5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007b40:	f002 f972 	bl	8009e28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007b44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007b46:	f000 f8b7 	bl	8007cb8 <prvGetDisinheritPriorityAfterTimeout>
 8007b4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b52:	4618      	mov	r0, r3
 8007b54:	f001 f9be 	bl	8008ed4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007b58:	f002 f998 	bl	8009e8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3738      	adds	r7, #56	@ 0x38
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	e000ed04 	.word	0xe000ed04

08007b6c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b08e      	sub	sp, #56	@ 0x38
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10b      	bne.n	8007b9a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b86:	f383 8811 	msr	BASEPRI, r3
 8007b8a:	f3bf 8f6f 	isb	sy
 8007b8e:	f3bf 8f4f 	dsb	sy
 8007b92:	623b      	str	r3, [r7, #32]
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop
 8007b98:	e7fd      	b.n	8007b96 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d103      	bne.n	8007ba8 <xQueueReceiveFromISR+0x3c>
 8007ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <xQueueReceiveFromISR+0x40>
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e000      	b.n	8007bae <xQueueReceiveFromISR+0x42>
 8007bac:	2300      	movs	r3, #0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d10b      	bne.n	8007bca <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	61fb      	str	r3, [r7, #28]
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop
 8007bc8:	e7fd      	b.n	8007bc6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007bca:	f002 fa0d 	bl	8009fe8 <vPortValidateInterruptPriority>
	__asm volatile
 8007bce:	f3ef 8211 	mrs	r2, BASEPRI
 8007bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd6:	f383 8811 	msr	BASEPRI, r3
 8007bda:	f3bf 8f6f 	isb	sy
 8007bde:	f3bf 8f4f 	dsb	sy
 8007be2:	61ba      	str	r2, [r7, #24]
 8007be4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007be6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d02f      	beq.n	8007c56 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007bfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007c00:	68b9      	ldr	r1, [r7, #8]
 8007c02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c04:	f000 f8da 	bl	8007dbc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c0a:	1e5a      	subs	r2, r3, #1
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007c10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c18:	d112      	bne.n	8007c40 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d016      	beq.n	8007c50 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	3310      	adds	r3, #16
 8007c26:	4618      	mov	r0, r3
 8007c28:	f000 fe88 	bl	800893c <xTaskRemoveFromEventList>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00e      	beq.n	8007c50 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d00b      	beq.n	8007c50 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	601a      	str	r2, [r3, #0]
 8007c3e:	e007      	b.n	8007c50 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007c40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c44:	3301      	adds	r3, #1
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	b25a      	sxtb	r2, r3
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007c50:	2301      	movs	r3, #1
 8007c52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c54:	e001      	b.n	8007c5a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c5c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	f383 8811 	msr	BASEPRI, r3
}
 8007c64:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3738      	adds	r7, #56	@ 0x38
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d10b      	bne.n	8007c9a <vQueueDelete+0x2a>
	__asm volatile
 8007c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	60bb      	str	r3, [r7, #8]
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop
 8007c98:	e7fd      	b.n	8007c96 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 f95e 	bl	8007f5c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d102      	bne.n	8007cb0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f002 faac 	bl	800a208 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007cb0:	bf00      	nop
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d006      	beq.n	8007cd6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007cd2:	60fb      	str	r3, [r7, #12]
 8007cd4:	e001      	b.n	8007cda <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007cda:	68fb      	ldr	r3, [r7, #12]
	}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3714      	adds	r7, #20
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10d      	bne.n	8007d22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d14d      	bne.n	8007daa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f001 f86e 	bl	8008df4 <xTaskPriorityDisinherit>
 8007d18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	609a      	str	r2, [r3, #8]
 8007d20:	e043      	b.n	8007daa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d119      	bne.n	8007d5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6858      	ldr	r0, [r3, #4]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d30:	461a      	mov	r2, r3
 8007d32:	68b9      	ldr	r1, [r7, #8]
 8007d34:	f002 fc14 	bl	800a560 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d40:	441a      	add	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	685a      	ldr	r2, [r3, #4]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d32b      	bcc.n	8007daa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	605a      	str	r2, [r3, #4]
 8007d5a:	e026      	b.n	8007daa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	68d8      	ldr	r0, [r3, #12]
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d64:	461a      	mov	r2, r3
 8007d66:	68b9      	ldr	r1, [r7, #8]
 8007d68:	f002 fbfa 	bl	800a560 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	68da      	ldr	r2, [r3, #12]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d74:	425b      	negs	r3, r3
 8007d76:	441a      	add	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	68da      	ldr	r2, [r3, #12]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d207      	bcs.n	8007d98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	689a      	ldr	r2, [r3, #8]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d90:	425b      	negs	r3, r3
 8007d92:	441a      	add	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d105      	bne.n	8007daa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d002      	beq.n	8007daa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	3b01      	subs	r3, #1
 8007da8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	1c5a      	adds	r2, r3, #1
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007db2:	697b      	ldr	r3, [r7, #20]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3718      	adds	r7, #24
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d018      	beq.n	8007e00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	68da      	ldr	r2, [r3, #12]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dd6:	441a      	add	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	68da      	ldr	r2, [r3, #12]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d303      	bcc.n	8007df0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68d9      	ldr	r1, [r3, #12]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df8:	461a      	mov	r2, r3
 8007dfa:	6838      	ldr	r0, [r7, #0]
 8007dfc:	f002 fbb0 	bl	800a560 <memcpy>
	}
}
 8007e00:	bf00      	nop
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007e10:	f002 f80a 	bl	8009e28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e1c:	e011      	b.n	8007e42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d012      	beq.n	8007e4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	3324      	adds	r3, #36	@ 0x24
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f000 fd86 	bl	800893c <xTaskRemoveFromEventList>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007e36:	f000 fe5f 	bl	8008af8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007e3a:	7bfb      	ldrb	r3, [r7, #15]
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	dce9      	bgt.n	8007e1e <prvUnlockQueue+0x16>
 8007e4a:	e000      	b.n	8007e4e <prvUnlockQueue+0x46>
					break;
 8007e4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	22ff      	movs	r2, #255	@ 0xff
 8007e52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007e56:	f002 f819 	bl	8009e8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007e5a:	f001 ffe5 	bl	8009e28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e66:	e011      	b.n	8007e8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	691b      	ldr	r3, [r3, #16]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d012      	beq.n	8007e96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	3310      	adds	r3, #16
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 fd61 	bl	800893c <xTaskRemoveFromEventList>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d001      	beq.n	8007e84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007e80:	f000 fe3a 	bl	8008af8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007e84:	7bbb      	ldrb	r3, [r7, #14]
 8007e86:	3b01      	subs	r3, #1
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007e8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	dce9      	bgt.n	8007e68 <prvUnlockQueue+0x60>
 8007e94:	e000      	b.n	8007e98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007e96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	22ff      	movs	r2, #255	@ 0xff
 8007e9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007ea0:	f001 fff4 	bl	8009e8c <vPortExitCritical>
}
 8007ea4:	bf00      	nop
 8007ea6:	3710      	adds	r7, #16
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007eb4:	f001 ffb8 	bl	8009e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d102      	bne.n	8007ec6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	60fb      	str	r3, [r7, #12]
 8007ec4:	e001      	b.n	8007eca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007eca:	f001 ffdf 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 8007ece:	68fb      	ldr	r3, [r7, #12]
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007ee0:	f001 ffa2 	bl	8009e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d102      	bne.n	8007ef6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	60fb      	str	r3, [r7, #12]
 8007ef4:	e001      	b.n	8007efa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007efa:	f001 ffc7 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 8007efe:	68fb      	ldr	r3, [r7, #12]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}

08007f08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007f08:	b480      	push	{r7}
 8007f0a:	b085      	sub	sp, #20
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f12:	2300      	movs	r3, #0
 8007f14:	60fb      	str	r3, [r7, #12]
 8007f16:	e014      	b.n	8007f42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007f18:	4a0f      	ldr	r2, [pc, #60]	@ (8007f58 <vQueueAddToRegistry+0x50>)
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d10b      	bne.n	8007f3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007f24:	490c      	ldr	r1, [pc, #48]	@ (8007f58 <vQueueAddToRegistry+0x50>)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8007f58 <vQueueAddToRegistry+0x50>)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	00db      	lsls	r3, r3, #3
 8007f34:	4413      	add	r3, r2
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007f3a:	e006      	b.n	8007f4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	60fb      	str	r3, [r7, #12]
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	2b07      	cmp	r3, #7
 8007f46:	d9e7      	bls.n	8007f18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007f48:	bf00      	nop
 8007f4a:	bf00      	nop
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	20000988 	.word	0x20000988

08007f5c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b085      	sub	sp, #20
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f64:	2300      	movs	r3, #0
 8007f66:	60fb      	str	r3, [r7, #12]
 8007f68:	e016      	b.n	8007f98 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007f6a:	4a10      	ldr	r2, [pc, #64]	@ (8007fac <vQueueUnregisterQueue+0x50>)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	00db      	lsls	r3, r3, #3
 8007f70:	4413      	add	r3, r2
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d10b      	bne.n	8007f92 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007f7a:	4a0c      	ldr	r2, [pc, #48]	@ (8007fac <vQueueUnregisterQueue+0x50>)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2100      	movs	r1, #0
 8007f80:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007f84:	4a09      	ldr	r2, [pc, #36]	@ (8007fac <vQueueUnregisterQueue+0x50>)
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	00db      	lsls	r3, r3, #3
 8007f8a:	4413      	add	r3, r2
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	605a      	str	r2, [r3, #4]
				break;
 8007f90:	e006      	b.n	8007fa0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	3301      	adds	r3, #1
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2b07      	cmp	r3, #7
 8007f9c:	d9e5      	bls.n	8007f6a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007f9e:	bf00      	nop
 8007fa0:	bf00      	nop
 8007fa2:	3714      	adds	r7, #20
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	20000988 	.word	0x20000988

08007fb0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007fc0:	f001 ff32 	bl	8009e28 <vPortEnterCritical>
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007fca:	b25b      	sxtb	r3, r3
 8007fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd0:	d103      	bne.n	8007fda <vQueueWaitForMessageRestricted+0x2a>
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fe0:	b25b      	sxtb	r3, r3
 8007fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fe6:	d103      	bne.n	8007ff0 <vQueueWaitForMessageRestricted+0x40>
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ff0:	f001 ff4c 	bl	8009e8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d106      	bne.n	800800a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	3324      	adds	r3, #36	@ 0x24
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	68b9      	ldr	r1, [r7, #8]
 8008004:	4618      	mov	r0, r3
 8008006:	f000 fc6d 	bl	80088e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800800a:	6978      	ldr	r0, [r7, #20]
 800800c:	f7ff fefc 	bl	8007e08 <prvUnlockQueue>
	}
 8008010:	bf00      	nop
 8008012:	3718      	adds	r7, #24
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008018:	b580      	push	{r7, lr}
 800801a:	b08e      	sub	sp, #56	@ 0x38
 800801c:	af04      	add	r7, sp, #16
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
 8008024:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10b      	bne.n	8008044 <xTaskCreateStatic+0x2c>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	623b      	str	r3, [r7, #32]
}
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10b      	bne.n	8008062 <xTaskCreateStatic+0x4a>
	__asm volatile
 800804a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800804e:	f383 8811 	msr	BASEPRI, r3
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	f3bf 8f4f 	dsb	sy
 800805a:	61fb      	str	r3, [r7, #28]
}
 800805c:	bf00      	nop
 800805e:	bf00      	nop
 8008060:	e7fd      	b.n	800805e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008062:	23a8      	movs	r3, #168	@ 0xa8
 8008064:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	2ba8      	cmp	r3, #168	@ 0xa8
 800806a:	d00b      	beq.n	8008084 <xTaskCreateStatic+0x6c>
	__asm volatile
 800806c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	61bb      	str	r3, [r7, #24]
}
 800807e:	bf00      	nop
 8008080:	bf00      	nop
 8008082:	e7fd      	b.n	8008080 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008084:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008088:	2b00      	cmp	r3, #0
 800808a:	d01e      	beq.n	80080ca <xTaskCreateStatic+0xb2>
 800808c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800808e:	2b00      	cmp	r3, #0
 8008090:	d01b      	beq.n	80080ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008094:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008098:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800809a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800809c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809e:	2202      	movs	r2, #2
 80080a0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080a4:	2300      	movs	r3, #0
 80080a6:	9303      	str	r3, [sp, #12]
 80080a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080aa:	9302      	str	r3, [sp, #8]
 80080ac:	f107 0314 	add.w	r3, r7, #20
 80080b0:	9301      	str	r3, [sp, #4]
 80080b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	68b9      	ldr	r1, [r7, #8]
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 f851 	bl	8008164 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80080c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80080c4:	f000 f8f6 	bl	80082b4 <prvAddNewTaskToReadyList>
 80080c8:	e001      	b.n	80080ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80080ca:	2300      	movs	r3, #0
 80080cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80080ce:	697b      	ldr	r3, [r7, #20]
	}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3728      	adds	r7, #40	@ 0x28
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08c      	sub	sp, #48	@ 0x30
 80080dc:	af04      	add	r7, sp, #16
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	603b      	str	r3, [r7, #0]
 80080e4:	4613      	mov	r3, r2
 80080e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80080e8:	88fb      	ldrh	r3, [r7, #6]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4618      	mov	r0, r3
 80080ee:	f001 ffbd 	bl	800a06c <pvPortMalloc>
 80080f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00e      	beq.n	8008118 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80080fa:	20a8      	movs	r0, #168	@ 0xa8
 80080fc:	f001 ffb6 	bl	800a06c <pvPortMalloc>
 8008100:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d003      	beq.n	8008110 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	631a      	str	r2, [r3, #48]	@ 0x30
 800810e:	e005      	b.n	800811c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008110:	6978      	ldr	r0, [r7, #20]
 8008112:	f002 f879 	bl	800a208 <vPortFree>
 8008116:	e001      	b.n	800811c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008118:	2300      	movs	r3, #0
 800811a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d017      	beq.n	8008152 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008122:	69fb      	ldr	r3, [r7, #28]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800812a:	88fa      	ldrh	r2, [r7, #6]
 800812c:	2300      	movs	r3, #0
 800812e:	9303      	str	r3, [sp, #12]
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	9302      	str	r3, [sp, #8]
 8008134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813a:	9300      	str	r3, [sp, #0]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	68b9      	ldr	r1, [r7, #8]
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f000 f80f 	bl	8008164 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008146:	69f8      	ldr	r0, [r7, #28]
 8008148:	f000 f8b4 	bl	80082b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800814c:	2301      	movs	r3, #1
 800814e:	61bb      	str	r3, [r7, #24]
 8008150:	e002      	b.n	8008158 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008152:	f04f 33ff 	mov.w	r3, #4294967295
 8008156:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008158:	69bb      	ldr	r3, [r7, #24]
	}
 800815a:	4618      	mov	r0, r3
 800815c:	3720      	adds	r7, #32
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b088      	sub	sp, #32
 8008168:	af00      	add	r7, sp, #0
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	607a      	str	r2, [r7, #4]
 8008170:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008174:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	009b      	lsls	r3, r3, #2
 800817a:	461a      	mov	r2, r3
 800817c:	21a5      	movs	r1, #165	@ 0xa5
 800817e:	f002 f963 	bl	800a448 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008184:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800818c:	3b01      	subs	r3, #1
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	f023 0307 	bic.w	r3, r3, #7
 800819a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	f003 0307 	and.w	r3, r3, #7
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00b      	beq.n	80081be <prvInitialiseNewTask+0x5a>
	__asm volatile
 80081a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081aa:	f383 8811 	msr	BASEPRI, r3
 80081ae:	f3bf 8f6f 	isb	sy
 80081b2:	f3bf 8f4f 	dsb	sy
 80081b6:	617b      	str	r3, [r7, #20]
}
 80081b8:	bf00      	nop
 80081ba:	bf00      	nop
 80081bc:	e7fd      	b.n	80081ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d01f      	beq.n	8008204 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081c4:	2300      	movs	r3, #0
 80081c6:	61fb      	str	r3, [r7, #28]
 80081c8:	e012      	b.n	80081f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	4413      	add	r3, r2
 80081d0:	7819      	ldrb	r1, [r3, #0]
 80081d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	4413      	add	r3, r2
 80081d8:	3334      	adds	r3, #52	@ 0x34
 80081da:	460a      	mov	r2, r1
 80081dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	4413      	add	r3, r2
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d006      	beq.n	80081f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	3301      	adds	r3, #1
 80081ee:	61fb      	str	r3, [r7, #28]
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	2b0f      	cmp	r3, #15
 80081f4:	d9e9      	bls.n	80081ca <prvInitialiseNewTask+0x66>
 80081f6:	e000      	b.n	80081fa <prvInitialiseNewTask+0x96>
			{
				break;
 80081f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008202:	e003      	b.n	800820c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008206:	2200      	movs	r2, #0
 8008208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800820c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820e:	2b37      	cmp	r3, #55	@ 0x37
 8008210:	d901      	bls.n	8008216 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008212:	2337      	movs	r3, #55	@ 0x37
 8008214:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008218:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800821a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800821c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800821e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008220:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008224:	2200      	movs	r2, #0
 8008226:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800822a:	3304      	adds	r3, #4
 800822c:	4618      	mov	r0, r3
 800822e:	f7fe fd7b 	bl	8006d28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008234:	3318      	adds	r3, #24
 8008236:	4618      	mov	r0, r3
 8008238:	f7fe fd76 	bl	8006d28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800823c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008240:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008244:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800824c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800824e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008250:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008254:	2200      	movs	r2, #0
 8008256:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800825a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825c:	2200      	movs	r2, #0
 800825e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	3354      	adds	r3, #84	@ 0x54
 8008266:	224c      	movs	r2, #76	@ 0x4c
 8008268:	2100      	movs	r1, #0
 800826a:	4618      	mov	r0, r3
 800826c:	f002 f8ec 	bl	800a448 <memset>
 8008270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008272:	4a0d      	ldr	r2, [pc, #52]	@ (80082a8 <prvInitialiseNewTask+0x144>)
 8008274:	659a      	str	r2, [r3, #88]	@ 0x58
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	4a0c      	ldr	r2, [pc, #48]	@ (80082ac <prvInitialiseNewTask+0x148>)
 800827a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	4a0c      	ldr	r2, [pc, #48]	@ (80082b0 <prvInitialiseNewTask+0x14c>)
 8008280:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008282:	683a      	ldr	r2, [r7, #0]
 8008284:	68f9      	ldr	r1, [r7, #12]
 8008286:	69b8      	ldr	r0, [r7, #24]
 8008288:	f001 fc9c 	bl	8009bc4 <pxPortInitialiseStack>
 800828c:	4602      	mov	r2, r0
 800828e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008290:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008294:	2b00      	cmp	r3, #0
 8008296:	d002      	beq.n	800829e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800829c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800829e:	bf00      	nop
 80082a0:	3720      	adds	r7, #32
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	2000278c 	.word	0x2000278c
 80082ac:	200027f4 	.word	0x200027f4
 80082b0:	2000285c 	.word	0x2000285c

080082b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b082      	sub	sp, #8
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80082bc:	f001 fdb4 	bl	8009e28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80082c0:	4b2d      	ldr	r3, [pc, #180]	@ (8008378 <prvAddNewTaskToReadyList+0xc4>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3301      	adds	r3, #1
 80082c6:	4a2c      	ldr	r2, [pc, #176]	@ (8008378 <prvAddNewTaskToReadyList+0xc4>)
 80082c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80082ca:	4b2c      	ldr	r3, [pc, #176]	@ (800837c <prvAddNewTaskToReadyList+0xc8>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d109      	bne.n	80082e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80082d2:	4a2a      	ldr	r2, [pc, #168]	@ (800837c <prvAddNewTaskToReadyList+0xc8>)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80082d8:	4b27      	ldr	r3, [pc, #156]	@ (8008378 <prvAddNewTaskToReadyList+0xc4>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d110      	bne.n	8008302 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80082e0:	f000 fc2e 	bl	8008b40 <prvInitialiseTaskLists>
 80082e4:	e00d      	b.n	8008302 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80082e6:	4b26      	ldr	r3, [pc, #152]	@ (8008380 <prvAddNewTaskToReadyList+0xcc>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d109      	bne.n	8008302 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80082ee:	4b23      	ldr	r3, [pc, #140]	@ (800837c <prvAddNewTaskToReadyList+0xc8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d802      	bhi.n	8008302 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80082fc:	4a1f      	ldr	r2, [pc, #124]	@ (800837c <prvAddNewTaskToReadyList+0xc8>)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008302:	4b20      	ldr	r3, [pc, #128]	@ (8008384 <prvAddNewTaskToReadyList+0xd0>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3301      	adds	r3, #1
 8008308:	4a1e      	ldr	r2, [pc, #120]	@ (8008384 <prvAddNewTaskToReadyList+0xd0>)
 800830a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800830c:	4b1d      	ldr	r3, [pc, #116]	@ (8008384 <prvAddNewTaskToReadyList+0xd0>)
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008318:	4b1b      	ldr	r3, [pc, #108]	@ (8008388 <prvAddNewTaskToReadyList+0xd4>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	429a      	cmp	r2, r3
 800831e:	d903      	bls.n	8008328 <prvAddNewTaskToReadyList+0x74>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008324:	4a18      	ldr	r2, [pc, #96]	@ (8008388 <prvAddNewTaskToReadyList+0xd4>)
 8008326:	6013      	str	r3, [r2, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800832c:	4613      	mov	r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	4413      	add	r3, r2
 8008332:	009b      	lsls	r3, r3, #2
 8008334:	4a15      	ldr	r2, [pc, #84]	@ (800838c <prvAddNewTaskToReadyList+0xd8>)
 8008336:	441a      	add	r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	3304      	adds	r3, #4
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	f7fe fcff 	bl	8006d42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008344:	f001 fda2 	bl	8009e8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008348:	4b0d      	ldr	r3, [pc, #52]	@ (8008380 <prvAddNewTaskToReadyList+0xcc>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00e      	beq.n	800836e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008350:	4b0a      	ldr	r3, [pc, #40]	@ (800837c <prvAddNewTaskToReadyList+0xc8>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835a:	429a      	cmp	r2, r3
 800835c:	d207      	bcs.n	800836e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800835e:	4b0c      	ldr	r3, [pc, #48]	@ (8008390 <prvAddNewTaskToReadyList+0xdc>)
 8008360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008364:	601a      	str	r2, [r3, #0]
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800836e:	bf00      	nop
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	20000e9c 	.word	0x20000e9c
 800837c:	200009c8 	.word	0x200009c8
 8008380:	20000ea8 	.word	0x20000ea8
 8008384:	20000eb8 	.word	0x20000eb8
 8008388:	20000ea4 	.word	0x20000ea4
 800838c:	200009cc 	.word	0x200009cc
 8008390:	e000ed04 	.word	0xe000ed04

08008394 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800839c:	2300      	movs	r3, #0
 800839e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d018      	beq.n	80083d8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083a6:	4b14      	ldr	r3, [pc, #80]	@ (80083f8 <vTaskDelay+0x64>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00b      	beq.n	80083c6 <vTaskDelay+0x32>
	__asm volatile
 80083ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b2:	f383 8811 	msr	BASEPRI, r3
 80083b6:	f3bf 8f6f 	isb	sy
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	60bb      	str	r3, [r7, #8]
}
 80083c0:	bf00      	nop
 80083c2:	bf00      	nop
 80083c4:	e7fd      	b.n	80083c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80083c6:	f000 f88b 	bl	80084e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80083ca:	2100      	movs	r1, #0
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f000 ff61 	bl	8009294 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80083d2:	f000 f893 	bl	80084fc <xTaskResumeAll>
 80083d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d107      	bne.n	80083ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80083de:	4b07      	ldr	r3, [pc, #28]	@ (80083fc <vTaskDelay+0x68>)
 80083e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	f3bf 8f4f 	dsb	sy
 80083ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083ee:	bf00      	nop
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}
 80083f6:	bf00      	nop
 80083f8:	20000ec4 	.word	0x20000ec4
 80083fc:	e000ed04 	.word	0xe000ed04

08008400 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b08a      	sub	sp, #40	@ 0x28
 8008404:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008406:	2300      	movs	r3, #0
 8008408:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800840a:	2300      	movs	r3, #0
 800840c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800840e:	463a      	mov	r2, r7
 8008410:	1d39      	adds	r1, r7, #4
 8008412:	f107 0308 	add.w	r3, r7, #8
 8008416:	4618      	mov	r0, r3
 8008418:	f7fe fc32 	bl	8006c80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800841c:	6839      	ldr	r1, [r7, #0]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	68ba      	ldr	r2, [r7, #8]
 8008422:	9202      	str	r2, [sp, #8]
 8008424:	9301      	str	r3, [sp, #4]
 8008426:	2300      	movs	r3, #0
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	2300      	movs	r3, #0
 800842c:	460a      	mov	r2, r1
 800842e:	4924      	ldr	r1, [pc, #144]	@ (80084c0 <vTaskStartScheduler+0xc0>)
 8008430:	4824      	ldr	r0, [pc, #144]	@ (80084c4 <vTaskStartScheduler+0xc4>)
 8008432:	f7ff fdf1 	bl	8008018 <xTaskCreateStatic>
 8008436:	4603      	mov	r3, r0
 8008438:	4a23      	ldr	r2, [pc, #140]	@ (80084c8 <vTaskStartScheduler+0xc8>)
 800843a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800843c:	4b22      	ldr	r3, [pc, #136]	@ (80084c8 <vTaskStartScheduler+0xc8>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d002      	beq.n	800844a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008444:	2301      	movs	r3, #1
 8008446:	617b      	str	r3, [r7, #20]
 8008448:	e001      	b.n	800844e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800844a:	2300      	movs	r3, #0
 800844c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	2b01      	cmp	r3, #1
 8008452:	d102      	bne.n	800845a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008454:	f000 ff72 	bl	800933c <xTimerCreateTimerTask>
 8008458:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	2b01      	cmp	r3, #1
 800845e:	d11b      	bne.n	8008498 <vTaskStartScheduler+0x98>
	__asm volatile
 8008460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008464:	f383 8811 	msr	BASEPRI, r3
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	613b      	str	r3, [r7, #16]
}
 8008472:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008474:	4b15      	ldr	r3, [pc, #84]	@ (80084cc <vTaskStartScheduler+0xcc>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3354      	adds	r3, #84	@ 0x54
 800847a:	4a15      	ldr	r2, [pc, #84]	@ (80084d0 <vTaskStartScheduler+0xd0>)
 800847c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800847e:	4b15      	ldr	r3, [pc, #84]	@ (80084d4 <vTaskStartScheduler+0xd4>)
 8008480:	f04f 32ff 	mov.w	r2, #4294967295
 8008484:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008486:	4b14      	ldr	r3, [pc, #80]	@ (80084d8 <vTaskStartScheduler+0xd8>)
 8008488:	2201      	movs	r2, #1
 800848a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800848c:	4b13      	ldr	r3, [pc, #76]	@ (80084dc <vTaskStartScheduler+0xdc>)
 800848e:	2200      	movs	r2, #0
 8008490:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008492:	f001 fc25 	bl	8009ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008496:	e00f      	b.n	80084b8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849e:	d10b      	bne.n	80084b8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	60fb      	str	r3, [r7, #12]
}
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <vTaskStartScheduler+0xb4>
}
 80084b8:	bf00      	nop
 80084ba:	3718      	adds	r7, #24
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}
 80084c0:	0800a6e4 	.word	0x0800a6e4
 80084c4:	08008b11 	.word	0x08008b11
 80084c8:	20000ec0 	.word	0x20000ec0
 80084cc:	200009c8 	.word	0x200009c8
 80084d0:	20000034 	.word	0x20000034
 80084d4:	20000ebc 	.word	0x20000ebc
 80084d8:	20000ea8 	.word	0x20000ea8
 80084dc:	20000ea0 	.word	0x20000ea0

080084e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80084e0:	b480      	push	{r7}
 80084e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80084e4:	4b04      	ldr	r3, [pc, #16]	@ (80084f8 <vTaskSuspendAll+0x18>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	3301      	adds	r3, #1
 80084ea:	4a03      	ldr	r2, [pc, #12]	@ (80084f8 <vTaskSuspendAll+0x18>)
 80084ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80084ee:	bf00      	nop
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	20000ec4 	.word	0x20000ec4

080084fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008502:	2300      	movs	r3, #0
 8008504:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008506:	2300      	movs	r3, #0
 8008508:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800850a:	4b42      	ldr	r3, [pc, #264]	@ (8008614 <xTaskResumeAll+0x118>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d10b      	bne.n	800852a <xTaskResumeAll+0x2e>
	__asm volatile
 8008512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008516:	f383 8811 	msr	BASEPRI, r3
 800851a:	f3bf 8f6f 	isb	sy
 800851e:	f3bf 8f4f 	dsb	sy
 8008522:	603b      	str	r3, [r7, #0]
}
 8008524:	bf00      	nop
 8008526:	bf00      	nop
 8008528:	e7fd      	b.n	8008526 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800852a:	f001 fc7d 	bl	8009e28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800852e:	4b39      	ldr	r3, [pc, #228]	@ (8008614 <xTaskResumeAll+0x118>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	3b01      	subs	r3, #1
 8008534:	4a37      	ldr	r2, [pc, #220]	@ (8008614 <xTaskResumeAll+0x118>)
 8008536:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008538:	4b36      	ldr	r3, [pc, #216]	@ (8008614 <xTaskResumeAll+0x118>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d162      	bne.n	8008606 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008540:	4b35      	ldr	r3, [pc, #212]	@ (8008618 <xTaskResumeAll+0x11c>)
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d05e      	beq.n	8008606 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008548:	e02f      	b.n	80085aa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800854a:	4b34      	ldr	r3, [pc, #208]	@ (800861c <xTaskResumeAll+0x120>)
 800854c:	68db      	ldr	r3, [r3, #12]
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3318      	adds	r3, #24
 8008556:	4618      	mov	r0, r3
 8008558:	f7fe fc50 	bl	8006dfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	3304      	adds	r3, #4
 8008560:	4618      	mov	r0, r3
 8008562:	f7fe fc4b 	bl	8006dfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800856a:	4b2d      	ldr	r3, [pc, #180]	@ (8008620 <xTaskResumeAll+0x124>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	429a      	cmp	r2, r3
 8008570:	d903      	bls.n	800857a <xTaskResumeAll+0x7e>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008576:	4a2a      	ldr	r2, [pc, #168]	@ (8008620 <xTaskResumeAll+0x124>)
 8008578:	6013      	str	r3, [r2, #0]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800857e:	4613      	mov	r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4413      	add	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	4a27      	ldr	r2, [pc, #156]	@ (8008624 <xTaskResumeAll+0x128>)
 8008588:	441a      	add	r2, r3
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	3304      	adds	r3, #4
 800858e:	4619      	mov	r1, r3
 8008590:	4610      	mov	r0, r2
 8008592:	f7fe fbd6 	bl	8006d42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800859a:	4b23      	ldr	r3, [pc, #140]	@ (8008628 <xTaskResumeAll+0x12c>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d302      	bcc.n	80085aa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80085a4:	4b21      	ldr	r3, [pc, #132]	@ (800862c <xTaskResumeAll+0x130>)
 80085a6:	2201      	movs	r2, #1
 80085a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085aa:	4b1c      	ldr	r3, [pc, #112]	@ (800861c <xTaskResumeAll+0x120>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1cb      	bne.n	800854a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80085b8:	f000 fb66 	bl	8008c88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80085bc:	4b1c      	ldr	r3, [pc, #112]	@ (8008630 <xTaskResumeAll+0x134>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d010      	beq.n	80085ea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80085c8:	f000 f846 	bl	8008658 <xTaskIncrementTick>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d002      	beq.n	80085d8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80085d2:	4b16      	ldr	r3, [pc, #88]	@ (800862c <xTaskResumeAll+0x130>)
 80085d4:	2201      	movs	r2, #1
 80085d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	3b01      	subs	r3, #1
 80085dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d1f1      	bne.n	80085c8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80085e4:	4b12      	ldr	r3, [pc, #72]	@ (8008630 <xTaskResumeAll+0x134>)
 80085e6:	2200      	movs	r2, #0
 80085e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80085ea:	4b10      	ldr	r3, [pc, #64]	@ (800862c <xTaskResumeAll+0x130>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d009      	beq.n	8008606 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80085f2:	2301      	movs	r3, #1
 80085f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80085f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008634 <xTaskResumeAll+0x138>)
 80085f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085fc:	601a      	str	r2, [r3, #0]
 80085fe:	f3bf 8f4f 	dsb	sy
 8008602:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008606:	f001 fc41 	bl	8009e8c <vPortExitCritical>

	return xAlreadyYielded;
 800860a:	68bb      	ldr	r3, [r7, #8]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	20000ec4 	.word	0x20000ec4
 8008618:	20000e9c 	.word	0x20000e9c
 800861c:	20000e5c 	.word	0x20000e5c
 8008620:	20000ea4 	.word	0x20000ea4
 8008624:	200009cc 	.word	0x200009cc
 8008628:	200009c8 	.word	0x200009c8
 800862c:	20000eb0 	.word	0x20000eb0
 8008630:	20000eac 	.word	0x20000eac
 8008634:	e000ed04 	.word	0xe000ed04

08008638 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800863e:	4b05      	ldr	r3, [pc, #20]	@ (8008654 <xTaskGetTickCount+0x1c>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008644:	687b      	ldr	r3, [r7, #4]
}
 8008646:	4618      	mov	r0, r3
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	20000ea0 	.word	0x20000ea0

08008658 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800865e:	2300      	movs	r3, #0
 8008660:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008662:	4b4f      	ldr	r3, [pc, #316]	@ (80087a0 <xTaskIncrementTick+0x148>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f040 8090 	bne.w	800878c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800866c:	4b4d      	ldr	r3, [pc, #308]	@ (80087a4 <xTaskIncrementTick+0x14c>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	3301      	adds	r3, #1
 8008672:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008674:	4a4b      	ldr	r2, [pc, #300]	@ (80087a4 <xTaskIncrementTick+0x14c>)
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d121      	bne.n	80086c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008680:	4b49      	ldr	r3, [pc, #292]	@ (80087a8 <xTaskIncrementTick+0x150>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d00b      	beq.n	80086a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800868a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868e:	f383 8811 	msr	BASEPRI, r3
 8008692:	f3bf 8f6f 	isb	sy
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	603b      	str	r3, [r7, #0]
}
 800869c:	bf00      	nop
 800869e:	bf00      	nop
 80086a0:	e7fd      	b.n	800869e <xTaskIncrementTick+0x46>
 80086a2:	4b41      	ldr	r3, [pc, #260]	@ (80087a8 <xTaskIncrementTick+0x150>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	60fb      	str	r3, [r7, #12]
 80086a8:	4b40      	ldr	r3, [pc, #256]	@ (80087ac <xTaskIncrementTick+0x154>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a3e      	ldr	r2, [pc, #248]	@ (80087a8 <xTaskIncrementTick+0x150>)
 80086ae:	6013      	str	r3, [r2, #0]
 80086b0:	4a3e      	ldr	r2, [pc, #248]	@ (80087ac <xTaskIncrementTick+0x154>)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	6013      	str	r3, [r2, #0]
 80086b6:	4b3e      	ldr	r3, [pc, #248]	@ (80087b0 <xTaskIncrementTick+0x158>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	3301      	adds	r3, #1
 80086bc:	4a3c      	ldr	r2, [pc, #240]	@ (80087b0 <xTaskIncrementTick+0x158>)
 80086be:	6013      	str	r3, [r2, #0]
 80086c0:	f000 fae2 	bl	8008c88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80086c4:	4b3b      	ldr	r3, [pc, #236]	@ (80087b4 <xTaskIncrementTick+0x15c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	693a      	ldr	r2, [r7, #16]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	d349      	bcc.n	8008762 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086ce:	4b36      	ldr	r3, [pc, #216]	@ (80087a8 <xTaskIncrementTick+0x150>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d104      	bne.n	80086e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086d8:	4b36      	ldr	r3, [pc, #216]	@ (80087b4 <xTaskIncrementTick+0x15c>)
 80086da:	f04f 32ff 	mov.w	r2, #4294967295
 80086de:	601a      	str	r2, [r3, #0]
					break;
 80086e0:	e03f      	b.n	8008762 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e2:	4b31      	ldr	r3, [pc, #196]	@ (80087a8 <xTaskIncrementTick+0x150>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80086f2:	693a      	ldr	r2, [r7, #16]
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d203      	bcs.n	8008702 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80086fa:	4a2e      	ldr	r2, [pc, #184]	@ (80087b4 <xTaskIncrementTick+0x15c>)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008700:	e02f      	b.n	8008762 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	3304      	adds	r3, #4
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe fb78 	bl	8006dfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008710:	2b00      	cmp	r3, #0
 8008712:	d004      	beq.n	800871e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	3318      	adds	r3, #24
 8008718:	4618      	mov	r0, r3
 800871a:	f7fe fb6f 	bl	8006dfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008722:	4b25      	ldr	r3, [pc, #148]	@ (80087b8 <xTaskIncrementTick+0x160>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	429a      	cmp	r2, r3
 8008728:	d903      	bls.n	8008732 <xTaskIncrementTick+0xda>
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800872e:	4a22      	ldr	r2, [pc, #136]	@ (80087b8 <xTaskIncrementTick+0x160>)
 8008730:	6013      	str	r3, [r2, #0]
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008736:	4613      	mov	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	4413      	add	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	4a1f      	ldr	r2, [pc, #124]	@ (80087bc <xTaskIncrementTick+0x164>)
 8008740:	441a      	add	r2, r3
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	3304      	adds	r3, #4
 8008746:	4619      	mov	r1, r3
 8008748:	4610      	mov	r0, r2
 800874a:	f7fe fafa 	bl	8006d42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008752:	4b1b      	ldr	r3, [pc, #108]	@ (80087c0 <xTaskIncrementTick+0x168>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008758:	429a      	cmp	r2, r3
 800875a:	d3b8      	bcc.n	80086ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800875c:	2301      	movs	r3, #1
 800875e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008760:	e7b5      	b.n	80086ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008762:	4b17      	ldr	r3, [pc, #92]	@ (80087c0 <xTaskIncrementTick+0x168>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008768:	4914      	ldr	r1, [pc, #80]	@ (80087bc <xTaskIncrementTick+0x164>)
 800876a:	4613      	mov	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	440b      	add	r3, r1
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2b01      	cmp	r3, #1
 8008778:	d901      	bls.n	800877e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800877a:	2301      	movs	r3, #1
 800877c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800877e:	4b11      	ldr	r3, [pc, #68]	@ (80087c4 <xTaskIncrementTick+0x16c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d007      	beq.n	8008796 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008786:	2301      	movs	r3, #1
 8008788:	617b      	str	r3, [r7, #20]
 800878a:	e004      	b.n	8008796 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800878c:	4b0e      	ldr	r3, [pc, #56]	@ (80087c8 <xTaskIncrementTick+0x170>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	3301      	adds	r3, #1
 8008792:	4a0d      	ldr	r2, [pc, #52]	@ (80087c8 <xTaskIncrementTick+0x170>)
 8008794:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008796:	697b      	ldr	r3, [r7, #20]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3718      	adds	r7, #24
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	20000ec4 	.word	0x20000ec4
 80087a4:	20000ea0 	.word	0x20000ea0
 80087a8:	20000e54 	.word	0x20000e54
 80087ac:	20000e58 	.word	0x20000e58
 80087b0:	20000eb4 	.word	0x20000eb4
 80087b4:	20000ebc 	.word	0x20000ebc
 80087b8:	20000ea4 	.word	0x20000ea4
 80087bc:	200009cc 	.word	0x200009cc
 80087c0:	200009c8 	.word	0x200009c8
 80087c4:	20000eb0 	.word	0x20000eb0
 80087c8:	20000eac 	.word	0x20000eac

080087cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80087d2:	4b2b      	ldr	r3, [pc, #172]	@ (8008880 <vTaskSwitchContext+0xb4>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d003      	beq.n	80087e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80087da:	4b2a      	ldr	r3, [pc, #168]	@ (8008884 <vTaskSwitchContext+0xb8>)
 80087dc:	2201      	movs	r2, #1
 80087de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80087e0:	e047      	b.n	8008872 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80087e2:	4b28      	ldr	r3, [pc, #160]	@ (8008884 <vTaskSwitchContext+0xb8>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087e8:	4b27      	ldr	r3, [pc, #156]	@ (8008888 <vTaskSwitchContext+0xbc>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	60fb      	str	r3, [r7, #12]
 80087ee:	e011      	b.n	8008814 <vTaskSwitchContext+0x48>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d10b      	bne.n	800880e <vTaskSwitchContext+0x42>
	__asm volatile
 80087f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	607b      	str	r3, [r7, #4]
}
 8008808:	bf00      	nop
 800880a:	bf00      	nop
 800880c:	e7fd      	b.n	800880a <vTaskSwitchContext+0x3e>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3b01      	subs	r3, #1
 8008812:	60fb      	str	r3, [r7, #12]
 8008814:	491d      	ldr	r1, [pc, #116]	@ (800888c <vTaskSwitchContext+0xc0>)
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	4613      	mov	r3, r2
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	4413      	add	r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d0e3      	beq.n	80087f0 <vTaskSwitchContext+0x24>
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	4613      	mov	r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	4413      	add	r3, r2
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4a16      	ldr	r2, [pc, #88]	@ (800888c <vTaskSwitchContext+0xc0>)
 8008834:	4413      	add	r3, r2
 8008836:	60bb      	str	r3, [r7, #8]
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	685a      	ldr	r2, [r3, #4]
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	605a      	str	r2, [r3, #4]
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	685a      	ldr	r2, [r3, #4]
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	3308      	adds	r3, #8
 800884a:	429a      	cmp	r2, r3
 800884c:	d104      	bne.n	8008858 <vTaskSwitchContext+0x8c>
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	685a      	ldr	r2, [r3, #4]
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	605a      	str	r2, [r3, #4]
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	68db      	ldr	r3, [r3, #12]
 800885e:	4a0c      	ldr	r2, [pc, #48]	@ (8008890 <vTaskSwitchContext+0xc4>)
 8008860:	6013      	str	r3, [r2, #0]
 8008862:	4a09      	ldr	r2, [pc, #36]	@ (8008888 <vTaskSwitchContext+0xbc>)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008868:	4b09      	ldr	r3, [pc, #36]	@ (8008890 <vTaskSwitchContext+0xc4>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	3354      	adds	r3, #84	@ 0x54
 800886e:	4a09      	ldr	r2, [pc, #36]	@ (8008894 <vTaskSwitchContext+0xc8>)
 8008870:	6013      	str	r3, [r2, #0]
}
 8008872:	bf00      	nop
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	20000ec4 	.word	0x20000ec4
 8008884:	20000eb0 	.word	0x20000eb0
 8008888:	20000ea4 	.word	0x20000ea4
 800888c:	200009cc 	.word	0x200009cc
 8008890:	200009c8 	.word	0x200009c8
 8008894:	20000034 	.word	0x20000034

08008898 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10b      	bne.n	80088c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80088a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ac:	f383 8811 	msr	BASEPRI, r3
 80088b0:	f3bf 8f6f 	isb	sy
 80088b4:	f3bf 8f4f 	dsb	sy
 80088b8:	60fb      	str	r3, [r7, #12]
}
 80088ba:	bf00      	nop
 80088bc:	bf00      	nop
 80088be:	e7fd      	b.n	80088bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80088c0:	4b07      	ldr	r3, [pc, #28]	@ (80088e0 <vTaskPlaceOnEventList+0x48>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3318      	adds	r3, #24
 80088c6:	4619      	mov	r1, r3
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f7fe fa5e 	bl	8006d8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80088ce:	2101      	movs	r1, #1
 80088d0:	6838      	ldr	r0, [r7, #0]
 80088d2:	f000 fcdf 	bl	8009294 <prvAddCurrentTaskToDelayedList>
}
 80088d6:	bf00      	nop
 80088d8:	3710      	adds	r7, #16
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	200009c8 	.word	0x200009c8

080088e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b086      	sub	sp, #24
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d10b      	bne.n	800890e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80088f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088fa:	f383 8811 	msr	BASEPRI, r3
 80088fe:	f3bf 8f6f 	isb	sy
 8008902:	f3bf 8f4f 	dsb	sy
 8008906:	617b      	str	r3, [r7, #20]
}
 8008908:	bf00      	nop
 800890a:	bf00      	nop
 800890c:	e7fd      	b.n	800890a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800890e:	4b0a      	ldr	r3, [pc, #40]	@ (8008938 <vTaskPlaceOnEventListRestricted+0x54>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	3318      	adds	r3, #24
 8008914:	4619      	mov	r1, r3
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f7fe fa13 	bl	8006d42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d002      	beq.n	8008928 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008922:	f04f 33ff 	mov.w	r3, #4294967295
 8008926:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008928:	6879      	ldr	r1, [r7, #4]
 800892a:	68b8      	ldr	r0, [r7, #8]
 800892c:	f000 fcb2 	bl	8009294 <prvAddCurrentTaskToDelayedList>
	}
 8008930:	bf00      	nop
 8008932:	3718      	adds	r7, #24
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	200009c8 	.word	0x200009c8

0800893c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b086      	sub	sp, #24
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d10b      	bne.n	800896a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	60fb      	str	r3, [r7, #12]
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop
 8008968:	e7fd      	b.n	8008966 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	3318      	adds	r3, #24
 800896e:	4618      	mov	r0, r3
 8008970:	f7fe fa44 	bl	8006dfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008974:	4b1d      	ldr	r3, [pc, #116]	@ (80089ec <xTaskRemoveFromEventList+0xb0>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d11d      	bne.n	80089b8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	3304      	adds	r3, #4
 8008980:	4618      	mov	r0, r3
 8008982:	f7fe fa3b 	bl	8006dfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800898a:	4b19      	ldr	r3, [pc, #100]	@ (80089f0 <xTaskRemoveFromEventList+0xb4>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	429a      	cmp	r2, r3
 8008990:	d903      	bls.n	800899a <xTaskRemoveFromEventList+0x5e>
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008996:	4a16      	ldr	r2, [pc, #88]	@ (80089f0 <xTaskRemoveFromEventList+0xb4>)
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800899e:	4613      	mov	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	4a13      	ldr	r2, [pc, #76]	@ (80089f4 <xTaskRemoveFromEventList+0xb8>)
 80089a8:	441a      	add	r2, r3
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	3304      	adds	r3, #4
 80089ae:	4619      	mov	r1, r3
 80089b0:	4610      	mov	r0, r2
 80089b2:	f7fe f9c6 	bl	8006d42 <vListInsertEnd>
 80089b6:	e005      	b.n	80089c4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	3318      	adds	r3, #24
 80089bc:	4619      	mov	r1, r3
 80089be:	480e      	ldr	r0, [pc, #56]	@ (80089f8 <xTaskRemoveFromEventList+0xbc>)
 80089c0:	f7fe f9bf 	bl	8006d42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089c8:	4b0c      	ldr	r3, [pc, #48]	@ (80089fc <xTaskRemoveFromEventList+0xc0>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d905      	bls.n	80089de <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80089d2:	2301      	movs	r3, #1
 80089d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80089d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008a00 <xTaskRemoveFromEventList+0xc4>)
 80089d8:	2201      	movs	r2, #1
 80089da:	601a      	str	r2, [r3, #0]
 80089dc:	e001      	b.n	80089e2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80089de:	2300      	movs	r3, #0
 80089e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80089e2:	697b      	ldr	r3, [r7, #20]
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3718      	adds	r7, #24
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}
 80089ec:	20000ec4 	.word	0x20000ec4
 80089f0:	20000ea4 	.word	0x20000ea4
 80089f4:	200009cc 	.word	0x200009cc
 80089f8:	20000e5c 	.word	0x20000e5c
 80089fc:	200009c8 	.word	0x200009c8
 8008a00:	20000eb0 	.word	0x20000eb0

08008a04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a0c:	4b06      	ldr	r3, [pc, #24]	@ (8008a28 <vTaskInternalSetTimeOutState+0x24>)
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a14:	4b05      	ldr	r3, [pc, #20]	@ (8008a2c <vTaskInternalSetTimeOutState+0x28>)
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	605a      	str	r2, [r3, #4]
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	20000eb4 	.word	0x20000eb4
 8008a2c:	20000ea0 	.word	0x20000ea0

08008a30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b088      	sub	sp, #32
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10b      	bne.n	8008a58 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	613b      	str	r3, [r7, #16]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d10b      	bne.n	8008a76 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a62:	f383 8811 	msr	BASEPRI, r3
 8008a66:	f3bf 8f6f 	isb	sy
 8008a6a:	f3bf 8f4f 	dsb	sy
 8008a6e:	60fb      	str	r3, [r7, #12]
}
 8008a70:	bf00      	nop
 8008a72:	bf00      	nop
 8008a74:	e7fd      	b.n	8008a72 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008a76:	f001 f9d7 	bl	8009e28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8008af0 <xTaskCheckForTimeOut+0xc0>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	69ba      	ldr	r2, [r7, #24]
 8008a86:	1ad3      	subs	r3, r2, r3
 8008a88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a92:	d102      	bne.n	8008a9a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008a94:	2300      	movs	r3, #0
 8008a96:	61fb      	str	r3, [r7, #28]
 8008a98:	e023      	b.n	8008ae2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	4b15      	ldr	r3, [pc, #84]	@ (8008af4 <xTaskCheckForTimeOut+0xc4>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d007      	beq.n	8008ab6 <xTaskCheckForTimeOut+0x86>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d302      	bcc.n	8008ab6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	61fb      	str	r3, [r7, #28]
 8008ab4:	e015      	b.n	8008ae2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d20b      	bcs.n	8008ad8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	1ad2      	subs	r2, r2, r3
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff ff99 	bl	8008a04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	61fb      	str	r3, [r7, #28]
 8008ad6:	e004      	b.n	8008ae2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	2200      	movs	r2, #0
 8008adc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008ade:	2301      	movs	r3, #1
 8008ae0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008ae2:	f001 f9d3 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 8008ae6:	69fb      	ldr	r3, [r7, #28]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3720      	adds	r7, #32
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	20000ea0 	.word	0x20000ea0
 8008af4:	20000eb4 	.word	0x20000eb4

08008af8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008af8:	b480      	push	{r7}
 8008afa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008afc:	4b03      	ldr	r3, [pc, #12]	@ (8008b0c <vTaskMissedYield+0x14>)
 8008afe:	2201      	movs	r2, #1
 8008b00:	601a      	str	r2, [r3, #0]
}
 8008b02:	bf00      	nop
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr
 8008b0c:	20000eb0 	.word	0x20000eb0

08008b10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b18:	f000 f852 	bl	8008bc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b1c:	4b06      	ldr	r3, [pc, #24]	@ (8008b38 <prvIdleTask+0x28>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d9f9      	bls.n	8008b18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b24:	4b05      	ldr	r3, [pc, #20]	@ (8008b3c <prvIdleTask+0x2c>)
 8008b26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b2a:	601a      	str	r2, [r3, #0]
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008b34:	e7f0      	b.n	8008b18 <prvIdleTask+0x8>
 8008b36:	bf00      	nop
 8008b38:	200009cc 	.word	0x200009cc
 8008b3c:	e000ed04 	.word	0xe000ed04

08008b40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b46:	2300      	movs	r3, #0
 8008b48:	607b      	str	r3, [r7, #4]
 8008b4a:	e00c      	b.n	8008b66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	4413      	add	r3, r2
 8008b54:	009b      	lsls	r3, r3, #2
 8008b56:	4a12      	ldr	r2, [pc, #72]	@ (8008ba0 <prvInitialiseTaskLists+0x60>)
 8008b58:	4413      	add	r3, r2
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f7fe f8c4 	bl	8006ce8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	3301      	adds	r3, #1
 8008b64:	607b      	str	r3, [r7, #4]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2b37      	cmp	r3, #55	@ 0x37
 8008b6a:	d9ef      	bls.n	8008b4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008b6c:	480d      	ldr	r0, [pc, #52]	@ (8008ba4 <prvInitialiseTaskLists+0x64>)
 8008b6e:	f7fe f8bb 	bl	8006ce8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008b72:	480d      	ldr	r0, [pc, #52]	@ (8008ba8 <prvInitialiseTaskLists+0x68>)
 8008b74:	f7fe f8b8 	bl	8006ce8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008b78:	480c      	ldr	r0, [pc, #48]	@ (8008bac <prvInitialiseTaskLists+0x6c>)
 8008b7a:	f7fe f8b5 	bl	8006ce8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008b7e:	480c      	ldr	r0, [pc, #48]	@ (8008bb0 <prvInitialiseTaskLists+0x70>)
 8008b80:	f7fe f8b2 	bl	8006ce8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008b84:	480b      	ldr	r0, [pc, #44]	@ (8008bb4 <prvInitialiseTaskLists+0x74>)
 8008b86:	f7fe f8af 	bl	8006ce8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8008bb8 <prvInitialiseTaskLists+0x78>)
 8008b8c:	4a05      	ldr	r2, [pc, #20]	@ (8008ba4 <prvInitialiseTaskLists+0x64>)
 8008b8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008b90:	4b0a      	ldr	r3, [pc, #40]	@ (8008bbc <prvInitialiseTaskLists+0x7c>)
 8008b92:	4a05      	ldr	r2, [pc, #20]	@ (8008ba8 <prvInitialiseTaskLists+0x68>)
 8008b94:	601a      	str	r2, [r3, #0]
}
 8008b96:	bf00      	nop
 8008b98:	3708      	adds	r7, #8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop
 8008ba0:	200009cc 	.word	0x200009cc
 8008ba4:	20000e2c 	.word	0x20000e2c
 8008ba8:	20000e40 	.word	0x20000e40
 8008bac:	20000e5c 	.word	0x20000e5c
 8008bb0:	20000e70 	.word	0x20000e70
 8008bb4:	20000e88 	.word	0x20000e88
 8008bb8:	20000e54 	.word	0x20000e54
 8008bbc:	20000e58 	.word	0x20000e58

08008bc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b082      	sub	sp, #8
 8008bc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008bc6:	e019      	b.n	8008bfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008bc8:	f001 f92e 	bl	8009e28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bcc:	4b10      	ldr	r3, [pc, #64]	@ (8008c10 <prvCheckTasksWaitingTermination+0x50>)
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	3304      	adds	r3, #4
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fe f90f 	bl	8006dfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008bde:	4b0d      	ldr	r3, [pc, #52]	@ (8008c14 <prvCheckTasksWaitingTermination+0x54>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	3b01      	subs	r3, #1
 8008be4:	4a0b      	ldr	r2, [pc, #44]	@ (8008c14 <prvCheckTasksWaitingTermination+0x54>)
 8008be6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008be8:	4b0b      	ldr	r3, [pc, #44]	@ (8008c18 <prvCheckTasksWaitingTermination+0x58>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	3b01      	subs	r3, #1
 8008bee:	4a0a      	ldr	r2, [pc, #40]	@ (8008c18 <prvCheckTasksWaitingTermination+0x58>)
 8008bf0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008bf2:	f001 f94b 	bl	8009e8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 f810 	bl	8008c1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008bfc:	4b06      	ldr	r3, [pc, #24]	@ (8008c18 <prvCheckTasksWaitingTermination+0x58>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d1e1      	bne.n	8008bc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop
 8008c08:	3708      	adds	r7, #8
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	20000e70 	.word	0x20000e70
 8008c14:	20000e9c 	.word	0x20000e9c
 8008c18:	20000e84 	.word	0x20000e84

08008c1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	3354      	adds	r3, #84	@ 0x54
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f001 fc15 	bl	800a458 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d108      	bne.n	8008c4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f001 fae3 	bl	800a208 <vPortFree>
				vPortFree( pxTCB );
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f001 fae0 	bl	800a208 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008c48:	e019      	b.n	8008c7e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c50:	2b01      	cmp	r3, #1
 8008c52:	d103      	bne.n	8008c5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f001 fad7 	bl	800a208 <vPortFree>
	}
 8008c5a:	e010      	b.n	8008c7e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d00b      	beq.n	8008c7e <prvDeleteTCB+0x62>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	60fb      	str	r3, [r7, #12]
}
 8008c78:	bf00      	nop
 8008c7a:	bf00      	nop
 8008c7c:	e7fd      	b.n	8008c7a <prvDeleteTCB+0x5e>
	}
 8008c7e:	bf00      	nop
 8008c80:	3710      	adds	r7, #16
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}
	...

08008c88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc0 <prvResetNextTaskUnblockTime+0x38>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d104      	bne.n	8008ca2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008c98:	4b0a      	ldr	r3, [pc, #40]	@ (8008cc4 <prvResetNextTaskUnblockTime+0x3c>)
 8008c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8008c9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008ca0:	e008      	b.n	8008cb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ca2:	4b07      	ldr	r3, [pc, #28]	@ (8008cc0 <prvResetNextTaskUnblockTime+0x38>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	4a04      	ldr	r2, [pc, #16]	@ (8008cc4 <prvResetNextTaskUnblockTime+0x3c>)
 8008cb2:	6013      	str	r3, [r2, #0]
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr
 8008cc0:	20000e54 	.word	0x20000e54
 8008cc4:	20000ebc 	.word	0x20000ebc

08008cc8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008cce:	4b05      	ldr	r3, [pc, #20]	@ (8008ce4 <xTaskGetCurrentTaskHandle+0x1c>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008cd4:	687b      	ldr	r3, [r7, #4]
	}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	200009c8 	.word	0x200009c8

08008ce8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008ce8:	b480      	push	{r7}
 8008cea:	b083      	sub	sp, #12
 8008cec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008cee:	4b0b      	ldr	r3, [pc, #44]	@ (8008d1c <xTaskGetSchedulerState+0x34>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d102      	bne.n	8008cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	607b      	str	r3, [r7, #4]
 8008cfa:	e008      	b.n	8008d0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cfc:	4b08      	ldr	r3, [pc, #32]	@ (8008d20 <xTaskGetSchedulerState+0x38>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d102      	bne.n	8008d0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d04:	2302      	movs	r3, #2
 8008d06:	607b      	str	r3, [r7, #4]
 8008d08:	e001      	b.n	8008d0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d0e:	687b      	ldr	r3, [r7, #4]
	}
 8008d10:	4618      	mov	r0, r3
 8008d12:	370c      	adds	r7, #12
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr
 8008d1c:	20000ea8 	.word	0x20000ea8
 8008d20:	20000ec4 	.word	0x20000ec4

08008d24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008d30:	2300      	movs	r3, #0
 8008d32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d051      	beq.n	8008dde <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8008de8 <xTaskPriorityInherit+0xc4>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d241      	bcs.n	8008dcc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	699b      	ldr	r3, [r3, #24]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	db06      	blt.n	8008d5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d50:	4b25      	ldr	r3, [pc, #148]	@ (8008de8 <xTaskPriorityInherit+0xc4>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	6959      	ldr	r1, [r3, #20]
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d66:	4613      	mov	r3, r2
 8008d68:	009b      	lsls	r3, r3, #2
 8008d6a:	4413      	add	r3, r2
 8008d6c:	009b      	lsls	r3, r3, #2
 8008d6e:	4a1f      	ldr	r2, [pc, #124]	@ (8008dec <xTaskPriorityInherit+0xc8>)
 8008d70:	4413      	add	r3, r2
 8008d72:	4299      	cmp	r1, r3
 8008d74:	d122      	bne.n	8008dbc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	3304      	adds	r3, #4
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f7fe f83e 	bl	8006dfc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008d80:	4b19      	ldr	r3, [pc, #100]	@ (8008de8 <xTaskPriorityInherit+0xc4>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8e:	4b18      	ldr	r3, [pc, #96]	@ (8008df0 <xTaskPriorityInherit+0xcc>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d903      	bls.n	8008d9e <xTaskPriorityInherit+0x7a>
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d9a:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <xTaskPriorityInherit+0xcc>)
 8008d9c:	6013      	str	r3, [r2, #0]
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008da2:	4613      	mov	r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	4413      	add	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	4a10      	ldr	r2, [pc, #64]	@ (8008dec <xTaskPriorityInherit+0xc8>)
 8008dac:	441a      	add	r2, r3
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	3304      	adds	r3, #4
 8008db2:	4619      	mov	r1, r3
 8008db4:	4610      	mov	r0, r2
 8008db6:	f7fd ffc4 	bl	8006d42 <vListInsertEnd>
 8008dba:	e004      	b.n	8008dc6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8008de8 <xTaskPriorityInherit+0xc4>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	60fb      	str	r3, [r7, #12]
 8008dca:	e008      	b.n	8008dde <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dd0:	4b05      	ldr	r3, [pc, #20]	@ (8008de8 <xTaskPriorityInherit+0xc4>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d201      	bcs.n	8008dde <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008dde:	68fb      	ldr	r3, [r7, #12]
	}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	200009c8 	.word	0x200009c8
 8008dec:	200009cc 	.word	0x200009cc
 8008df0:	20000ea4 	.word	0x20000ea4

08008df4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b086      	sub	sp, #24
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008e00:	2300      	movs	r3, #0
 8008e02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d058      	beq.n	8008ebc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8008ec8 <xTaskPriorityDisinherit+0xd4>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d00b      	beq.n	8008e2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e18:	f383 8811 	msr	BASEPRI, r3
 8008e1c:	f3bf 8f6f 	isb	sy
 8008e20:	f3bf 8f4f 	dsb	sy
 8008e24:	60fb      	str	r3, [r7, #12]
}
 8008e26:	bf00      	nop
 8008e28:	bf00      	nop
 8008e2a:	e7fd      	b.n	8008e28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10b      	bne.n	8008e4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	60bb      	str	r3, [r7, #8]
}
 8008e46:	bf00      	nop
 8008e48:	bf00      	nop
 8008e4a:	e7fd      	b.n	8008e48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e50:	1e5a      	subs	r2, r3, #1
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008e56:	693b      	ldr	r3, [r7, #16]
 8008e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d02c      	beq.n	8008ebc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d128      	bne.n	8008ebc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f7fd ffc4 	bl	8006dfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8008ecc <xTaskPriorityDisinherit+0xd8>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d903      	bls.n	8008e9c <xTaskPriorityDisinherit+0xa8>
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e98:	4a0c      	ldr	r2, [pc, #48]	@ (8008ecc <xTaskPriorityDisinherit+0xd8>)
 8008e9a:	6013      	str	r3, [r2, #0]
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	4413      	add	r3, r2
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	4a09      	ldr	r2, [pc, #36]	@ (8008ed0 <xTaskPriorityDisinherit+0xdc>)
 8008eaa:	441a      	add	r2, r3
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	3304      	adds	r3, #4
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	4610      	mov	r0, r2
 8008eb4:	f7fd ff45 	bl	8006d42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008ebc:	697b      	ldr	r3, [r7, #20]
	}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3718      	adds	r7, #24
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	200009c8 	.word	0x200009c8
 8008ecc:	20000ea4 	.word	0x20000ea4
 8008ed0:	200009cc 	.word	0x200009cc

08008ed4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b088      	sub	sp, #32
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d06c      	beq.n	8008fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10b      	bne.n	8008f0c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef8:	f383 8811 	msr	BASEPRI, r3
 8008efc:	f3bf 8f6f 	isb	sy
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	60fb      	str	r3, [r7, #12]
}
 8008f06:	bf00      	nop
 8008f08:	bf00      	nop
 8008f0a:	e7fd      	b.n	8008f08 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f10:	683a      	ldr	r2, [r7, #0]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d902      	bls.n	8008f1c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	61fb      	str	r3, [r7, #28]
 8008f1a:	e002      	b.n	8008f22 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008f1c:	69bb      	ldr	r3, [r7, #24]
 8008f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f20:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f26:	69fa      	ldr	r2, [r7, #28]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d04c      	beq.n	8008fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f30:	697a      	ldr	r2, [r7, #20]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d147      	bne.n	8008fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008f36:	4b26      	ldr	r3, [pc, #152]	@ (8008fd0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d10b      	bne.n	8008f58 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	60bb      	str	r3, [r7, #8]
}
 8008f52:	bf00      	nop
 8008f54:	bf00      	nop
 8008f56:	e7fd      	b.n	8008f54 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008f58:	69bb      	ldr	r3, [r7, #24]
 8008f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008f5e:	69bb      	ldr	r3, [r7, #24]
 8008f60:	69fa      	ldr	r2, [r7, #28]
 8008f62:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	699b      	ldr	r3, [r3, #24]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	db04      	blt.n	8008f76 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	6959      	ldr	r1, [r3, #20]
 8008f7a:	693a      	ldr	r2, [r7, #16]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	4a13      	ldr	r2, [pc, #76]	@ (8008fd4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008f86:	4413      	add	r3, r2
 8008f88:	4299      	cmp	r1, r3
 8008f8a:	d11c      	bne.n	8008fc6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	3304      	adds	r3, #4
 8008f90:	4618      	mov	r0, r3
 8008f92:	f7fd ff33 	bl	8006dfc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f9a:	4b0f      	ldr	r3, [pc, #60]	@ (8008fd8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d903      	bls.n	8008faa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa6:	4a0c      	ldr	r2, [pc, #48]	@ (8008fd8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008fa8:	6013      	str	r3, [r2, #0]
 8008faa:	69bb      	ldr	r3, [r7, #24]
 8008fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fae:	4613      	mov	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	4413      	add	r3, r2
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	4a07      	ldr	r2, [pc, #28]	@ (8008fd4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008fb8:	441a      	add	r2, r3
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	3304      	adds	r3, #4
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	4610      	mov	r0, r2
 8008fc2:	f7fd febe 	bl	8006d42 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008fc6:	bf00      	nop
 8008fc8:	3720      	adds	r7, #32
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}
 8008fce:	bf00      	nop
 8008fd0:	200009c8 	.word	0x200009c8
 8008fd4:	200009cc 	.word	0x200009cc
 8008fd8:	20000ea4 	.word	0x20000ea4

08008fdc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008fdc:	b480      	push	{r7}
 8008fde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008fe0:	4b07      	ldr	r3, [pc, #28]	@ (8009000 <pvTaskIncrementMutexHeldCount+0x24>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d004      	beq.n	8008ff2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008fe8:	4b05      	ldr	r3, [pc, #20]	@ (8009000 <pvTaskIncrementMutexHeldCount+0x24>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fee:	3201      	adds	r2, #1
 8008ff0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008ff2:	4b03      	ldr	r3, [pc, #12]	@ (8009000 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
	}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr
 8009000:	200009c8 	.word	0x200009c8

08009004 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8009004:	b580      	push	{r7, lr}
 8009006:	b086      	sub	sp, #24
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
 8009010:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8009012:	f000 ff09 	bl	8009e28 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009016:	4b29      	ldr	r3, [pc, #164]	@ (80090bc <xTaskNotifyWait+0xb8>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b02      	cmp	r3, #2
 8009022:	d01c      	beq.n	800905e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8009024:	4b25      	ldr	r3, [pc, #148]	@ (80090bc <xTaskNotifyWait+0xb8>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	43d2      	mvns	r2, r2
 8009030:	400a      	ands	r2, r1
 8009032:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8009036:	4b21      	ldr	r3, [pc, #132]	@ (80090bc <xTaskNotifyWait+0xb8>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d00b      	beq.n	800905e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009046:	2101      	movs	r1, #1
 8009048:	6838      	ldr	r0, [r7, #0]
 800904a:	f000 f923 	bl	8009294 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800904e:	4b1c      	ldr	r3, [pc, #112]	@ (80090c0 <xTaskNotifyWait+0xbc>)
 8009050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009054:	601a      	str	r2, [r3, #0]
 8009056:	f3bf 8f4f 	dsb	sy
 800905a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800905e:	f000 ff15 	bl	8009e8c <vPortExitCritical>

		taskENTER_CRITICAL();
 8009062:	f000 fee1 	bl	8009e28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d005      	beq.n	8009078 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800906c:	4b13      	ldr	r3, [pc, #76]	@ (80090bc <xTaskNotifyWait+0xb8>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8009078:	4b10      	ldr	r3, [pc, #64]	@ (80090bc <xTaskNotifyWait+0xb8>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009080:	b2db      	uxtb	r3, r3
 8009082:	2b02      	cmp	r3, #2
 8009084:	d002      	beq.n	800908c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8009086:	2300      	movs	r3, #0
 8009088:	617b      	str	r3, [r7, #20]
 800908a:	e00a      	b.n	80090a2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800908c:	4b0b      	ldr	r3, [pc, #44]	@ (80090bc <xTaskNotifyWait+0xb8>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8009094:	68ba      	ldr	r2, [r7, #8]
 8009096:	43d2      	mvns	r2, r2
 8009098:	400a      	ands	r2, r1
 800909a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800909e:	2301      	movs	r3, #1
 80090a0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80090a2:	4b06      	ldr	r3, [pc, #24]	@ (80090bc <xTaskNotifyWait+0xb8>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80090ac:	f000 feee 	bl	8009e8c <vPortExitCritical>

		return xReturn;
 80090b0:	697b      	ldr	r3, [r7, #20]
	}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3718      	adds	r7, #24
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	bf00      	nop
 80090bc:	200009c8 	.word	0x200009c8
 80090c0:	e000ed04 	.word	0xe000ed04

080090c4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b08a      	sub	sp, #40	@ 0x28
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	603b      	str	r3, [r7, #0]
 80090d0:	4613      	mov	r3, r2
 80090d2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80090d4:	2301      	movs	r3, #1
 80090d6:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d10b      	bne.n	80090f6 <xTaskGenericNotify+0x32>
	__asm volatile
 80090de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	61bb      	str	r3, [r7, #24]
}
 80090f0:	bf00      	nop
 80090f2:	bf00      	nop
 80090f4:	e7fd      	b.n	80090f2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80090fa:	f000 fe95 	bl	8009e28 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d004      	beq.n	800910e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009104:	6a3b      	ldr	r3, [r7, #32]
 8009106:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800910e:	6a3b      	ldr	r3, [r7, #32]
 8009110:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009114:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009116:	6a3b      	ldr	r3, [r7, #32]
 8009118:	2202      	movs	r2, #2
 800911a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800911e:	79fb      	ldrb	r3, [r7, #7]
 8009120:	2b04      	cmp	r3, #4
 8009122:	d82e      	bhi.n	8009182 <xTaskGenericNotify+0xbe>
 8009124:	a201      	add	r2, pc, #4	@ (adr r2, 800912c <xTaskGenericNotify+0x68>)
 8009126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912a:	bf00      	nop
 800912c:	080091a7 	.word	0x080091a7
 8009130:	08009141 	.word	0x08009141
 8009134:	08009153 	.word	0x08009153
 8009138:	08009163 	.word	0x08009163
 800913c:	0800916d 	.word	0x0800916d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009140:	6a3b      	ldr	r3, [r7, #32]
 8009142:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	431a      	orrs	r2, r3
 800914a:	6a3b      	ldr	r3, [r7, #32]
 800914c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009150:	e02c      	b.n	80091ac <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009152:	6a3b      	ldr	r3, [r7, #32]
 8009154:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009158:	1c5a      	adds	r2, r3, #1
 800915a:	6a3b      	ldr	r3, [r7, #32]
 800915c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009160:	e024      	b.n	80091ac <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009162:	6a3b      	ldr	r3, [r7, #32]
 8009164:	68ba      	ldr	r2, [r7, #8]
 8009166:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800916a:	e01f      	b.n	80091ac <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800916c:	7ffb      	ldrb	r3, [r7, #31]
 800916e:	2b02      	cmp	r3, #2
 8009170:	d004      	beq.n	800917c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009172:	6a3b      	ldr	r3, [r7, #32]
 8009174:	68ba      	ldr	r2, [r7, #8]
 8009176:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800917a:	e017      	b.n	80091ac <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800917c:	2300      	movs	r3, #0
 800917e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8009180:	e014      	b.n	80091ac <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800918c:	d00d      	beq.n	80091aa <xTaskGenericNotify+0xe6>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	617b      	str	r3, [r7, #20]
}
 80091a0:	bf00      	nop
 80091a2:	bf00      	nop
 80091a4:	e7fd      	b.n	80091a2 <xTaskGenericNotify+0xde>
					break;
 80091a6:	bf00      	nop
 80091a8:	e000      	b.n	80091ac <xTaskGenericNotify+0xe8>

					break;
 80091aa:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80091ac:	7ffb      	ldrb	r3, [r7, #31]
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d13b      	bne.n	800922a <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091b2:	6a3b      	ldr	r3, [r7, #32]
 80091b4:	3304      	adds	r3, #4
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7fd fe20 	bl	8006dfc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009238 <xTaskGenericNotify+0x174>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d903      	bls.n	80091d0 <xTaskGenericNotify+0x10c>
 80091c8:	6a3b      	ldr	r3, [r7, #32]
 80091ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091cc:	4a1a      	ldr	r2, [pc, #104]	@ (8009238 <xTaskGenericNotify+0x174>)
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	6a3b      	ldr	r3, [r7, #32]
 80091d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d4:	4613      	mov	r3, r2
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	4a17      	ldr	r2, [pc, #92]	@ (800923c <xTaskGenericNotify+0x178>)
 80091de:	441a      	add	r2, r3
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	3304      	adds	r3, #4
 80091e4:	4619      	mov	r1, r3
 80091e6:	4610      	mov	r0, r2
 80091e8:	f7fd fdab 	bl	8006d42 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00b      	beq.n	800920c <xTaskGenericNotify+0x148>
	__asm volatile
 80091f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f8:	f383 8811 	msr	BASEPRI, r3
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	613b      	str	r3, [r7, #16]
}
 8009206:	bf00      	nop
 8009208:	bf00      	nop
 800920a:	e7fd      	b.n	8009208 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800920c:	6a3b      	ldr	r3, [r7, #32]
 800920e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009210:	4b0b      	ldr	r3, [pc, #44]	@ (8009240 <xTaskGenericNotify+0x17c>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009216:	429a      	cmp	r2, r3
 8009218:	d907      	bls.n	800922a <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800921a:	4b0a      	ldr	r3, [pc, #40]	@ (8009244 <xTaskGenericNotify+0x180>)
 800921c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009220:	601a      	str	r2, [r3, #0]
 8009222:	f3bf 8f4f 	dsb	sy
 8009226:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800922a:	f000 fe2f 	bl	8009e8c <vPortExitCritical>

		return xReturn;
 800922e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009230:	4618      	mov	r0, r3
 8009232:	3728      	adds	r7, #40	@ 0x28
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}
 8009238:	20000ea4 	.word	0x20000ea4
 800923c:	200009cc 	.word	0x200009cc
 8009240:	200009c8 	.word	0x200009c8
 8009244:	e000ed04 	.word	0xe000ed04

08009248 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d102      	bne.n	800925c <xTaskNotifyStateClear+0x14>
 8009256:	4b0e      	ldr	r3, [pc, #56]	@ (8009290 <xTaskNotifyStateClear+0x48>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	e000      	b.n	800925e <xTaskNotifyStateClear+0x16>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 8009260:	f000 fde2 	bl	8009e28 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800926a:	b2db      	uxtb	r3, r3
 800926c:	2b02      	cmp	r3, #2
 800926e:	d106      	bne.n	800927e <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	2200      	movs	r2, #0
 8009274:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 8009278:	2301      	movs	r3, #1
 800927a:	60fb      	str	r3, [r7, #12]
 800927c:	e001      	b.n	8009282 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800927e:	2300      	movs	r3, #0
 8009280:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 8009282:	f000 fe03 	bl	8009e8c <vPortExitCritical>

		return xReturn;
 8009286:	68fb      	ldr	r3, [r7, #12]
	}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}
 8009290:	200009c8 	.word	0x200009c8

08009294 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b084      	sub	sp, #16
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800929e:	4b21      	ldr	r3, [pc, #132]	@ (8009324 <prvAddCurrentTaskToDelayedList+0x90>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092a4:	4b20      	ldr	r3, [pc, #128]	@ (8009328 <prvAddCurrentTaskToDelayedList+0x94>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	3304      	adds	r3, #4
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fd fda6 	bl	8006dfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b6:	d10a      	bne.n	80092ce <prvAddCurrentTaskToDelayedList+0x3a>
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d007      	beq.n	80092ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092be:	4b1a      	ldr	r3, [pc, #104]	@ (8009328 <prvAddCurrentTaskToDelayedList+0x94>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	3304      	adds	r3, #4
 80092c4:	4619      	mov	r1, r3
 80092c6:	4819      	ldr	r0, [pc, #100]	@ (800932c <prvAddCurrentTaskToDelayedList+0x98>)
 80092c8:	f7fd fd3b 	bl	8006d42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092cc:	e026      	b.n	800931c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	4413      	add	r3, r2
 80092d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092d6:	4b14      	ldr	r3, [pc, #80]	@ (8009328 <prvAddCurrentTaskToDelayedList+0x94>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d209      	bcs.n	80092fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092e6:	4b12      	ldr	r3, [pc, #72]	@ (8009330 <prvAddCurrentTaskToDelayedList+0x9c>)
 80092e8:	681a      	ldr	r2, [r3, #0]
 80092ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009328 <prvAddCurrentTaskToDelayedList+0x94>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3304      	adds	r3, #4
 80092f0:	4619      	mov	r1, r3
 80092f2:	4610      	mov	r0, r2
 80092f4:	f7fd fd49 	bl	8006d8a <vListInsert>
}
 80092f8:	e010      	b.n	800931c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092fa:	4b0e      	ldr	r3, [pc, #56]	@ (8009334 <prvAddCurrentTaskToDelayedList+0xa0>)
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009328 <prvAddCurrentTaskToDelayedList+0x94>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	3304      	adds	r3, #4
 8009304:	4619      	mov	r1, r3
 8009306:	4610      	mov	r0, r2
 8009308:	f7fd fd3f 	bl	8006d8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800930c:	4b0a      	ldr	r3, [pc, #40]	@ (8009338 <prvAddCurrentTaskToDelayedList+0xa4>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	429a      	cmp	r2, r3
 8009314:	d202      	bcs.n	800931c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009316:	4a08      	ldr	r2, [pc, #32]	@ (8009338 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	6013      	str	r3, [r2, #0]
}
 800931c:	bf00      	nop
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	20000ea0 	.word	0x20000ea0
 8009328:	200009c8 	.word	0x200009c8
 800932c:	20000e88 	.word	0x20000e88
 8009330:	20000e58 	.word	0x20000e58
 8009334:	20000e54 	.word	0x20000e54
 8009338:	20000ebc 	.word	0x20000ebc

0800933c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b08a      	sub	sp, #40	@ 0x28
 8009340:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009342:	2300      	movs	r3, #0
 8009344:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009346:	f000 fbb1 	bl	8009aac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800934a:	4b1d      	ldr	r3, [pc, #116]	@ (80093c0 <xTimerCreateTimerTask+0x84>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d021      	beq.n	8009396 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009352:	2300      	movs	r3, #0
 8009354:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009356:	2300      	movs	r3, #0
 8009358:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800935a:	1d3a      	adds	r2, r7, #4
 800935c:	f107 0108 	add.w	r1, r7, #8
 8009360:	f107 030c 	add.w	r3, r7, #12
 8009364:	4618      	mov	r0, r3
 8009366:	f7fd fca5 	bl	8006cb4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800936a:	6879      	ldr	r1, [r7, #4]
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	9202      	str	r2, [sp, #8]
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	2302      	movs	r3, #2
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	2300      	movs	r3, #0
 800937a:	460a      	mov	r2, r1
 800937c:	4911      	ldr	r1, [pc, #68]	@ (80093c4 <xTimerCreateTimerTask+0x88>)
 800937e:	4812      	ldr	r0, [pc, #72]	@ (80093c8 <xTimerCreateTimerTask+0x8c>)
 8009380:	f7fe fe4a 	bl	8008018 <xTaskCreateStatic>
 8009384:	4603      	mov	r3, r0
 8009386:	4a11      	ldr	r2, [pc, #68]	@ (80093cc <xTimerCreateTimerTask+0x90>)
 8009388:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800938a:	4b10      	ldr	r3, [pc, #64]	@ (80093cc <xTimerCreateTimerTask+0x90>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009392:	2301      	movs	r3, #1
 8009394:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d10b      	bne.n	80093b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800939c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a0:	f383 8811 	msr	BASEPRI, r3
 80093a4:	f3bf 8f6f 	isb	sy
 80093a8:	f3bf 8f4f 	dsb	sy
 80093ac:	613b      	str	r3, [r7, #16]
}
 80093ae:	bf00      	nop
 80093b0:	bf00      	nop
 80093b2:	e7fd      	b.n	80093b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80093b4:	697b      	ldr	r3, [r7, #20]
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3718      	adds	r7, #24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	20000ef8 	.word	0x20000ef8
 80093c4:	0800a6ec 	.word	0x0800a6ec
 80093c8:	08009645 	.word	0x08009645
 80093cc:	20000efc 	.word	0x20000efc

080093d0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b088      	sub	sp, #32
 80093d4:	af02      	add	r7, sp, #8
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	60b9      	str	r1, [r7, #8]
 80093da:	607a      	str	r2, [r7, #4]
 80093dc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80093de:	202c      	movs	r0, #44	@ 0x2c
 80093e0:	f000 fe44 	bl	800a06c <pvPortMalloc>
 80093e4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d00d      	beq.n	8009408 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	9301      	str	r3, [sp, #4]
 80093f8:	6a3b      	ldr	r3, [r7, #32]
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	68b9      	ldr	r1, [r7, #8]
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 f845 	bl	8009492 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009408:	697b      	ldr	r3, [r7, #20]
	}
 800940a:	4618      	mov	r0, r3
 800940c:	3718      	adds	r7, #24
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009412:	b580      	push	{r7, lr}
 8009414:	b08a      	sub	sp, #40	@ 0x28
 8009416:	af02      	add	r7, sp, #8
 8009418:	60f8      	str	r0, [r7, #12]
 800941a:	60b9      	str	r1, [r7, #8]
 800941c:	607a      	str	r2, [r7, #4]
 800941e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009420:	232c      	movs	r3, #44	@ 0x2c
 8009422:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	2b2c      	cmp	r3, #44	@ 0x2c
 8009428:	d00b      	beq.n	8009442 <xTimerCreateStatic+0x30>
	__asm volatile
 800942a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800942e:	f383 8811 	msr	BASEPRI, r3
 8009432:	f3bf 8f6f 	isb	sy
 8009436:	f3bf 8f4f 	dsb	sy
 800943a:	61bb      	str	r3, [r7, #24]
}
 800943c:	bf00      	nop
 800943e:	bf00      	nop
 8009440:	e7fd      	b.n	800943e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009442:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009446:	2b00      	cmp	r3, #0
 8009448:	d10b      	bne.n	8009462 <xTimerCreateStatic+0x50>
	__asm volatile
 800944a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944e:	f383 8811 	msr	BASEPRI, r3
 8009452:	f3bf 8f6f 	isb	sy
 8009456:	f3bf 8f4f 	dsb	sy
 800945a:	617b      	str	r3, [r7, #20]
}
 800945c:	bf00      	nop
 800945e:	bf00      	nop
 8009460:	e7fd      	b.n	800945e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8009462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009464:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00d      	beq.n	8009488 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800946c:	69fb      	ldr	r3, [r7, #28]
 800946e:	2202      	movs	r2, #2
 8009470:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009474:	69fb      	ldr	r3, [r7, #28]
 8009476:	9301      	str	r3, [sp, #4]
 8009478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	68b9      	ldr	r1, [r7, #8]
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f000 f805 	bl	8009492 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009488:	69fb      	ldr	r3, [r7, #28]
	}
 800948a:	4618      	mov	r0, r3
 800948c:	3720      	adds	r7, #32
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}

08009492 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009492:	b580      	push	{r7, lr}
 8009494:	b086      	sub	sp, #24
 8009496:	af00      	add	r7, sp, #0
 8009498:	60f8      	str	r0, [r7, #12]
 800949a:	60b9      	str	r1, [r7, #8]
 800949c:	607a      	str	r2, [r7, #4]
 800949e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d10b      	bne.n	80094be <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80094a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094aa:	f383 8811 	msr	BASEPRI, r3
 80094ae:	f3bf 8f6f 	isb	sy
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	617b      	str	r3, [r7, #20]
}
 80094b8:	bf00      	nop
 80094ba:	bf00      	nop
 80094bc:	e7fd      	b.n	80094ba <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80094be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d01e      	beq.n	8009502 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80094c4:	f000 faf2 	bl	8009aac <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80094c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80094ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d0:	68ba      	ldr	r2, [r7, #8]
 80094d2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	683a      	ldr	r2, [r7, #0]
 80094d8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80094da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094dc:	6a3a      	ldr	r2, [r7, #32]
 80094de:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80094e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094e2:	3304      	adds	r3, #4
 80094e4:	4618      	mov	r0, r3
 80094e6:	f7fd fc1f 	bl	8006d28 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d008      	beq.n	8009502 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80094f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094f6:	f043 0304 	orr.w	r3, r3, #4
 80094fa:	b2da      	uxtb	r2, r3
 80094fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009502:	bf00      	nop
 8009504:	3718      	adds	r7, #24
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
	...

0800950c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b08a      	sub	sp, #40	@ 0x28
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
 8009518:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800951a:	2300      	movs	r3, #0
 800951c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d10b      	bne.n	800953c <xTimerGenericCommand+0x30>
	__asm volatile
 8009524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	623b      	str	r3, [r7, #32]
}
 8009536:	bf00      	nop
 8009538:	bf00      	nop
 800953a:	e7fd      	b.n	8009538 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800953c:	4b19      	ldr	r3, [pc, #100]	@ (80095a4 <xTimerGenericCommand+0x98>)
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d02a      	beq.n	800959a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	2b05      	cmp	r3, #5
 8009554:	dc18      	bgt.n	8009588 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009556:	f7ff fbc7 	bl	8008ce8 <xTaskGetSchedulerState>
 800955a:	4603      	mov	r3, r0
 800955c:	2b02      	cmp	r3, #2
 800955e:	d109      	bne.n	8009574 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009560:	4b10      	ldr	r3, [pc, #64]	@ (80095a4 <xTimerGenericCommand+0x98>)
 8009562:	6818      	ldr	r0, [r3, #0]
 8009564:	f107 0110 	add.w	r1, r7, #16
 8009568:	2300      	movs	r3, #0
 800956a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800956c:	f7fd fedc 	bl	8007328 <xQueueGenericSend>
 8009570:	6278      	str	r0, [r7, #36]	@ 0x24
 8009572:	e012      	b.n	800959a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009574:	4b0b      	ldr	r3, [pc, #44]	@ (80095a4 <xTimerGenericCommand+0x98>)
 8009576:	6818      	ldr	r0, [r3, #0]
 8009578:	f107 0110 	add.w	r1, r7, #16
 800957c:	2300      	movs	r3, #0
 800957e:	2200      	movs	r2, #0
 8009580:	f7fd fed2 	bl	8007328 <xQueueGenericSend>
 8009584:	6278      	str	r0, [r7, #36]	@ 0x24
 8009586:	e008      	b.n	800959a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009588:	4b06      	ldr	r3, [pc, #24]	@ (80095a4 <xTimerGenericCommand+0x98>)
 800958a:	6818      	ldr	r0, [r3, #0]
 800958c:	f107 0110 	add.w	r1, r7, #16
 8009590:	2300      	movs	r3, #0
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	f7fd ffca 	bl	800752c <xQueueGenericSendFromISR>
 8009598:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800959a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800959c:	4618      	mov	r0, r3
 800959e:	3728      	adds	r7, #40	@ 0x28
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20000ef8 	.word	0x20000ef8

080095a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b088      	sub	sp, #32
 80095ac:	af02      	add	r7, sp, #8
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095b2:	4b23      	ldr	r3, [pc, #140]	@ (8009640 <prvProcessExpiredTimer+0x98>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	68db      	ldr	r3, [r3, #12]
 80095ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	3304      	adds	r3, #4
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7fd fc1b 	bl	8006dfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80095c6:	697b      	ldr	r3, [r7, #20]
 80095c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80095cc:	f003 0304 	and.w	r3, r3, #4
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d023      	beq.n	800961c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	699a      	ldr	r2, [r3, #24]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	18d1      	adds	r1, r2, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	683a      	ldr	r2, [r7, #0]
 80095e0:	6978      	ldr	r0, [r7, #20]
 80095e2:	f000 f8d5 	bl	8009790 <prvInsertTimerInActiveList>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d020      	beq.n	800962e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80095ec:	2300      	movs	r3, #0
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	2300      	movs	r3, #0
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	2100      	movs	r1, #0
 80095f6:	6978      	ldr	r0, [r7, #20]
 80095f8:	f7ff ff88 	bl	800950c <xTimerGenericCommand>
 80095fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d114      	bne.n	800962e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009608:	f383 8811 	msr	BASEPRI, r3
 800960c:	f3bf 8f6f 	isb	sy
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	60fb      	str	r3, [r7, #12]
}
 8009616:	bf00      	nop
 8009618:	bf00      	nop
 800961a:	e7fd      	b.n	8009618 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009622:	f023 0301 	bic.w	r3, r3, #1
 8009626:	b2da      	uxtb	r2, r3
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	6a1b      	ldr	r3, [r3, #32]
 8009632:	6978      	ldr	r0, [r7, #20]
 8009634:	4798      	blx	r3
}
 8009636:	bf00      	nop
 8009638:	3718      	adds	r7, #24
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
 800963e:	bf00      	nop
 8009640:	20000ef0 	.word	0x20000ef0

08009644 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800964c:	f107 0308 	add.w	r3, r7, #8
 8009650:	4618      	mov	r0, r3
 8009652:	f000 f859 	bl	8009708 <prvGetNextExpireTime>
 8009656:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	4619      	mov	r1, r3
 800965c:	68f8      	ldr	r0, [r7, #12]
 800965e:	f000 f805 	bl	800966c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009662:	f000 f8d7 	bl	8009814 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009666:	bf00      	nop
 8009668:	e7f0      	b.n	800964c <prvTimerTask+0x8>
	...

0800966c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b084      	sub	sp, #16
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
 8009674:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009676:	f7fe ff33 	bl	80084e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800967a:	f107 0308 	add.w	r3, r7, #8
 800967e:	4618      	mov	r0, r3
 8009680:	f000 f866 	bl	8009750 <prvSampleTimeNow>
 8009684:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d130      	bne.n	80096ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d10a      	bne.n	80096a8 <prvProcessTimerOrBlockTask+0x3c>
 8009692:	687a      	ldr	r2, [r7, #4]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	429a      	cmp	r2, r3
 8009698:	d806      	bhi.n	80096a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800969a:	f7fe ff2f 	bl	80084fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800969e:	68f9      	ldr	r1, [r7, #12]
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f7ff ff81 	bl	80095a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80096a6:	e024      	b.n	80096f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d008      	beq.n	80096c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80096ae:	4b13      	ldr	r3, [pc, #76]	@ (80096fc <prvProcessTimerOrBlockTask+0x90>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d101      	bne.n	80096bc <prvProcessTimerOrBlockTask+0x50>
 80096b8:	2301      	movs	r3, #1
 80096ba:	e000      	b.n	80096be <prvProcessTimerOrBlockTask+0x52>
 80096bc:	2300      	movs	r3, #0
 80096be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80096c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009700 <prvProcessTimerOrBlockTask+0x94>)
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	4619      	mov	r1, r3
 80096ce:	f7fe fc6f 	bl	8007fb0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80096d2:	f7fe ff13 	bl	80084fc <xTaskResumeAll>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10a      	bne.n	80096f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80096dc:	4b09      	ldr	r3, [pc, #36]	@ (8009704 <prvProcessTimerOrBlockTask+0x98>)
 80096de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096e2:	601a      	str	r2, [r3, #0]
 80096e4:	f3bf 8f4f 	dsb	sy
 80096e8:	f3bf 8f6f 	isb	sy
}
 80096ec:	e001      	b.n	80096f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80096ee:	f7fe ff05 	bl	80084fc <xTaskResumeAll>
}
 80096f2:	bf00      	nop
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	20000ef4 	.word	0x20000ef4
 8009700:	20000ef8 	.word	0x20000ef8
 8009704:	e000ed04 	.word	0xe000ed04

08009708 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009708:	b480      	push	{r7}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009710:	4b0e      	ldr	r3, [pc, #56]	@ (800974c <prvGetNextExpireTime+0x44>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d101      	bne.n	800971e <prvGetNextExpireTime+0x16>
 800971a:	2201      	movs	r2, #1
 800971c:	e000      	b.n	8009720 <prvGetNextExpireTime+0x18>
 800971e:	2200      	movs	r2, #0
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d105      	bne.n	8009738 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800972c:	4b07      	ldr	r3, [pc, #28]	@ (800974c <prvGetNextExpireTime+0x44>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	60fb      	str	r3, [r7, #12]
 8009736:	e001      	b.n	800973c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009738:	2300      	movs	r3, #0
 800973a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800973c:	68fb      	ldr	r3, [r7, #12]
}
 800973e:	4618      	mov	r0, r3
 8009740:	3714      	adds	r7, #20
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	20000ef0 	.word	0x20000ef0

08009750 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b084      	sub	sp, #16
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009758:	f7fe ff6e 	bl	8008638 <xTaskGetTickCount>
 800975c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800975e:	4b0b      	ldr	r3, [pc, #44]	@ (800978c <prvSampleTimeNow+0x3c>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68fa      	ldr	r2, [r7, #12]
 8009764:	429a      	cmp	r2, r3
 8009766:	d205      	bcs.n	8009774 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009768:	f000 f93a 	bl	80099e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	601a      	str	r2, [r3, #0]
 8009772:	e002      	b.n	800977a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800977a:	4a04      	ldr	r2, [pc, #16]	@ (800978c <prvSampleTimeNow+0x3c>)
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009780:	68fb      	ldr	r3, [r7, #12]
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	20000f00 	.word	0x20000f00

08009790 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	607a      	str	r2, [r7, #4]
 800979c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800979e:	2300      	movs	r3, #0
 80097a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	68fa      	ldr	r2, [r7, #12]
 80097ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d812      	bhi.n	80097dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	1ad2      	subs	r2, r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	699b      	ldr	r3, [r3, #24]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d302      	bcc.n	80097ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80097c4:	2301      	movs	r3, #1
 80097c6:	617b      	str	r3, [r7, #20]
 80097c8:	e01b      	b.n	8009802 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80097ca:	4b10      	ldr	r3, [pc, #64]	@ (800980c <prvInsertTimerInActiveList+0x7c>)
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	3304      	adds	r3, #4
 80097d2:	4619      	mov	r1, r3
 80097d4:	4610      	mov	r0, r2
 80097d6:	f7fd fad8 	bl	8006d8a <vListInsert>
 80097da:	e012      	b.n	8009802 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d206      	bcs.n	80097f2 <prvInsertTimerInActiveList+0x62>
 80097e4:	68ba      	ldr	r2, [r7, #8]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d302      	bcc.n	80097f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80097ec:	2301      	movs	r3, #1
 80097ee:	617b      	str	r3, [r7, #20]
 80097f0:	e007      	b.n	8009802 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80097f2:	4b07      	ldr	r3, [pc, #28]	@ (8009810 <prvInsertTimerInActiveList+0x80>)
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	3304      	adds	r3, #4
 80097fa:	4619      	mov	r1, r3
 80097fc:	4610      	mov	r0, r2
 80097fe:	f7fd fac4 	bl	8006d8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009802:	697b      	ldr	r3, [r7, #20]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3718      	adds	r7, #24
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}
 800980c:	20000ef4 	.word	0x20000ef4
 8009810:	20000ef0 	.word	0x20000ef0

08009814 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b08e      	sub	sp, #56	@ 0x38
 8009818:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800981a:	e0ce      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2b00      	cmp	r3, #0
 8009820:	da19      	bge.n	8009856 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009822:	1d3b      	adds	r3, r7, #4
 8009824:	3304      	adds	r3, #4
 8009826:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10b      	bne.n	8009846 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	61fb      	str	r3, [r7, #28]
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	e7fd      	b.n	8009842 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800984c:	6850      	ldr	r0, [r2, #4]
 800984e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009850:	6892      	ldr	r2, [r2, #8]
 8009852:	4611      	mov	r1, r2
 8009854:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2b00      	cmp	r3, #0
 800985a:	f2c0 80ae 	blt.w	80099ba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009864:	695b      	ldr	r3, [r3, #20]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d004      	beq.n	8009874 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800986a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800986c:	3304      	adds	r3, #4
 800986e:	4618      	mov	r0, r3
 8009870:	f7fd fac4 	bl	8006dfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009874:	463b      	mov	r3, r7
 8009876:	4618      	mov	r0, r3
 8009878:	f7ff ff6a 	bl	8009750 <prvSampleTimeNow>
 800987c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2b09      	cmp	r3, #9
 8009882:	f200 8097 	bhi.w	80099b4 <prvProcessReceivedCommands+0x1a0>
 8009886:	a201      	add	r2, pc, #4	@ (adr r2, 800988c <prvProcessReceivedCommands+0x78>)
 8009888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800988c:	080098b5 	.word	0x080098b5
 8009890:	080098b5 	.word	0x080098b5
 8009894:	080098b5 	.word	0x080098b5
 8009898:	0800992b 	.word	0x0800992b
 800989c:	0800993f 	.word	0x0800993f
 80098a0:	0800998b 	.word	0x0800998b
 80098a4:	080098b5 	.word	0x080098b5
 80098a8:	080098b5 	.word	0x080098b5
 80098ac:	0800992b 	.word	0x0800992b
 80098b0:	0800993f 	.word	0x0800993f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098ba:	f043 0301 	orr.w	r3, r3, #1
 80098be:	b2da      	uxtb	r2, r3
 80098c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ca:	699b      	ldr	r3, [r3, #24]
 80098cc:	18d1      	adds	r1, r2, r3
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098d4:	f7ff ff5c 	bl	8009790 <prvInsertTimerInActiveList>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d06c      	beq.n	80099b8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d061      	beq.n	80099b8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	699b      	ldr	r3, [r3, #24]
 80098fa:	441a      	add	r2, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	9300      	str	r3, [sp, #0]
 8009900:	2300      	movs	r3, #0
 8009902:	2100      	movs	r1, #0
 8009904:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009906:	f7ff fe01 	bl	800950c <xTimerGenericCommand>
 800990a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800990c:	6a3b      	ldr	r3, [r7, #32]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d152      	bne.n	80099b8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	61bb      	str	r3, [r7, #24]
}
 8009924:	bf00      	nop
 8009926:	bf00      	nop
 8009928:	e7fd      	b.n	8009926 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800992a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800992c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009930:	f023 0301 	bic.w	r3, r3, #1
 8009934:	b2da      	uxtb	r2, r3
 8009936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009938:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800993c:	e03d      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800993e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009940:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009944:	f043 0301 	orr.w	r3, r3, #1
 8009948:	b2da      	uxtb	r2, r3
 800994a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009950:	68ba      	ldr	r2, [r7, #8]
 8009952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009954:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d10b      	bne.n	8009976 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800995e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009962:	f383 8811 	msr	BASEPRI, r3
 8009966:	f3bf 8f6f 	isb	sy
 800996a:	f3bf 8f4f 	dsb	sy
 800996e:	617b      	str	r3, [r7, #20]
}
 8009970:	bf00      	nop
 8009972:	bf00      	nop
 8009974:	e7fd      	b.n	8009972 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009978:	699a      	ldr	r2, [r3, #24]
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	18d1      	adds	r1, r2, r3
 800997e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009982:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009984:	f7ff ff04 	bl	8009790 <prvInsertTimerInActiveList>
					break;
 8009988:	e017      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800998a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009990:	f003 0302 	and.w	r3, r3, #2
 8009994:	2b00      	cmp	r3, #0
 8009996:	d103      	bne.n	80099a0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009998:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800999a:	f000 fc35 	bl	800a208 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800999e:	e00c      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099a6:	f023 0301 	bic.w	r3, r3, #1
 80099aa:	b2da      	uxtb	r2, r3
 80099ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80099b2:	e002      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80099b4:	bf00      	nop
 80099b6:	e000      	b.n	80099ba <prvProcessReceivedCommands+0x1a6>
					break;
 80099b8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80099ba:	4b08      	ldr	r3, [pc, #32]	@ (80099dc <prvProcessReceivedCommands+0x1c8>)
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	1d39      	adds	r1, r7, #4
 80099c0:	2200      	movs	r2, #0
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fd fee0 	bl	8007788 <xQueueReceive>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	f47f af26 	bne.w	800981c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80099d0:	bf00      	nop
 80099d2:	bf00      	nop
 80099d4:	3730      	adds	r7, #48	@ 0x30
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}
 80099da:	bf00      	nop
 80099dc:	20000ef8 	.word	0x20000ef8

080099e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b088      	sub	sp, #32
 80099e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80099e6:	e049      	b.n	8009a7c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80099e8:	4b2e      	ldr	r3, [pc, #184]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099f2:	4b2c      	ldr	r3, [pc, #176]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	68db      	ldr	r3, [r3, #12]
 80099fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	3304      	adds	r3, #4
 8009a00:	4618      	mov	r0, r3
 8009a02:	f7fd f9fb 	bl	8006dfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6a1b      	ldr	r3, [r3, #32]
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a14:	f003 0304 	and.w	r3, r3, #4
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d02f      	beq.n	8009a7c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	699b      	ldr	r3, [r3, #24]
 8009a20:	693a      	ldr	r2, [r7, #16]
 8009a22:	4413      	add	r3, r2
 8009a24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009a26:	68ba      	ldr	r2, [r7, #8]
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	d90e      	bls.n	8009a4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	68ba      	ldr	r2, [r7, #8]
 8009a32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	4610      	mov	r0, r2
 8009a46:	f7fd f9a0 	bl	8006d8a <vListInsert>
 8009a4a:	e017      	b.n	8009a7c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	2300      	movs	r3, #0
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	2100      	movs	r1, #0
 8009a56:	68f8      	ldr	r0, [r7, #12]
 8009a58:	f7ff fd58 	bl	800950c <xTimerGenericCommand>
 8009a5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10b      	bne.n	8009a7c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a68:	f383 8811 	msr	BASEPRI, r3
 8009a6c:	f3bf 8f6f 	isb	sy
 8009a70:	f3bf 8f4f 	dsb	sy
 8009a74:	603b      	str	r3, [r7, #0]
}
 8009a76:	bf00      	nop
 8009a78:	bf00      	nop
 8009a7a:	e7fd      	b.n	8009a78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a7c:	4b09      	ldr	r3, [pc, #36]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1b0      	bne.n	80099e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a86:	4b07      	ldr	r3, [pc, #28]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a8c:	4b06      	ldr	r3, [pc, #24]	@ (8009aa8 <prvSwitchTimerLists+0xc8>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a04      	ldr	r2, [pc, #16]	@ (8009aa4 <prvSwitchTimerLists+0xc4>)
 8009a92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a94:	4a04      	ldr	r2, [pc, #16]	@ (8009aa8 <prvSwitchTimerLists+0xc8>)
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	6013      	str	r3, [r2, #0]
}
 8009a9a:	bf00      	nop
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	20000ef0 	.word	0x20000ef0
 8009aa8:	20000ef4 	.word	0x20000ef4

08009aac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b082      	sub	sp, #8
 8009ab0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009ab2:	f000 f9b9 	bl	8009e28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009ab6:	4b15      	ldr	r3, [pc, #84]	@ (8009b0c <prvCheckForValidListAndQueue+0x60>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d120      	bne.n	8009b00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009abe:	4814      	ldr	r0, [pc, #80]	@ (8009b10 <prvCheckForValidListAndQueue+0x64>)
 8009ac0:	f7fd f912 	bl	8006ce8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009ac4:	4813      	ldr	r0, [pc, #76]	@ (8009b14 <prvCheckForValidListAndQueue+0x68>)
 8009ac6:	f7fd f90f 	bl	8006ce8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009aca:	4b13      	ldr	r3, [pc, #76]	@ (8009b18 <prvCheckForValidListAndQueue+0x6c>)
 8009acc:	4a10      	ldr	r2, [pc, #64]	@ (8009b10 <prvCheckForValidListAndQueue+0x64>)
 8009ace:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ad0:	4b12      	ldr	r3, [pc, #72]	@ (8009b1c <prvCheckForValidListAndQueue+0x70>)
 8009ad2:	4a10      	ldr	r2, [pc, #64]	@ (8009b14 <prvCheckForValidListAndQueue+0x68>)
 8009ad4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	4b11      	ldr	r3, [pc, #68]	@ (8009b20 <prvCheckForValidListAndQueue+0x74>)
 8009adc:	4a11      	ldr	r2, [pc, #68]	@ (8009b24 <prvCheckForValidListAndQueue+0x78>)
 8009ade:	2110      	movs	r1, #16
 8009ae0:	200a      	movs	r0, #10
 8009ae2:	f7fd fa1f 	bl	8006f24 <xQueueGenericCreateStatic>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	4a08      	ldr	r2, [pc, #32]	@ (8009b0c <prvCheckForValidListAndQueue+0x60>)
 8009aea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009aec:	4b07      	ldr	r3, [pc, #28]	@ (8009b0c <prvCheckForValidListAndQueue+0x60>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d005      	beq.n	8009b00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009af4:	4b05      	ldr	r3, [pc, #20]	@ (8009b0c <prvCheckForValidListAndQueue+0x60>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	490b      	ldr	r1, [pc, #44]	@ (8009b28 <prvCheckForValidListAndQueue+0x7c>)
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7fe fa04 	bl	8007f08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b00:	f000 f9c4 	bl	8009e8c <vPortExitCritical>
}
 8009b04:	bf00      	nop
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	20000ef8 	.word	0x20000ef8
 8009b10:	20000ec8 	.word	0x20000ec8
 8009b14:	20000edc 	.word	0x20000edc
 8009b18:	20000ef0 	.word	0x20000ef0
 8009b1c:	20000ef4 	.word	0x20000ef4
 8009b20:	20000fa4 	.word	0x20000fa4
 8009b24:	20000f04 	.word	0x20000f04
 8009b28:	0800a6f4 	.word	0x0800a6f4

08009b2c <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b086      	sub	sp, #24
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d10b      	bne.n	8009b56 <xTimerIsTimerActive+0x2a>
	__asm volatile
 8009b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	60fb      	str	r3, [r7, #12]
}
 8009b50:	bf00      	nop
 8009b52:	bf00      	nop
 8009b54:	e7fd      	b.n	8009b52 <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8009b56:	f000 f967 	bl	8009e28 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b60:	f003 0301 	and.w	r3, r3, #1
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d102      	bne.n	8009b6e <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	617b      	str	r3, [r7, #20]
 8009b6c:	e001      	b.n	8009b72 <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009b72:	f000 f98b 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 8009b76:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3718      	adds	r7, #24
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b086      	sub	sp, #24
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10b      	bne.n	8009baa <pvTimerGetTimerID+0x2a>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	60fb      	str	r3, [r7, #12]
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop
 8009ba8:	e7fd      	b.n	8009ba6 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8009baa:	f000 f93d 	bl	8009e28 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	69db      	ldr	r3, [r3, #28]
 8009bb2:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8009bb4:	f000 f96a 	bl	8009e8c <vPortExitCritical>

	return pvReturn;
 8009bb8:	693b      	ldr	r3, [r7, #16]
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3718      	adds	r7, #24
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
	...

08009bc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	60f8      	str	r0, [r7, #12]
 8009bcc:	60b9      	str	r1, [r7, #8]
 8009bce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	3b04      	subs	r3, #4
 8009bd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009bdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	3b04      	subs	r3, #4
 8009be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	f023 0201 	bic.w	r2, r3, #1
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	3b04      	subs	r3, #4
 8009bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8009c28 <pxPortInitialiseStack+0x64>)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3b14      	subs	r3, #20
 8009bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	3b04      	subs	r3, #4
 8009c0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f06f 0202 	mvn.w	r2, #2
 8009c12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	3b20      	subs	r3, #32
 8009c18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3714      	adds	r7, #20
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr
 8009c28:	08009c2d 	.word	0x08009c2d

08009c2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b085      	sub	sp, #20
 8009c30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c32:	2300      	movs	r3, #0
 8009c34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c36:	4b13      	ldr	r3, [pc, #76]	@ (8009c84 <prvTaskExitError+0x58>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c3e:	d00b      	beq.n	8009c58 <prvTaskExitError+0x2c>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	60fb      	str	r3, [r7, #12]
}
 8009c52:	bf00      	nop
 8009c54:	bf00      	nop
 8009c56:	e7fd      	b.n	8009c54 <prvTaskExitError+0x28>
	__asm volatile
 8009c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5c:	f383 8811 	msr	BASEPRI, r3
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	60bb      	str	r3, [r7, #8]
}
 8009c6a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c6c:	bf00      	nop
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d0fc      	beq.n	8009c6e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c74:	bf00      	nop
 8009c76:	bf00      	nop
 8009c78:	3714      	adds	r7, #20
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	20000030 	.word	0x20000030
	...

08009c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009c90:	4b07      	ldr	r3, [pc, #28]	@ (8009cb0 <pxCurrentTCBConst2>)
 8009c92:	6819      	ldr	r1, [r3, #0]
 8009c94:	6808      	ldr	r0, [r1, #0]
 8009c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9a:	f380 8809 	msr	PSP, r0
 8009c9e:	f3bf 8f6f 	isb	sy
 8009ca2:	f04f 0000 	mov.w	r0, #0
 8009ca6:	f380 8811 	msr	BASEPRI, r0
 8009caa:	4770      	bx	lr
 8009cac:	f3af 8000 	nop.w

08009cb0 <pxCurrentTCBConst2>:
 8009cb0:	200009c8 	.word	0x200009c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cb4:	bf00      	nop
 8009cb6:	bf00      	nop

08009cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009cb8:	4808      	ldr	r0, [pc, #32]	@ (8009cdc <prvPortStartFirstTask+0x24>)
 8009cba:	6800      	ldr	r0, [r0, #0]
 8009cbc:	6800      	ldr	r0, [r0, #0]
 8009cbe:	f380 8808 	msr	MSP, r0
 8009cc2:	f04f 0000 	mov.w	r0, #0
 8009cc6:	f380 8814 	msr	CONTROL, r0
 8009cca:	b662      	cpsie	i
 8009ccc:	b661      	cpsie	f
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	df00      	svc	0
 8009cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cda:	bf00      	nop
 8009cdc:	e000ed08 	.word	0xe000ed08

08009ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ce6:	4b47      	ldr	r3, [pc, #284]	@ (8009e04 <xPortStartScheduler+0x124>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a47      	ldr	r2, [pc, #284]	@ (8009e08 <xPortStartScheduler+0x128>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d10b      	bne.n	8009d08 <xPortStartScheduler+0x28>
	__asm volatile
 8009cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	60fb      	str	r3, [r7, #12]
}
 8009d02:	bf00      	nop
 8009d04:	bf00      	nop
 8009d06:	e7fd      	b.n	8009d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d08:	4b3e      	ldr	r3, [pc, #248]	@ (8009e04 <xPortStartScheduler+0x124>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e0c <xPortStartScheduler+0x12c>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d10b      	bne.n	8009d2a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	613b      	str	r3, [r7, #16]
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop
 8009d28:	e7fd      	b.n	8009d26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d2a:	4b39      	ldr	r3, [pc, #228]	@ (8009e10 <xPortStartScheduler+0x130>)
 8009d2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	22ff      	movs	r2, #255	@ 0xff
 8009d3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d44:	78fb      	ldrb	r3, [r7, #3]
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d4c:	b2da      	uxtb	r2, r3
 8009d4e:	4b31      	ldr	r3, [pc, #196]	@ (8009e14 <xPortStartScheduler+0x134>)
 8009d50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d52:	4b31      	ldr	r3, [pc, #196]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d54:	2207      	movs	r2, #7
 8009d56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d58:	e009      	b.n	8009d6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	4a2d      	ldr	r2, [pc, #180]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d64:	78fb      	ldrb	r3, [r7, #3]
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	005b      	lsls	r3, r3, #1
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d6e:	78fb      	ldrb	r3, [r7, #3]
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d76:	2b80      	cmp	r3, #128	@ 0x80
 8009d78:	d0ef      	beq.n	8009d5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d7a:	4b27      	ldr	r3, [pc, #156]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f1c3 0307 	rsb	r3, r3, #7
 8009d82:	2b04      	cmp	r3, #4
 8009d84:	d00b      	beq.n	8009d9e <xPortStartScheduler+0xbe>
	__asm volatile
 8009d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8a:	f383 8811 	msr	BASEPRI, r3
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f3bf 8f4f 	dsb	sy
 8009d96:	60bb      	str	r3, [r7, #8]
}
 8009d98:	bf00      	nop
 8009d9a:	bf00      	nop
 8009d9c:	e7fd      	b.n	8009d9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	021b      	lsls	r3, r3, #8
 8009da4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009da6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009da8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009db0:	4a19      	ldr	r2, [pc, #100]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009db2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	b2da      	uxtb	r2, r3
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009dbc:	4b17      	ldr	r3, [pc, #92]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a16      	ldr	r2, [pc, #88]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009dc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009dc8:	4b14      	ldr	r3, [pc, #80]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a13      	ldr	r2, [pc, #76]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009dd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009dd4:	f000 f8da 	bl	8009f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009dd8:	4b11      	ldr	r3, [pc, #68]	@ (8009e20 <xPortStartScheduler+0x140>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009dde:	f000 f8f9 	bl	8009fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009de2:	4b10      	ldr	r3, [pc, #64]	@ (8009e24 <xPortStartScheduler+0x144>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a0f      	ldr	r2, [pc, #60]	@ (8009e24 <xPortStartScheduler+0x144>)
 8009de8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009dec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009dee:	f7ff ff63 	bl	8009cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009df2:	f7fe fceb 	bl	80087cc <vTaskSwitchContext>
	prvTaskExitError();
 8009df6:	f7ff ff19 	bl	8009c2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3718      	adds	r7, #24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	e000ed00 	.word	0xe000ed00
 8009e08:	410fc271 	.word	0x410fc271
 8009e0c:	410fc270 	.word	0x410fc270
 8009e10:	e000e400 	.word	0xe000e400
 8009e14:	20000ff4 	.word	0x20000ff4
 8009e18:	20000ff8 	.word	0x20000ff8
 8009e1c:	e000ed20 	.word	0xe000ed20
 8009e20:	20000030 	.word	0x20000030
 8009e24:	e000ef34 	.word	0xe000ef34

08009e28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	607b      	str	r3, [r7, #4]
}
 8009e40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e42:	4b10      	ldr	r3, [pc, #64]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	4a0e      	ldr	r2, [pc, #56]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d110      	bne.n	8009e76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e54:	4b0c      	ldr	r3, [pc, #48]	@ (8009e88 <vPortEnterCritical+0x60>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d00b      	beq.n	8009e76 <vPortEnterCritical+0x4e>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	603b      	str	r3, [r7, #0]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <vPortEnterCritical+0x4a>
	}
}
 8009e76:	bf00      	nop
 8009e78:	370c      	adds	r7, #12
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	20000030 	.word	0x20000030
 8009e88:	e000ed04 	.word	0xe000ed04

08009e8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e92:	4b12      	ldr	r3, [pc, #72]	@ (8009edc <vPortExitCritical+0x50>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d10b      	bne.n	8009eb2 <vPortExitCritical+0x26>
	__asm volatile
 8009e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	607b      	str	r3, [r7, #4]
}
 8009eac:	bf00      	nop
 8009eae:	bf00      	nop
 8009eb0:	e7fd      	b.n	8009eae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009edc <vPortExitCritical+0x50>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	4a08      	ldr	r2, [pc, #32]	@ (8009edc <vPortExitCritical+0x50>)
 8009eba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ebc:	4b07      	ldr	r3, [pc, #28]	@ (8009edc <vPortExitCritical+0x50>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d105      	bne.n	8009ed0 <vPortExitCritical+0x44>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	f383 8811 	msr	BASEPRI, r3
}
 8009ece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr
 8009edc:	20000030 	.word	0x20000030

08009ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ee0:	f3ef 8009 	mrs	r0, PSP
 8009ee4:	f3bf 8f6f 	isb	sy
 8009ee8:	4b15      	ldr	r3, [pc, #84]	@ (8009f40 <pxCurrentTCBConst>)
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	f01e 0f10 	tst.w	lr, #16
 8009ef0:	bf08      	it	eq
 8009ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efa:	6010      	str	r0, [r2, #0]
 8009efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f04:	f380 8811 	msr	BASEPRI, r0
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	f3bf 8f6f 	isb	sy
 8009f10:	f7fe fc5c 	bl	80087cc <vTaskSwitchContext>
 8009f14:	f04f 0000 	mov.w	r0, #0
 8009f18:	f380 8811 	msr	BASEPRI, r0
 8009f1c:	bc09      	pop	{r0, r3}
 8009f1e:	6819      	ldr	r1, [r3, #0]
 8009f20:	6808      	ldr	r0, [r1, #0]
 8009f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f26:	f01e 0f10 	tst.w	lr, #16
 8009f2a:	bf08      	it	eq
 8009f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f30:	f380 8809 	msr	PSP, r0
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	f3af 8000 	nop.w

08009f40 <pxCurrentTCBConst>:
 8009f40:	200009c8 	.word	0x200009c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f44:	bf00      	nop
 8009f46:	bf00      	nop

08009f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	607b      	str	r3, [r7, #4]
}
 8009f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f62:	f7fe fb79 	bl	8008658 <xTaskIncrementTick>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d003      	beq.n	8009f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f6c:	4b06      	ldr	r3, [pc, #24]	@ (8009f88 <xPortSysTickHandler+0x40>)
 8009f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f72:	601a      	str	r2, [r3, #0]
 8009f74:	2300      	movs	r3, #0
 8009f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	f383 8811 	msr	BASEPRI, r3
}
 8009f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	e000ed04 	.word	0xe000ed04

08009f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009f90:	4b0b      	ldr	r3, [pc, #44]	@ (8009fc0 <vPortSetupTimerInterrupt+0x34>)
 8009f92:	2200      	movs	r2, #0
 8009f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009f96:	4b0b      	ldr	r3, [pc, #44]	@ (8009fc4 <vPortSetupTimerInterrupt+0x38>)
 8009f98:	2200      	movs	r2, #0
 8009f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc8 <vPortSetupTimerInterrupt+0x3c>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8009fcc <vPortSetupTimerInterrupt+0x40>)
 8009fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fa6:	099b      	lsrs	r3, r3, #6
 8009fa8:	4a09      	ldr	r2, [pc, #36]	@ (8009fd0 <vPortSetupTimerInterrupt+0x44>)
 8009faa:	3b01      	subs	r3, #1
 8009fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fae:	4b04      	ldr	r3, [pc, #16]	@ (8009fc0 <vPortSetupTimerInterrupt+0x34>)
 8009fb0:	2207      	movs	r2, #7
 8009fb2:	601a      	str	r2, [r3, #0]
}
 8009fb4:	bf00      	nop
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	e000e010 	.word	0xe000e010
 8009fc4:	e000e018 	.word	0xe000e018
 8009fc8:	20000024 	.word	0x20000024
 8009fcc:	10624dd3 	.word	0x10624dd3
 8009fd0:	e000e014 	.word	0xe000e014

08009fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009fe4 <vPortEnableVFP+0x10>
 8009fd8:	6801      	ldr	r1, [r0, #0]
 8009fda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009fde:	6001      	str	r1, [r0, #0]
 8009fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009fe2:	bf00      	nop
 8009fe4:	e000ed88 	.word	0xe000ed88

08009fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009fee:	f3ef 8305 	mrs	r3, IPSR
 8009ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2b0f      	cmp	r3, #15
 8009ff8:	d915      	bls.n	800a026 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009ffa:	4a18      	ldr	r2, [pc, #96]	@ (800a05c <vPortValidateInterruptPriority+0x74>)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	4413      	add	r3, r2
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a004:	4b16      	ldr	r3, [pc, #88]	@ (800a060 <vPortValidateInterruptPriority+0x78>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	7afa      	ldrb	r2, [r7, #11]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d20b      	bcs.n	800a026 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	607b      	str	r3, [r7, #4]
}
 800a020:	bf00      	nop
 800a022:	bf00      	nop
 800a024:	e7fd      	b.n	800a022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a026:	4b0f      	ldr	r3, [pc, #60]	@ (800a064 <vPortValidateInterruptPriority+0x7c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a02e:	4b0e      	ldr	r3, [pc, #56]	@ (800a068 <vPortValidateInterruptPriority+0x80>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	429a      	cmp	r2, r3
 800a034:	d90b      	bls.n	800a04e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03a:	f383 8811 	msr	BASEPRI, r3
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	603b      	str	r3, [r7, #0]
}
 800a048:	bf00      	nop
 800a04a:	bf00      	nop
 800a04c:	e7fd      	b.n	800a04a <vPortValidateInterruptPriority+0x62>
	}
 800a04e:	bf00      	nop
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	e000e3f0 	.word	0xe000e3f0
 800a060:	20000ff4 	.word	0x20000ff4
 800a064:	e000ed0c 	.word	0xe000ed0c
 800a068:	20000ff8 	.word	0x20000ff8

0800a06c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b08a      	sub	sp, #40	@ 0x28
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a074:	2300      	movs	r3, #0
 800a076:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a078:	f7fe fa32 	bl	80084e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a07c:	4b5c      	ldr	r3, [pc, #368]	@ (800a1f0 <pvPortMalloc+0x184>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a084:	f000 f924 	bl	800a2d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a088:	4b5a      	ldr	r3, [pc, #360]	@ (800a1f4 <pvPortMalloc+0x188>)
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4013      	ands	r3, r2
 800a090:	2b00      	cmp	r3, #0
 800a092:	f040 8095 	bne.w	800a1c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d01e      	beq.n	800a0da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a09c:	2208      	movs	r2, #8
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f003 0307 	and.w	r3, r3, #7
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d015      	beq.n	800a0da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f023 0307 	bic.w	r3, r3, #7
 800a0b4:	3308      	adds	r3, #8
 800a0b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f003 0307 	and.w	r3, r3, #7
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00b      	beq.n	800a0da <pvPortMalloc+0x6e>
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	617b      	str	r3, [r7, #20]
}
 800a0d4:	bf00      	nop
 800a0d6:	bf00      	nop
 800a0d8:	e7fd      	b.n	800a0d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d06f      	beq.n	800a1c0 <pvPortMalloc+0x154>
 800a0e0:	4b45      	ldr	r3, [pc, #276]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d86a      	bhi.n	800a1c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a0ea:	4b44      	ldr	r3, [pc, #272]	@ (800a1fc <pvPortMalloc+0x190>)
 800a0ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a0ee:	4b43      	ldr	r3, [pc, #268]	@ (800a1fc <pvPortMalloc+0x190>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a0f4:	e004      	b.n	800a100 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	429a      	cmp	r2, r3
 800a108:	d903      	bls.n	800a112 <pvPortMalloc+0xa6>
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1f1      	bne.n	800a0f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a112:	4b37      	ldr	r3, [pc, #220]	@ (800a1f0 <pvPortMalloc+0x184>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a118:	429a      	cmp	r2, r3
 800a11a:	d051      	beq.n	800a1c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2208      	movs	r2, #8
 800a122:	4413      	add	r3, r2
 800a124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	685a      	ldr	r2, [r3, #4]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	1ad2      	subs	r2, r2, r3
 800a136:	2308      	movs	r3, #8
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d920      	bls.n	800a180 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a13e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4413      	add	r3, r2
 800a144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	f003 0307 	and.w	r3, r3, #7
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <pvPortMalloc+0xfc>
	__asm volatile
 800a150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a154:	f383 8811 	msr	BASEPRI, r3
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	f3bf 8f4f 	dsb	sy
 800a160:	613b      	str	r3, [r7, #16]
}
 800a162:	bf00      	nop
 800a164:	bf00      	nop
 800a166:	e7fd      	b.n	800a164 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	1ad2      	subs	r2, r2, r3
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a17a:	69b8      	ldr	r0, [r7, #24]
 800a17c:	f000 f90a 	bl	800a394 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a180:	4b1d      	ldr	r3, [pc, #116]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	1ad3      	subs	r3, r2, r3
 800a18a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a18c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a18e:	4b1a      	ldr	r3, [pc, #104]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	4b1b      	ldr	r3, [pc, #108]	@ (800a200 <pvPortMalloc+0x194>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d203      	bcs.n	800a1a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a19a:	4b17      	ldr	r3, [pc, #92]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a18      	ldr	r2, [pc, #96]	@ (800a200 <pvPortMalloc+0x194>)
 800a1a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	4b13      	ldr	r3, [pc, #76]	@ (800a1f4 <pvPortMalloc+0x188>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1b6:	4b13      	ldr	r3, [pc, #76]	@ (800a204 <pvPortMalloc+0x198>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	4a11      	ldr	r2, [pc, #68]	@ (800a204 <pvPortMalloc+0x198>)
 800a1be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1c0:	f7fe f99c 	bl	80084fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	f003 0307 	and.w	r3, r3, #7
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00b      	beq.n	800a1e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d2:	f383 8811 	msr	BASEPRI, r3
 800a1d6:	f3bf 8f6f 	isb	sy
 800a1da:	f3bf 8f4f 	dsb	sy
 800a1de:	60fb      	str	r3, [r7, #12]
}
 800a1e0:	bf00      	nop
 800a1e2:	bf00      	nop
 800a1e4:	e7fd      	b.n	800a1e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a1e6:	69fb      	ldr	r3, [r7, #28]
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3728      	adds	r7, #40	@ 0x28
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	20002774 	.word	0x20002774
 800a1f4:	20002788 	.word	0x20002788
 800a1f8:	20002778 	.word	0x20002778
 800a1fc:	2000276c 	.word	0x2000276c
 800a200:	2000277c 	.word	0x2000277c
 800a204:	20002780 	.word	0x20002780

0800a208 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b086      	sub	sp, #24
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d04f      	beq.n	800a2ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a21a:	2308      	movs	r3, #8
 800a21c:	425b      	negs	r3, r3
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	4413      	add	r3, r2
 800a222:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	685a      	ldr	r2, [r3, #4]
 800a22c:	4b25      	ldr	r3, [pc, #148]	@ (800a2c4 <vPortFree+0xbc>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4013      	ands	r3, r2
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <vPortFree+0x46>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	60fb      	str	r3, [r7, #12]
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	e7fd      	b.n	800a24a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00b      	beq.n	800a26e <vPortFree+0x66>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	60bb      	str	r3, [r7, #8]
}
 800a268:	bf00      	nop
 800a26a:	bf00      	nop
 800a26c:	e7fd      	b.n	800a26a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	685a      	ldr	r2, [r3, #4]
 800a272:	4b14      	ldr	r3, [pc, #80]	@ (800a2c4 <vPortFree+0xbc>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4013      	ands	r3, r2
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d01e      	beq.n	800a2ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d11a      	bne.n	800a2ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	685a      	ldr	r2, [r3, #4]
 800a288:	4b0e      	ldr	r3, [pc, #56]	@ (800a2c4 <vPortFree+0xbc>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	43db      	mvns	r3, r3
 800a28e:	401a      	ands	r2, r3
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a294:	f7fe f924 	bl	80084e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	4b0a      	ldr	r3, [pc, #40]	@ (800a2c8 <vPortFree+0xc0>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	4a09      	ldr	r2, [pc, #36]	@ (800a2c8 <vPortFree+0xc0>)
 800a2a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2a6:	6938      	ldr	r0, [r7, #16]
 800a2a8:	f000 f874 	bl	800a394 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2ac:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <vPortFree+0xc4>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	4a06      	ldr	r2, [pc, #24]	@ (800a2cc <vPortFree+0xc4>)
 800a2b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2b6:	f7fe f921 	bl	80084fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2ba:	bf00      	nop
 800a2bc:	3718      	adds	r7, #24
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	20002788 	.word	0x20002788
 800a2c8:	20002778 	.word	0x20002778
 800a2cc:	20002784 	.word	0x20002784

0800a2d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2d6:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a2da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a2dc:	4b27      	ldr	r3, [pc, #156]	@ (800a37c <prvHeapInit+0xac>)
 800a2de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f003 0307 	and.w	r3, r3, #7
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00c      	beq.n	800a304 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	3307      	adds	r3, #7
 800a2ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f023 0307 	bic.w	r3, r3, #7
 800a2f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a37c <prvHeapInit+0xac>)
 800a300:	4413      	add	r3, r2
 800a302:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a308:	4a1d      	ldr	r2, [pc, #116]	@ (800a380 <prvHeapInit+0xb0>)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a30e:	4b1c      	ldr	r3, [pc, #112]	@ (800a380 <prvHeapInit+0xb0>)
 800a310:	2200      	movs	r2, #0
 800a312:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	68ba      	ldr	r2, [r7, #8]
 800a318:	4413      	add	r3, r2
 800a31a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a31c:	2208      	movs	r2, #8
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	1a9b      	subs	r3, r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f023 0307 	bic.w	r3, r3, #7
 800a32a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	4a15      	ldr	r2, [pc, #84]	@ (800a384 <prvHeapInit+0xb4>)
 800a330:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a332:	4b14      	ldr	r3, [pc, #80]	@ (800a384 <prvHeapInit+0xb4>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2200      	movs	r2, #0
 800a338:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a33a:	4b12      	ldr	r3, [pc, #72]	@ (800a384 <prvHeapInit+0xb4>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2200      	movs	r2, #0
 800a340:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	1ad2      	subs	r2, r2, r3
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a350:	4b0c      	ldr	r3, [pc, #48]	@ (800a384 <prvHeapInit+0xb4>)
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	4a0a      	ldr	r2, [pc, #40]	@ (800a388 <prvHeapInit+0xb8>)
 800a35e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	4a09      	ldr	r2, [pc, #36]	@ (800a38c <prvHeapInit+0xbc>)
 800a366:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a368:	4b09      	ldr	r3, [pc, #36]	@ (800a390 <prvHeapInit+0xc0>)
 800a36a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a36e:	601a      	str	r2, [r3, #0]
}
 800a370:	bf00      	nop
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	20000ffc 	.word	0x20000ffc
 800a380:	2000276c 	.word	0x2000276c
 800a384:	20002774 	.word	0x20002774
 800a388:	2000277c 	.word	0x2000277c
 800a38c:	20002778 	.word	0x20002778
 800a390:	20002788 	.word	0x20002788

0800a394 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a39c:	4b28      	ldr	r3, [pc, #160]	@ (800a440 <prvInsertBlockIntoFreeList+0xac>)
 800a39e:	60fb      	str	r3, [r7, #12]
 800a3a0:	e002      	b.n	800a3a8 <prvInsertBlockIntoFreeList+0x14>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d8f7      	bhi.n	800a3a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	4413      	add	r3, r2
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d108      	bne.n	800a3d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	441a      	add	r2, r3
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	441a      	add	r2, r3
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d118      	bne.n	800a41c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681a      	ldr	r2, [r3, #0]
 800a3ee:	4b15      	ldr	r3, [pc, #84]	@ (800a444 <prvInsertBlockIntoFreeList+0xb0>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d00d      	beq.n	800a412 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	685a      	ldr	r2, [r3, #4]
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	441a      	add	r2, r3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	601a      	str	r2, [r3, #0]
 800a410:	e008      	b.n	800a424 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a412:	4b0c      	ldr	r3, [pc, #48]	@ (800a444 <prvInsertBlockIntoFreeList+0xb0>)
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	601a      	str	r2, [r3, #0]
 800a41a:	e003      	b.n	800a424 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a424:	68fa      	ldr	r2, [r7, #12]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d002      	beq.n	800a432 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a432:	bf00      	nop
 800a434:	3714      	adds	r7, #20
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr
 800a43e:	bf00      	nop
 800a440:	2000276c 	.word	0x2000276c
 800a444:	20002774 	.word	0x20002774

0800a448 <memset>:
 800a448:	4402      	add	r2, r0
 800a44a:	4603      	mov	r3, r0
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d100      	bne.n	800a452 <memset+0xa>
 800a450:	4770      	bx	lr
 800a452:	f803 1b01 	strb.w	r1, [r3], #1
 800a456:	e7f9      	b.n	800a44c <memset+0x4>

0800a458 <_reclaim_reent>:
 800a458:	4b2d      	ldr	r3, [pc, #180]	@ (800a510 <_reclaim_reent+0xb8>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	4283      	cmp	r3, r0
 800a45e:	b570      	push	{r4, r5, r6, lr}
 800a460:	4604      	mov	r4, r0
 800a462:	d053      	beq.n	800a50c <_reclaim_reent+0xb4>
 800a464:	69c3      	ldr	r3, [r0, #28]
 800a466:	b31b      	cbz	r3, 800a4b0 <_reclaim_reent+0x58>
 800a468:	68db      	ldr	r3, [r3, #12]
 800a46a:	b163      	cbz	r3, 800a486 <_reclaim_reent+0x2e>
 800a46c:	2500      	movs	r5, #0
 800a46e:	69e3      	ldr	r3, [r4, #28]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	5959      	ldr	r1, [r3, r5]
 800a474:	b9b1      	cbnz	r1, 800a4a4 <_reclaim_reent+0x4c>
 800a476:	3504      	adds	r5, #4
 800a478:	2d80      	cmp	r5, #128	@ 0x80
 800a47a:	d1f8      	bne.n	800a46e <_reclaim_reent+0x16>
 800a47c:	69e3      	ldr	r3, [r4, #28]
 800a47e:	4620      	mov	r0, r4
 800a480:	68d9      	ldr	r1, [r3, #12]
 800a482:	f000 f87b 	bl	800a57c <_free_r>
 800a486:	69e3      	ldr	r3, [r4, #28]
 800a488:	6819      	ldr	r1, [r3, #0]
 800a48a:	b111      	cbz	r1, 800a492 <_reclaim_reent+0x3a>
 800a48c:	4620      	mov	r0, r4
 800a48e:	f000 f875 	bl	800a57c <_free_r>
 800a492:	69e3      	ldr	r3, [r4, #28]
 800a494:	689d      	ldr	r5, [r3, #8]
 800a496:	b15d      	cbz	r5, 800a4b0 <_reclaim_reent+0x58>
 800a498:	4629      	mov	r1, r5
 800a49a:	4620      	mov	r0, r4
 800a49c:	682d      	ldr	r5, [r5, #0]
 800a49e:	f000 f86d 	bl	800a57c <_free_r>
 800a4a2:	e7f8      	b.n	800a496 <_reclaim_reent+0x3e>
 800a4a4:	680e      	ldr	r6, [r1, #0]
 800a4a6:	4620      	mov	r0, r4
 800a4a8:	f000 f868 	bl	800a57c <_free_r>
 800a4ac:	4631      	mov	r1, r6
 800a4ae:	e7e1      	b.n	800a474 <_reclaim_reent+0x1c>
 800a4b0:	6961      	ldr	r1, [r4, #20]
 800a4b2:	b111      	cbz	r1, 800a4ba <_reclaim_reent+0x62>
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 f861 	bl	800a57c <_free_r>
 800a4ba:	69e1      	ldr	r1, [r4, #28]
 800a4bc:	b111      	cbz	r1, 800a4c4 <_reclaim_reent+0x6c>
 800a4be:	4620      	mov	r0, r4
 800a4c0:	f000 f85c 	bl	800a57c <_free_r>
 800a4c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a4c6:	b111      	cbz	r1, 800a4ce <_reclaim_reent+0x76>
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f000 f857 	bl	800a57c <_free_r>
 800a4ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4d0:	b111      	cbz	r1, 800a4d8 <_reclaim_reent+0x80>
 800a4d2:	4620      	mov	r0, r4
 800a4d4:	f000 f852 	bl	800a57c <_free_r>
 800a4d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a4da:	b111      	cbz	r1, 800a4e2 <_reclaim_reent+0x8a>
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f000 f84d 	bl	800a57c <_free_r>
 800a4e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a4e4:	b111      	cbz	r1, 800a4ec <_reclaim_reent+0x94>
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	f000 f848 	bl	800a57c <_free_r>
 800a4ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a4ee:	b111      	cbz	r1, 800a4f6 <_reclaim_reent+0x9e>
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f000 f843 	bl	800a57c <_free_r>
 800a4f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a4f8:	b111      	cbz	r1, 800a500 <_reclaim_reent+0xa8>
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f000 f83e 	bl	800a57c <_free_r>
 800a500:	6a23      	ldr	r3, [r4, #32]
 800a502:	b11b      	cbz	r3, 800a50c <_reclaim_reent+0xb4>
 800a504:	4620      	mov	r0, r4
 800a506:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a50a:	4718      	bx	r3
 800a50c:	bd70      	pop	{r4, r5, r6, pc}
 800a50e:	bf00      	nop
 800a510:	20000034 	.word	0x20000034

0800a514 <__libc_init_array>:
 800a514:	b570      	push	{r4, r5, r6, lr}
 800a516:	4d0d      	ldr	r5, [pc, #52]	@ (800a54c <__libc_init_array+0x38>)
 800a518:	4c0d      	ldr	r4, [pc, #52]	@ (800a550 <__libc_init_array+0x3c>)
 800a51a:	1b64      	subs	r4, r4, r5
 800a51c:	10a4      	asrs	r4, r4, #2
 800a51e:	2600      	movs	r6, #0
 800a520:	42a6      	cmp	r6, r4
 800a522:	d109      	bne.n	800a538 <__libc_init_array+0x24>
 800a524:	4d0b      	ldr	r5, [pc, #44]	@ (800a554 <__libc_init_array+0x40>)
 800a526:	4c0c      	ldr	r4, [pc, #48]	@ (800a558 <__libc_init_array+0x44>)
 800a528:	f000 f87e 	bl	800a628 <_init>
 800a52c:	1b64      	subs	r4, r4, r5
 800a52e:	10a4      	asrs	r4, r4, #2
 800a530:	2600      	movs	r6, #0
 800a532:	42a6      	cmp	r6, r4
 800a534:	d105      	bne.n	800a542 <__libc_init_array+0x2e>
 800a536:	bd70      	pop	{r4, r5, r6, pc}
 800a538:	f855 3b04 	ldr.w	r3, [r5], #4
 800a53c:	4798      	blx	r3
 800a53e:	3601      	adds	r6, #1
 800a540:	e7ee      	b.n	800a520 <__libc_init_array+0xc>
 800a542:	f855 3b04 	ldr.w	r3, [r5], #4
 800a546:	4798      	blx	r3
 800a548:	3601      	adds	r6, #1
 800a54a:	e7f2      	b.n	800a532 <__libc_init_array+0x1e>
 800a54c:	0800a88c 	.word	0x0800a88c
 800a550:	0800a88c 	.word	0x0800a88c
 800a554:	0800a88c 	.word	0x0800a88c
 800a558:	0800a890 	.word	0x0800a890

0800a55c <__retarget_lock_acquire_recursive>:
 800a55c:	4770      	bx	lr

0800a55e <__retarget_lock_release_recursive>:
 800a55e:	4770      	bx	lr

0800a560 <memcpy>:
 800a560:	440a      	add	r2, r1
 800a562:	4291      	cmp	r1, r2
 800a564:	f100 33ff 	add.w	r3, r0, #4294967295
 800a568:	d100      	bne.n	800a56c <memcpy+0xc>
 800a56a:	4770      	bx	lr
 800a56c:	b510      	push	{r4, lr}
 800a56e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a572:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a576:	4291      	cmp	r1, r2
 800a578:	d1f9      	bne.n	800a56e <memcpy+0xe>
 800a57a:	bd10      	pop	{r4, pc}

0800a57c <_free_r>:
 800a57c:	b538      	push	{r3, r4, r5, lr}
 800a57e:	4605      	mov	r5, r0
 800a580:	2900      	cmp	r1, #0
 800a582:	d041      	beq.n	800a608 <_free_r+0x8c>
 800a584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a588:	1f0c      	subs	r4, r1, #4
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	bfb8      	it	lt
 800a58e:	18e4      	addlt	r4, r4, r3
 800a590:	f000 f83e 	bl	800a610 <__malloc_lock>
 800a594:	4a1d      	ldr	r2, [pc, #116]	@ (800a60c <_free_r+0x90>)
 800a596:	6813      	ldr	r3, [r2, #0]
 800a598:	b933      	cbnz	r3, 800a5a8 <_free_r+0x2c>
 800a59a:	6063      	str	r3, [r4, #4]
 800a59c:	6014      	str	r4, [r2, #0]
 800a59e:	4628      	mov	r0, r5
 800a5a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5a4:	f000 b83a 	b.w	800a61c <__malloc_unlock>
 800a5a8:	42a3      	cmp	r3, r4
 800a5aa:	d908      	bls.n	800a5be <_free_r+0x42>
 800a5ac:	6820      	ldr	r0, [r4, #0]
 800a5ae:	1821      	adds	r1, r4, r0
 800a5b0:	428b      	cmp	r3, r1
 800a5b2:	bf01      	itttt	eq
 800a5b4:	6819      	ldreq	r1, [r3, #0]
 800a5b6:	685b      	ldreq	r3, [r3, #4]
 800a5b8:	1809      	addeq	r1, r1, r0
 800a5ba:	6021      	streq	r1, [r4, #0]
 800a5bc:	e7ed      	b.n	800a59a <_free_r+0x1e>
 800a5be:	461a      	mov	r2, r3
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	b10b      	cbz	r3, 800a5c8 <_free_r+0x4c>
 800a5c4:	42a3      	cmp	r3, r4
 800a5c6:	d9fa      	bls.n	800a5be <_free_r+0x42>
 800a5c8:	6811      	ldr	r1, [r2, #0]
 800a5ca:	1850      	adds	r0, r2, r1
 800a5cc:	42a0      	cmp	r0, r4
 800a5ce:	d10b      	bne.n	800a5e8 <_free_r+0x6c>
 800a5d0:	6820      	ldr	r0, [r4, #0]
 800a5d2:	4401      	add	r1, r0
 800a5d4:	1850      	adds	r0, r2, r1
 800a5d6:	4283      	cmp	r3, r0
 800a5d8:	6011      	str	r1, [r2, #0]
 800a5da:	d1e0      	bne.n	800a59e <_free_r+0x22>
 800a5dc:	6818      	ldr	r0, [r3, #0]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	6053      	str	r3, [r2, #4]
 800a5e2:	4408      	add	r0, r1
 800a5e4:	6010      	str	r0, [r2, #0]
 800a5e6:	e7da      	b.n	800a59e <_free_r+0x22>
 800a5e8:	d902      	bls.n	800a5f0 <_free_r+0x74>
 800a5ea:	230c      	movs	r3, #12
 800a5ec:	602b      	str	r3, [r5, #0]
 800a5ee:	e7d6      	b.n	800a59e <_free_r+0x22>
 800a5f0:	6820      	ldr	r0, [r4, #0]
 800a5f2:	1821      	adds	r1, r4, r0
 800a5f4:	428b      	cmp	r3, r1
 800a5f6:	bf04      	itt	eq
 800a5f8:	6819      	ldreq	r1, [r3, #0]
 800a5fa:	685b      	ldreq	r3, [r3, #4]
 800a5fc:	6063      	str	r3, [r4, #4]
 800a5fe:	bf04      	itt	eq
 800a600:	1809      	addeq	r1, r1, r0
 800a602:	6021      	streq	r1, [r4, #0]
 800a604:	6054      	str	r4, [r2, #4]
 800a606:	e7ca      	b.n	800a59e <_free_r+0x22>
 800a608:	bd38      	pop	{r3, r4, r5, pc}
 800a60a:	bf00      	nop
 800a60c:	200028c8 	.word	0x200028c8

0800a610 <__malloc_lock>:
 800a610:	4801      	ldr	r0, [pc, #4]	@ (800a618 <__malloc_lock+0x8>)
 800a612:	f7ff bfa3 	b.w	800a55c <__retarget_lock_acquire_recursive>
 800a616:	bf00      	nop
 800a618:	200028c4 	.word	0x200028c4

0800a61c <__malloc_unlock>:
 800a61c:	4801      	ldr	r0, [pc, #4]	@ (800a624 <__malloc_unlock+0x8>)
 800a61e:	f7ff bf9e 	b.w	800a55e <__retarget_lock_release_recursive>
 800a622:	bf00      	nop
 800a624:	200028c4 	.word	0x200028c4

0800a628 <_init>:
 800a628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62a:	bf00      	nop
 800a62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a62e:	bc08      	pop	{r3}
 800a630:	469e      	mov	lr, r3
 800a632:	4770      	bx	lr

0800a634 <_fini>:
 800a634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a636:	bf00      	nop
 800a638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a63a:	bc08      	pop	{r3}
 800a63c:	469e      	mov	lr, r3
 800a63e:	4770      	bx	lr
