// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_join_page_Pipeline_VITIS_LOOP_21_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_page_A_dout,
        s_page_A_num_data_valid,
        s_page_A_fifo_cap,
        s_page_A_empty_n,
        s_page_A_read,
        s_page_B_dout,
        s_page_B_num_data_valid,
        s_page_B_fifo_cap,
        s_page_B_empty_n,
        s_page_B_read,
        page_entry_num_load,
        page_A_obj_id_address0,
        page_A_obj_id_ce0,
        page_A_obj_id_we0,
        page_A_obj_id_d0,
        page_A_left_address0,
        page_A_left_ce0,
        page_A_left_we0,
        page_A_left_d0,
        page_A_right_address0,
        page_A_right_ce0,
        page_A_right_we0,
        page_A_right_d0,
        page_A_top_address0,
        page_A_top_ce0,
        page_A_top_we0,
        page_A_top_d0,
        page_A_bottom_address0,
        page_A_bottom_ce0,
        page_A_bottom_we0,
        page_A_bottom_d0,
        page_B_obj_id_address0,
        page_B_obj_id_ce0,
        page_B_obj_id_we0,
        page_B_obj_id_d0,
        page_B_left_address0,
        page_B_left_ce0,
        page_B_left_we0,
        page_B_left_d0,
        page_B_right_address0,
        page_B_right_ce0,
        page_B_right_we0,
        page_B_right_d0,
        page_B_top_address0,
        page_B_top_ce0,
        page_B_top_we0,
        page_B_top_d0,
        page_B_bottom_address0,
        page_B_bottom_ce0,
        page_B_bottom_we0,
        page_B_bottom_d0,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [159:0] s_page_A_dout;
input  [9:0] s_page_A_num_data_valid;
input  [9:0] s_page_A_fifo_cap;
input   s_page_A_empty_n;
output   s_page_A_read;
input  [159:0] s_page_B_dout;
input  [9:0] s_page_B_num_data_valid;
input  [9:0] s_page_B_fifo_cap;
input   s_page_B_empty_n;
output   s_page_B_read;
input  [30:0] page_entry_num_load;
output  [13:0] page_A_obj_id_address0;
output   page_A_obj_id_ce0;
output   page_A_obj_id_we0;
output  [31:0] page_A_obj_id_d0;
output  [13:0] page_A_left_address0;
output   page_A_left_ce0;
output   page_A_left_we0;
output  [31:0] page_A_left_d0;
output  [13:0] page_A_right_address0;
output   page_A_right_ce0;
output   page_A_right_we0;
output  [31:0] page_A_right_d0;
output  [13:0] page_A_top_address0;
output   page_A_top_ce0;
output   page_A_top_we0;
output  [31:0] page_A_top_d0;
output  [13:0] page_A_bottom_address0;
output   page_A_bottom_ce0;
output   page_A_bottom_we0;
output  [31:0] page_A_bottom_d0;
output  [13:0] page_B_obj_id_address0;
output   page_B_obj_id_ce0;
output   page_B_obj_id_we0;
output  [31:0] page_B_obj_id_d0;
output  [13:0] page_B_left_address0;
output   page_B_left_ce0;
output   page_B_left_we0;
output  [31:0] page_B_left_d0;
output  [13:0] page_B_right_address0;
output   page_B_right_ce0;
output   page_B_right_we0;
output  [31:0] page_B_right_d0;
output  [13:0] page_B_top_address0;
output   page_B_top_ce0;
output   page_B_top_we0;
output  [31:0] page_B_top_d0;
output  [13:0] page_B_bottom_address0;
output   page_B_bottom_ce0;
output   page_B_bottom_we0;
output  [31:0] page_B_bottom_d0;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg s_page_A_read;
reg s_page_B_read;
reg page_A_obj_id_ce0;
reg page_A_obj_id_we0;
reg page_A_left_ce0;
reg page_A_left_we0;
reg page_A_right_ce0;
reg page_A_right_we0;
reg page_A_top_ce0;
reg page_A_top_we0;
reg page_A_bottom_ce0;
reg page_A_bottom_we0;
reg page_B_obj_id_ce0;
reg page_B_obj_id_we0;
reg page_B_left_ce0;
reg page_B_left_we0;
reg page_B_right_ce0;
reg page_B_right_we0;
reg page_B_top_ce0;
reg page_B_top_we0;
reg page_B_bottom_ce0;
reg page_B_bottom_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln21_fu_238_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_page_A_blk_n;
wire    ap_block_pp0_stage0;
reg    s_page_B_blk_n;
reg   [30:0] j_1_reg_405;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln21_fu_255_p1;
reg   [30:0] j_fu_78;
wire   [30:0] add_ln21_fu_244_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_j_1;
wire   [31:0] tmp_i_fu_293_p4;
wire   [31:0] tmp_7_i_fu_308_p4;
wire   [31:0] trunc_ln145_5_fu_273_p4;
wire   [31:0] trunc_ln145_6_fu_283_p4;
wire   [31:0] tmp_i_58_fu_358_p4;
wire   [31:0] tmp_1_i_fu_373_p4;
wire   [31:0] trunc_ln145_1_fu_338_p4;
wire   [31:0] trunc_ln145_2_fu_348_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln21_fu_238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_78 <= add_ln21_fu_244_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_78 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_reg_405 <= ap_sig_allocacmp_j_1;
    end
end

always @ (*) begin
    if (((icmp_ln21_fu_238_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 31'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_bottom_ce0 = 1'b1;
    end else begin
        page_A_bottom_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_bottom_we0 = 1'b1;
    end else begin
        page_A_bottom_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_left_ce0 = 1'b1;
    end else begin
        page_A_left_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_left_we0 = 1'b1;
    end else begin
        page_A_left_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_obj_id_ce0 = 1'b1;
    end else begin
        page_A_obj_id_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_obj_id_we0 = 1'b1;
    end else begin
        page_A_obj_id_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_right_ce0 = 1'b1;
    end else begin
        page_A_right_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_right_we0 = 1'b1;
    end else begin
        page_A_right_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_top_ce0 = 1'b1;
    end else begin
        page_A_top_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_A_top_we0 = 1'b1;
    end else begin
        page_A_top_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_bottom_ce0 = 1'b1;
    end else begin
        page_B_bottom_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_bottom_we0 = 1'b1;
    end else begin
        page_B_bottom_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_left_ce0 = 1'b1;
    end else begin
        page_B_left_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_left_we0 = 1'b1;
    end else begin
        page_B_left_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_obj_id_ce0 = 1'b1;
    end else begin
        page_B_obj_id_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_obj_id_we0 = 1'b1;
    end else begin
        page_B_obj_id_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_right_ce0 = 1'b1;
    end else begin
        page_B_right_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_right_we0 = 1'b1;
    end else begin
        page_B_right_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_top_ce0 = 1'b1;
    end else begin
        page_B_top_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        page_B_top_we0 = 1'b1;
    end else begin
        page_B_top_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_page_A_blk_n = s_page_A_empty_n;
    end else begin
        s_page_A_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_page_A_read = 1'b1;
    end else begin
        s_page_A_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_page_B_blk_n = s_page_B_empty_n;
    end else begin
        s_page_B_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_page_B_read = 1'b1;
    end else begin
        s_page_B_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_fu_244_p2 = (ap_sig_allocacmp_j_1 + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((s_page_B_empty_n == 1'b0) | (s_page_A_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((s_page_B_empty_n == 1'b0) | (s_page_A_empty_n == 1'b0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((s_page_B_empty_n == 1'b0) | (s_page_A_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (s_page_B_blk_n & s_page_A_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign icmp_ln21_fu_238_p2 = ((ap_sig_allocacmp_j_1 == page_entry_num_load) ? 1'b1 : 1'b0);

assign page_A_bottom_address0 = zext_ln21_fu_255_p1;

assign page_A_bottom_d0 = trunc_ln145_6_fu_283_p4;

assign page_A_left_address0 = zext_ln21_fu_255_p1;

assign page_A_left_d0 = tmp_i_fu_293_p4;

assign page_A_obj_id_address0 = zext_ln21_fu_255_p1;

assign page_A_obj_id_d0 = s_page_A_dout[31:0];

assign page_A_right_address0 = zext_ln21_fu_255_p1;

assign page_A_right_d0 = tmp_7_i_fu_308_p4;

assign page_A_top_address0 = zext_ln21_fu_255_p1;

assign page_A_top_d0 = trunc_ln145_5_fu_273_p4;

assign page_B_bottom_address0 = zext_ln21_fu_255_p1;

assign page_B_bottom_d0 = trunc_ln145_2_fu_348_p4;

assign page_B_left_address0 = zext_ln21_fu_255_p1;

assign page_B_left_d0 = tmp_i_58_fu_358_p4;

assign page_B_obj_id_address0 = zext_ln21_fu_255_p1;

assign page_B_obj_id_d0 = s_page_B_dout[31:0];

assign page_B_right_address0 = zext_ln21_fu_255_p1;

assign page_B_right_d0 = tmp_1_i_fu_373_p4;

assign page_B_top_address0 = zext_ln21_fu_255_p1;

assign page_B_top_d0 = trunc_ln145_1_fu_338_p4;

assign tmp_1_i_fu_373_p4 = {{s_page_B_dout[95:64]}};

assign tmp_7_i_fu_308_p4 = {{s_page_A_dout[95:64]}};

assign tmp_i_58_fu_358_p4 = {{s_page_B_dout[63:32]}};

assign tmp_i_fu_293_p4 = {{s_page_A_dout[63:32]}};

assign trunc_ln145_1_fu_338_p4 = {{s_page_B_dout[127:96]}};

assign trunc_ln145_2_fu_348_p4 = {{s_page_B_dout[159:128]}};

assign trunc_ln145_5_fu_273_p4 = {{s_page_A_dout[127:96]}};

assign trunc_ln145_6_fu_283_p4 = {{s_page_A_dout[159:128]}};

assign zext_ln21_fu_255_p1 = j_1_reg_405;

endmodule //vadd_join_page_Pipeline_VITIS_LOOP_21_2
