{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674826073993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674826073994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 09:57:53 2023 " "Processing started: Fri Jan 27 09:57:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674826073994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826073994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab-1-Simulation -c Lab-1-Simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab-1-Simulation -c Lab-1-Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826073994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674826074363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674826074364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2_dt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_2_dt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_2-circuit2_1 " "Found design unit 1: Lab1_2-circuit2_1" {  } { { "Lab1_2_dt.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_2_dt.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_2 " "Found entity 1: Lab1_2" {  } { { "Lab1_2_dt.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_2_dt.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826084337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_1_st.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_1_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1_st-circuit1_1ST " "Found design unit 1: Lab1_st-circuit1_1ST" {  } { { "Lab1_1_st.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_st.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084338 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1_st " "Found entity 1: Lab1_st" {  } { { "Lab1_1_st.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_st.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826084338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_1_dt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_1_dt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab1-circuit1_1DT " "Found design unit 1: Lab1-circuit1_1DT" {  } { { "Lab1_1_dt.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_dt.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1_1_dt.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_dt.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674826084340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826084340 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "E Lab1_1_st.vhd(21) " "VHDL Interface Declaration error in Lab1_1_st.vhd(21): interface object \"E\" of mode out cannot be read. Change object mode to buffer." {  } { { "Lab1_1_st.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_st.vhd" 21 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1674826084343 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "EO in E out Lab1_1_st.vhd(21) " "VHDL error at Lab1_1_st.vhd(21): actual port \"E\" of mode \"out\" cannot be associated with formal port \"EO\" of mode \"in\"" {  } { { "Lab1_1_st.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_st.vhd" 21 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674826084343 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "E Lab1_1_st.vhd(21) " "VHDL error at Lab1_1_st.vhd(21): can't read value of interface object \"E\" of mode OUT" {  } { { "Lab1_1_st.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab 1/Lab1_1_st.vhd" 21 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1674826084344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674826084493 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 27 09:58:04 2023 " "Processing ended: Fri Jan 27 09:58:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674826084493 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674826084493 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674826084493 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826084493 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674826085248 ""}
