{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683820885396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683820885407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 00:01:25 2023 " "Processing started: Fri May 12 00:01:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683820885407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820885407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820885407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683820885937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683820885937 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_segment_LED.v(37) " "Verilog HDL information at seven_segment_LED.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683820893718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seven_segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seven_segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_LED " "Found entity 1: seven_segment_LED" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "Sdram_Control/sdram_pll0.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0/sdram_pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_0002 " "Found entity 1: sdram_pll0_0002" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rw_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rw_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RW_Test " "Found entity 1: RW_Test" {  } { { "v/RW_Test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893734 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683820893734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "v/pll_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "v/pll_test/pll_test_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/wr_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/wr_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wr_Test " "Found entity 1: Wr_Test" {  } { { "Sdram_Control/Wr_Test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_test " "Found entity 1: rom_test" {  } { { "rom_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/rd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/rd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rd_Test " "Found entity 1: Rd_Test" {  } { { "Sdram_Control/Rd_Test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Rd_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820893765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_cv_sdram_rtl_test.v 1 1 " "Using design file de0_cv_sdram_rtl_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_SDRAM_RTL_Test " "Found entity 1: DE0_CV_SDRAM_RTL_Test" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820893823 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683820893823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_SDRAM_RTL_Test " "Elaborating entity \"DE0_CV_SDRAM_RTL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 de0_cv_sdram_rtl_test.v(259) " "Verilog HDL assignment warning at de0_cv_sdram_rtl_test.v(259): truncated value with size 4 to match size of target (3)" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 de0_cv_sdram_rtl_test.v(264) " "Verilog HDL assignment warning at de0_cv_sdram_rtl_test.v(264): truncated value with size 32 to match size of target (24)" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..3\] de0_cv_sdram_rtl_test.v(89) " "Output port \"LEDR\[9..3\]\" at de0_cv_sdram_rtl_test.v(89) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_cv_sdram_rtl_test.v(109) " "Output port \"VGA_B\" at de0_cv_sdram_rtl_test.v(109) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_cv_sdram_rtl_test.v(110) " "Output port \"VGA_G\" at de0_cv_sdram_rtl_test.v(110) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_cv_sdram_rtl_test.v(112) " "Output port \"VGA_R\" at de0_cv_sdram_rtl_test.v(112) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_cv_sdram_rtl_test.v(101) " "Output port \"SD_CLK\" at de0_cv_sdram_rtl_test.v(101) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_cv_sdram_rtl_test.v(111) " "Output port \"VGA_HS\" at de0_cv_sdram_rtl_test.v(111) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_cv_sdram_rtl_test.v(114) " "Output port \"VGA_VS\" at de0_cv_sdram_rtl_test.v(114) has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683820893838 "|DE0_CV_SDRAM_RTL_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u1 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u1\"" {  } { { "de0_cv_sdram_rtl_test.v" "u1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(305) " "Verilog HDL assignment warning at Sdram_Control.v(305): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893854 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0 Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst " "Elaborating entity \"sdram_pll0\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\"" {  } { { "Sdram_Control/Sdram_Control.v" "sdram_pll0_inst" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0_0002 Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst " "Elaborating entity \"sdram_pll0_0002\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\"" {  } { { "Sdram_Control/sdram_pll0.v" "sdram_pll0_inst" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "altera_pll_i" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893918 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683820893934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820893947 ""}  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820893947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u1\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u1\|control_interface:control1\"" {  } { { "Sdram_Control/Sdram_Control.v" "control1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u1\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u1\|command:command1\"" {  } { { "Sdram_Control/Sdram_Control.v" "command1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683820893952 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u1\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u1\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control/Sdram_Control.v" "data_path1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820893968 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control/Sdram_Control.v" "write_fifo1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820893983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820894288 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_WR_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820894288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bg02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bg02 " "Found entity 1: dcfifo_bg02" {  } { { "db/dcfifo_bg02.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bg02 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated " "Elaborating entity \"dcfifo_bg02\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/quartus_17/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g_gray2bin" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g1p" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "wrptr_g1p" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3f1 " "Found entity 1: altsyncram_d3f1" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_d3f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3f1 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram " "Elaborating entity \"altsyncram_d3f1\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\"" {  } { { "db/dcfifo_bg02.tdf" "fifo_ram" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_brp" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_dgwp" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_bg02.tdf" "ws_dgrp" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820894767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820894767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_bg02.tdf" "rdempty_eq_comp" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/dcfifo_bg02.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_fifo1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820894783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:u0 " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:u0\"" {  } { { "de0_cv_sdram_rtl_test.v" "u0" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_0002 pll_test:u0\|pll_test_0002:pll_test_inst " "Elaborating entity \"pll_test_0002\" for hierarchy \"pll_test:u0\|pll_test_0002:pll_test_inst\"" {  } { { "v/pll_test.v" "pll_test_inst" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "v/pll_test/pll_test_0002.v" "altera_pll_i" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683820895082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\"" {  } { { "v/pll_test/pll_test_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 200.000000 MHz " "Parameter \"output_clock_frequency1\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895082 ""}  } { { "v/pll_test/pll_test_0002.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/pll_test/pll_test_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820895082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wr_Test Wr_Test:u2 " "Elaborating entity \"Wr_Test\" for hierarchy \"Wr_Test:u2\"" {  } { { "de0_cv_sdram_rtl_test.v" "u2" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Wr_Test.v(174) " "Verilog HDL assignment warning at Wr_Test.v(174): truncated value with size 32 to match size of target (1)" {  } { { "Sdram_Control/Wr_Test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820895098 "|DE0_CV_SDRAM_RTL_Test|Wr_Test:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Wr_Test.v(175) " "Verilog HDL assignment warning at Wr_Test.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Sdram_Control/Wr_Test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683820895098 "|DE0_CV_SDRAM_RTL_Test|Wr_Test:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_test Wr_Test:u2\|rom_test:rom_test_inst " "Elaborating entity \"rom_test\" for hierarchy \"Wr_Test:u2\|rom_test:rom_test_inst\"" {  } { { "Sdram_Control/Wr_Test.v" "rom_test_inst" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Wr_Test.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_test.v" "altsyncram_component" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sdram_Control/test.mif " "Parameter \"init_file\" = \"./Sdram_Control/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820895183 ""}  } { { "rom_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/rom_test.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820895183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tug1 " "Found entity 1: altsyncram_tug1" {  } { { "db/altsyncram_tug1.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820895236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820895236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tug1 Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated " "Elaborating entity \"altsyncram_tug1\" for hierarchy \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus_17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820895236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820896054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820896054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_tug1.tdf" "rden_decode" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820896054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820896093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820896093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"Wr_Test:u2\|rom_test:rom_test_inst\|altsyncram:altsyncram_component\|altsyncram_tug1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_tug1.tdf" "mux2" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_tug1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820896093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rd_Test Rd_Test:u3 " "Elaborating entity \"Rd_Test\" for hierarchy \"Rd_Test:u3\"" {  } { { "de0_cv_sdram_rtl_test.v" "u3" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820896285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_LED seven_segment_LED:u4 " "Elaborating entity \"seven_segment_LED\" for hierarchy \"seven_segment_LED:u4\"" {  } { { "de0_cv_sdram_rtl_test.v" "u4" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820896307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l84 " "Found entity 1: altsyncram_1l84" {  } { { "db/altsyncram_1l84.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/altsyncram_1l84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nai " "Found entity 1: cntr_nai" {  } { { "db/cntr_nai.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_nai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820899946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820899946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820900008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820900008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820900092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820900092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820900129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820900129 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820900615 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683820900715 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.12.00:01:44 Progress: Loading sldcc47ad15/alt_sld_fab_wrapper_hw.tcl " "2023.05.12.00:01:44 Progress: Loading sldcc47ad15/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820904662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820906689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820906805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908769 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820908769 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683820909454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcc47ad15/alt_sld_fab.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820909823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820909823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820909908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820909908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820909908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820909908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820909971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820909971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820910055 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820910055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820910055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/ip/sldcc47ad15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820910109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820910109 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Mod5\"" {  } { { "v/seven_segment_LED.v" "Mod5" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Div4\"" {  } { { "v/seven_segment_LED.v" "Div4" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Mod4\"" {  } { { "v/seven_segment_LED.v" "Mod4" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Div3\"" {  } { { "v/seven_segment_LED.v" "Div3" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Mod3\"" {  } { { "v/seven_segment_LED.v" "Mod3" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Div2\"" {  } { { "v/seven_segment_LED.v" "Div2" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Mod2\"" {  } { { "v/seven_segment_LED.v" "Mod2" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Div1\"" {  } { { "v/seven_segment_LED.v" "Div1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:u4\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:u4\|Mod1\"" {  } { { "v/seven_segment_LED.v" "Mod1" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820912260 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683820912260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Mod5\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Mod5 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912306 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Div4\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Div4 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912446 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Mod4\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Mod4 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912514 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Div3\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Div3 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912545 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Div2\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Div2 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912714 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_scm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_scm " "Found entity 1: lpm_divide_scm" {  } { { "db/lpm_divide_scm.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_scm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:u4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_LED:u4\|lpm_divide:Div1\"" {  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820912893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:u4\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_LED:u4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683820912893 ""}  } { { "v/seven_segment_LED.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/v/seven_segment_LED.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683820912893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683820912987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820912987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683820913462 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683820913578 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683820913578 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[0\] Sdram_Control:u1\|rRD_ADDR\[0\]~_emulated Sdram_Control:u1\|rRD_ADDR\[0\]~1 " "Register \"Sdram_Control:u1\|rRD_ADDR\[0\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[0\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[0\]~1\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[10\] Sdram_Control:u1\|rRD_ADDR\[10\]~_emulated Sdram_Control:u1\|rRD_ADDR\[10\]~5 " "Register \"Sdram_Control:u1\|rRD_ADDR\[10\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[10\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[10\]~5\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[1\] Sdram_Control:u1\|rRD_ADDR\[1\]~_emulated Sdram_Control:u1\|rRD_ADDR\[1\]~9 " "Register \"Sdram_Control:u1\|rRD_ADDR\[1\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[1\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[1\]~9\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[11\] Sdram_Control:u1\|rRD_ADDR\[11\]~_emulated Sdram_Control:u1\|rRD_ADDR\[11\]~13 " "Register \"Sdram_Control:u1\|rRD_ADDR\[11\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[11\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[11\]~13\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[2\] Sdram_Control:u1\|rRD_ADDR\[2\]~_emulated Sdram_Control:u1\|rRD_ADDR\[2\]~17 " "Register \"Sdram_Control:u1\|rRD_ADDR\[2\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[2\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[2\]~17\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[12\] Sdram_Control:u1\|rRD_ADDR\[12\]~_emulated Sdram_Control:u1\|rRD_ADDR\[12\]~21 " "Register \"Sdram_Control:u1\|rRD_ADDR\[12\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[12\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[12\]~21\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[3\] Sdram_Control:u1\|rRD_ADDR\[3\]~_emulated Sdram_Control:u1\|rRD_ADDR\[3\]~25 " "Register \"Sdram_Control:u1\|rRD_ADDR\[3\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[3\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[3\]~25\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[13\] Sdram_Control:u1\|rRD_ADDR\[13\]~_emulated Sdram_Control:u1\|rRD_ADDR\[13\]~29 " "Register \"Sdram_Control:u1\|rRD_ADDR\[13\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[13\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[13\]~29\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[4\] Sdram_Control:u1\|rRD_ADDR\[4\]~_emulated Sdram_Control:u1\|rRD_ADDR\[4\]~33 " "Register \"Sdram_Control:u1\|rRD_ADDR\[4\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[4\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[4\]~33\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[14\] Sdram_Control:u1\|rRD_ADDR\[14\]~_emulated Sdram_Control:u1\|rRD_ADDR\[14\]~37 " "Register \"Sdram_Control:u1\|rRD_ADDR\[14\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[14\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[14\]~37\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[5\] Sdram_Control:u1\|rRD_ADDR\[5\]~_emulated Sdram_Control:u1\|rRD_ADDR\[5\]~41 " "Register \"Sdram_Control:u1\|rRD_ADDR\[5\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[5\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[5\]~41\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[15\] Sdram_Control:u1\|rRD_ADDR\[15\]~_emulated Sdram_Control:u1\|rRD_ADDR\[15\]~45 " "Register \"Sdram_Control:u1\|rRD_ADDR\[15\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[15\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[15\]~45\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[6\] Sdram_Control:u1\|rRD_ADDR\[6\]~_emulated Sdram_Control:u1\|rRD_ADDR\[6\]~49 " "Register \"Sdram_Control:u1\|rRD_ADDR\[6\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[6\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[6\]~49\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[16\] Sdram_Control:u1\|rRD_ADDR\[16\]~_emulated Sdram_Control:u1\|rRD_ADDR\[16\]~53 " "Register \"Sdram_Control:u1\|rRD_ADDR\[16\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[16\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[16\]~53\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[7\] Sdram_Control:u1\|rRD_ADDR\[7\]~_emulated Sdram_Control:u1\|rRD_ADDR\[7\]~57 " "Register \"Sdram_Control:u1\|rRD_ADDR\[7\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[7\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[7\]~57\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[17\] Sdram_Control:u1\|rRD_ADDR\[17\]~_emulated Sdram_Control:u1\|rRD_ADDR\[17\]~61 " "Register \"Sdram_Control:u1\|rRD_ADDR\[17\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[17\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[17\]~61\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[8\] Sdram_Control:u1\|rRD_ADDR\[8\]~_emulated Sdram_Control:u1\|rRD_ADDR\[8\]~65 " "Register \"Sdram_Control:u1\|rRD_ADDR\[8\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[8\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[8\]~65\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[18\] Sdram_Control:u1\|rRD_ADDR\[18\]~_emulated Sdram_Control:u1\|rRD_ADDR\[18\]~69 " "Register \"Sdram_Control:u1\|rRD_ADDR\[18\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[18\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[18\]~69\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[9\] Sdram_Control:u1\|rRD_ADDR\[9\]~_emulated Sdram_Control:u1\|rRD_ADDR\[9\]~73 " "Register \"Sdram_Control:u1\|rRD_ADDR\[9\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[9\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[9\]~73\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[19\] Sdram_Control:u1\|rRD_ADDR\[19\]~_emulated Sdram_Control:u1\|rRD_ADDR\[19\]~77 " "Register \"Sdram_Control:u1\|rRD_ADDR\[19\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[19\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[19\]~77\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[20\] Sdram_Control:u1\|rRD_ADDR\[20\]~_emulated Sdram_Control:u1\|rRD_ADDR\[20\]~81 " "Register \"Sdram_Control:u1\|rRD_ADDR\[20\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[20\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[20\]~81\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[21\] Sdram_Control:u1\|rRD_ADDR\[21\]~_emulated Sdram_Control:u1\|rRD_ADDR\[21\]~85 " "Register \"Sdram_Control:u1\|rRD_ADDR\[21\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[21\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[21\]~85\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[22\] Sdram_Control:u1\|rRD_ADDR\[22\]~_emulated Sdram_Control:u1\|rRD_ADDR\[22\]~89 " "Register \"Sdram_Control:u1\|rRD_ADDR\[22\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[22\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[22\]~89\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[23\] Sdram_Control:u1\|rRD_ADDR\[23\]~_emulated Sdram_Control:u1\|rRD_ADDR\[23\]~93 " "Register \"Sdram_Control:u1\|rRD_ADDR\[23\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[23\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[23\]~93\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sdram_Control:u1\|rRD_ADDR\[24\] Sdram_Control:u1\|rRD_ADDR\[24\]~_emulated Sdram_Control:u1\|rRD_ADDR\[24\]~97 " "Register \"Sdram_Control:u1\|rRD_ADDR\[24\]\" is converted into an equivalent circuit using register \"Sdram_Control:u1\|rRD_ADDR\[24\]~_emulated\" and latch \"Sdram_Control:u1\|rRD_ADDR\[24\]~97\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 353 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1683820913616 "|DE0_CV_SDRAM_RTL_Test|Sdram_Control:u1|rRD_ADDR[24]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1683820913616 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683820914317 "|DE0_CV_SDRAM_RTL_Test|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683820914317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820914451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683820915103 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[0\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[0\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[0\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[1\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[1\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[1\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[2\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[2\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[2\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[3\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[3\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[3\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[4\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[4\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[4\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[5\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[5\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[5\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[6\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[6\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[6\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[7\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[7\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[7\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "Sdram_Control:u1\|read_side_fifo_wusedw\[8\] " "Logic cell \"Sdram_Control:u1\|read_side_fifo_wusedw\[8\]\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_side_fifo_wusedw\[8\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/Sdram_Control/Sdram_Control.v" 121 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "read_rd " "Logic cell \"read_rd\"" {  } { { "de0_cv_sdram_rtl_test.v" "read_rd" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 125 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[0\] " "Logic cell \"readdata\[0\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[0\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[10\] " "Logic cell \"readdata\[10\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[10\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[11\] " "Logic cell \"readdata\[11\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[11\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[12\] " "Logic cell \"readdata\[12\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[12\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[13\] " "Logic cell \"readdata\[13\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[13\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[14\] " "Logic cell \"readdata\[14\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[14\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[15\] " "Logic cell \"readdata\[15\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[15\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[1\] " "Logic cell \"readdata\[1\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[1\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[2\] " "Logic cell \"readdata\[2\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[2\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[3\] " "Logic cell \"readdata\[3\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[3\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[4\] " "Logic cell \"readdata\[4\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[4\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[5\] " "Logic cell \"readdata\[5\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[5\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[6\] " "Logic cell \"readdata\[6\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[6\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[7\] " "Logic cell \"readdata\[7\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[7\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[8\] " "Logic cell \"readdata\[8\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[8\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "readdata\[9\] " "Logic cell \"readdata\[9\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "readdata\[9\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_LOAD " "Logic cell \"test_LOAD\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_LOAD" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 127 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[0\] " "Logic cell \"test_address\[0\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[0\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[1\] " "Logic cell \"test_address\[1\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[1\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[2\] " "Logic cell \"test_address\[2\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[2\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[3\] " "Logic cell \"test_address\[3\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[3\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[4\] " "Logic cell \"test_address\[4\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[4\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[5\] " "Logic cell \"test_address\[5\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[5\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[6\] " "Logic cell \"test_address\[6\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[6\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[7\] " "Logic cell \"test_address\[7\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[7\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[8\] " "Logic cell \"test_address\[8\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[8\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_address\[9\] " "Logic cell \"test_address\[9\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_address\[9\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[0\] " "Logic cell \"test_data\[0\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[0\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[10\] " "Logic cell \"test_data\[10\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[10\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[11\] " "Logic cell \"test_data\[11\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[11\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[12\] " "Logic cell \"test_data\[12\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[12\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[13\] " "Logic cell \"test_data\[13\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[13\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[14\] " "Logic cell \"test_data\[14\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[14\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[15\] " "Logic cell \"test_data\[15\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[15\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[1\] " "Logic cell \"test_data\[1\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[1\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[2\] " "Logic cell \"test_data\[2\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[2\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[3\] " "Logic cell \"test_data\[3\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[3\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[4\] " "Logic cell \"test_data\[4\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[4\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[5\] " "Logic cell \"test_data\[5\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[5\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[6\] " "Logic cell \"test_data\[6\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[6\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[7\] " "Logic cell \"test_data\[7\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[7\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[8\] " "Logic cell \"test_data\[8\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[8\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""} { "Info" "ISCL_SCL_CELL_NAME" "test_data\[9\] " "Logic cell \"test_data\[9\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "test_data\[9\]" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 129 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820915119 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1683820915119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.map.smsg " "Generated suppressed messages file E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820915420 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 303 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 303 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1683820916907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683820917007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683820917007 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820917240 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683820917240 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820917256 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683820917256 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820917271 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683820917271 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820917271 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1683820917271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820917508 "|DE0_CV_SDRAM_RTL_Test|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820917508 "|DE0_CV_SDRAM_RTL_Test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820917508 "|DE0_CV_SDRAM_RTL_Test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683820917508 "|DE0_CV_SDRAM_RTL_Test|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683820917508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5331 " "Implemented 5331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683820917524 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683820917524 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683820917524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4821 " "Implemented 4821 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683820917524 ""} { "Info" "ICUT_CUT_TM_RAMS" "295 " "Implemented 295 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683820917524 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683820917524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683820917524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683820917570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 00:01:57 2023 " "Processing ended: Fri May 12 00:01:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683820917570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683820917570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683820917570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683820917570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683820918789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683820918789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 00:01:58 2023 " "Processing started: Fri May 12 00:01:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683820918789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683820918789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683820918789 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1683820918875 ""}
{ "Info" "0" "" "Project  = DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Project  = DE0_CV_SDRAM_RTL_Test" 0 0 "Fitter" 0 0 1683820918875 ""}
{ "Info" "0" "" "Revision = DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Revision = DE0_CV_SDRAM_RTL_Test" 0 0 "Fitter" 0 0 1683820918875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683820919061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683820919062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV_SDRAM_RTL_Test 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV_SDRAM_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683820919120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683820919153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683820919153 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820919211 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683820919211 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683820919227 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1683820919242 ""}  } { { "altera_pll.v" "" { Text "f:/quartus_17/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1683820919242 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683820919258 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1683820919527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683820919902 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683820920073 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683820924168 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1683820924408 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683820924408 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1683820924408 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683820924408 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 410 global CLKCTRL_G0 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 410 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 346 global CLKCTRL_G14 " "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 346 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1370 global CLKCTRL_G11 " "pll_test:u0\|pll_test_0002:pll_test_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1370 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683820924600 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 66 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 66 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 36 global CLKCTRL_G15 " "CLOCK2_50~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683820924600 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683820924600 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820924600 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683820926056 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683820926056 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683820926056 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_SDRAM_RTL_Test.sdc " "Reading SDC File: 'DE0_CV_SDRAM_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1683820926079 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683820926079 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1683820926079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1683820926079 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[11\]~13 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[11\]~13 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683820926095 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683820926095 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683820926110 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683820926110 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683820926125 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683820926141 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   5.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683820926141 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683820926141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683820926288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683820926303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683820926319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683820926325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683820926325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683820926325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683820926758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683820926774 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683820926774 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820927058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683820928877 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683820930148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820938749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683820948516 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683820954727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820954727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683820957378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.5% " "1e+03 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1683820963931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683820964811 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683820964811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820971037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.73 " "Total time spent on timing analysis during the Fitter is 10.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683820976369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683820976430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683820978939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683820978939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683820981387 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683820993226 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 102 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "f:/quartus_17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus_17/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "f:/quartus_17/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus_17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "de0_cv_sdram_rtl_test.v" "" { Text "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/de0_cv_sdram_rtl_test.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1683820993700 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683820993700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.fit.smsg " "Generated suppressed messages file E:/work_2/module/DE0_CV_SDRAM_RTL_Test_1/DE0_CV_SDRAM_RTL_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683820994055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6565 " "Peak virtual memory: 6565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683820996057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 00:03:16 2023 " "Processing ended: Fri May 12 00:03:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683820996057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683820996057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:01 " "Total CPU time (on all processors): 00:03:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683820996057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683820996057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683820997237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683820997237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 00:03:17 2023 " "Processing started: Fri May 12 00:03:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683820997237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683820997237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683820997237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683820998209 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683821003020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683821003537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 00:03:23 2023 " "Processing ended: Fri May 12 00:03:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683821003537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683821003537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683821003537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683821003537 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683821004275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683821004723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683821004723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 00:03:24 2023 " "Processing started: Fri May 12 00:03:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683821004723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821004723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test " "Command: quartus_sta DE0_CV_SDRAM_RTL_Test -c DE0_CV_SDRAM_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821004723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821004807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821005809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821005809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821005825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821005825 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "TimeQuest Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006326 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683821006458 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006458 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV_SDRAM_RTL_Test.sdc " "Reading SDC File: 'DE0_CV_SDRAM_RTL_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006495 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1683821006511 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006511 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683821006527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006527 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821006542 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821006542 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009209 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821009209 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821009256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683821009433 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.564 " "Worst-case setup slack is -22.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.564            -676.258 CLOCK2_50  " "  -22.564            -676.258 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.488 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.091              -0.488 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.322               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.322               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.840               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.840               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.319               0.000 altera_reserved_tck  " "    9.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.515               0.000 CLOCK_50  " "   14.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 altera_reserved_tck  " "    0.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.310               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.331               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 CLOCK_50  " "    0.432               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.492               0.000 CLOCK2_50  " "    2.492               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.310 " "Worst-case recovery slack is 4.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.310               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.310               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.817               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.817               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.358               0.000 altera_reserved_tck  " "   28.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.898 " "Worst-case removal slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 altera_reserved_tck  " "    0.898               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.184               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.184               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.692               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.692               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.132               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.132               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.587               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.587               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.629               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.629               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.156               0.000 CLOCK_50  " "    9.156               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.161               0.000 CLOCK2_50  " "    9.161               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.834               0.000 altera_reserved_tck  " "   14.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821009486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009486 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009486 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 166 synchronizer chains. " "Report Metastability: Found 166 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 166 " "Number of Synchronizer Chains Found: 166" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.808 ns " "Worst Case Available Settling Time: 5.808 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821009549 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009549 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821009549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821009587 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821012864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683821013212 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821013212 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821013217 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821013217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683821015845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.714 " "Worst-case setup slack is -24.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.714            -737.499 CLOCK2_50  " "  -24.714            -737.499 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.235 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.082              -0.235 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.280               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.997               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.997               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.499               0.000 altera_reserved_tck  " "    9.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.572               0.000 CLOCK_50  " "   14.572               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.287               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.311               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CLOCK_50  " "    0.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 CLOCK2_50  " "    2.236               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.375 " "Worst-case recovery slack is 4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.375               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.375               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.851               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.851               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.531               0.000 altera_reserved_tck  " "   28.531               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.819 " "Worst-case removal slack is 0.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 altera_reserved_tck  " "    0.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.175               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.571               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.077               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.551               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.551               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.568               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLOCK2_50  " "    9.265               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.267               0.000 CLOCK_50  " "    9.267               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.825               0.000 altera_reserved_tck  " "   14.825               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821015899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015899 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 166 synchronizer chains. " "Report Metastability: Found 166 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 166 " "Number of Synchronizer Chains Found: 166" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.051 ns " "Worst Case Available Settling Time: 6.051 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821015952 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821015952 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821015969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821016131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821019415 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683821019726 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821019726 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821019726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821019726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683821022379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.692 " "Worst-case setup slack is -3.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.692             -85.652 CLOCK2_50  " "   -3.692             -85.652 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.093               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.093               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.451               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.451               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.758               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.758               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.014               0.000 altera_reserved_tck  " "   13.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.125               0.000 CLOCK_50  " "   17.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.043 " "Worst-case hold slack is 0.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 altera_reserved_tck  " "    0.043               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.094               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 CLOCK_50  " "    0.198               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.942               0.000 CLOCK2_50  " "    0.942               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.699 " "Worst-case recovery slack is 6.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.699               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.699               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.928               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.928               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.108               0.000 altera_reserved_tck  " "   30.108               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.297 " "Worst-case removal slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 altera_reserved_tck  " "    0.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.403               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.792               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.392               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.392               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.884               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.884               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.889               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.096               0.000 CLOCK_50  " "    9.096               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.098               0.000 CLOCK2_50  " "    9.098               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.653               0.000 altera_reserved_tck  " "   14.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821022448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022448 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 166 synchronizer chains. " "Report Metastability: Found 166 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 166 " "Number of Synchronizer Chains Found: 166" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.253 ns " "Worst Case Available Settling Time: 7.253 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821022502 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022502 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1683821022502 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample\[0\] " "Node: sample\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 sample\[0\] " "Latch Sdram_Control:u1\|rRD_ADDR\[20\]~81 is being clocked by sample\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683821022818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022818 "|DE0_CV_SDRAM_RTL_Test|sample[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683821022833 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821022833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1683821025569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.973 " "Worst-case setup slack is -2.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973             -65.934 CLOCK2_50  " "   -2.973             -65.934 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.386               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.386               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.711               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.711               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.188               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.188               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.491               0.000 altera_reserved_tck  " "   13.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.401               0.000 CLOCK_50  " "   17.401               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.060               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.139               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 CLOCK2_50  " "    0.763               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.869 " "Worst-case recovery slack is 6.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.869               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.869               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.111               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.111               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.473               0.000 altera_reserved_tck  " "   30.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.260 " "Worst-case removal slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 altera_reserved_tck  " "    0.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.333               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.687               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.393               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 u0\|pll_test_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.893               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.056               0.000 CLOCK_50  " "    9.056               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.059               0.000 CLOCK2_50  " "    9.059               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.673               0.000 altera_reserved_tck  " "   14.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683821025622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025622 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 166 synchronizer chains. " "Report Metastability: Found 166 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 166 " "Number of Synchronizer Chains Found: 166" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.759" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.643 ns " "Worst Case Available Settling Time: 7.643 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1683821025685 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821025685 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821028609 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821028609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5210 " "Peak virtual memory: 5210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683821028741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 00:03:48 2023 " "Processing ended: Fri May 12 00:03:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683821028741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683821028741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683821028741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821028741 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 197 s " "Quartus Prime Full Compilation was successful. 0 errors, 197 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1683821029526 ""}
