<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hardware › pl080.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pl080.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/include/asm/hardware/pl080.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *      http://armlinux.simtec.co.uk/</span>
<span class="cm"> *      Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * ARM PrimeCell PL080 DMA controller</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cm">/* Note, there are some Samsung updates to this controller block which</span>
<span class="cm"> * make it not entierly compatible with the PL080 specification from</span>
<span class="cm"> * ARM. When in doubt, check the Samsung documentation first.</span>
<span class="cm"> *</span>
<span class="cm"> * The Samsung defines are PL080S, and add an extra control register,</span>
<span class="cm"> * the ability to move more than 2^11 counts of data and some extra</span>
<span class="cm"> * OneNAND features.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef ASM_PL080_H</span>
<span class="cp">#define ASM_PL080_H</span>

<span class="cp">#define PL080_INT_STATUS			(0x00)</span>
<span class="cp">#define PL080_TC_STATUS				(0x04)</span>
<span class="cp">#define PL080_TC_CLEAR				(0x08)</span>
<span class="cp">#define PL080_ERR_STATUS			(0x0C)</span>
<span class="cp">#define PL080_ERR_CLEAR				(0x10)</span>
<span class="cp">#define PL080_RAW_TC_STATUS			(0x14)</span>
<span class="cp">#define PL080_RAW_ERR_STATUS			(0x18)</span>
<span class="cp">#define PL080_EN_CHAN				(0x1c)</span>
<span class="cp">#define PL080_SOFT_BREQ				(0x20)</span>
<span class="cp">#define PL080_SOFT_SREQ				(0x24)</span>
<span class="cp">#define PL080_SOFT_LBREQ			(0x28)</span>
<span class="cp">#define PL080_SOFT_LSREQ			(0x2C)</span>

<span class="cp">#define PL080_CONFIG				(0x30)</span>
<span class="cp">#define PL080_CONFIG_M2_BE			(1 &lt;&lt; 2)</span>
<span class="cp">#define PL080_CONFIG_M1_BE			(1 &lt;&lt; 1)</span>
<span class="cp">#define PL080_CONFIG_ENABLE			(1 &lt;&lt; 0)</span>

<span class="cp">#define PL080_SYNC				(0x34)</span>

<span class="cm">/* Per channel configuration registers */</span>

<span class="cp">#define PL080_Cx_STRIDE				(0x20)</span>
<span class="cp">#define PL080_Cx_BASE(x)			((0x100 + (x * 0x20)))</span>
<span class="cp">#define PL080_Cx_SRC_ADDR(x)			((0x100 + (x * 0x20)))</span>
<span class="cp">#define PL080_Cx_DST_ADDR(x)			((0x104 + (x * 0x20)))</span>
<span class="cp">#define PL080_Cx_LLI(x)				((0x108 + (x * 0x20)))</span>
<span class="cp">#define PL080_Cx_CONTROL(x)			((0x10C + (x * 0x20)))</span>
<span class="cp">#define PL080_Cx_CONFIG(x)			((0x110 + (x * 0x20)))</span>
<span class="cp">#define PL080S_Cx_CONTROL2(x)			((0x110 + (x * 0x20)))</span>
<span class="cp">#define PL080S_Cx_CONFIG(x)			((0x114 + (x * 0x20)))</span>

<span class="cp">#define PL080_CH_SRC_ADDR			(0x00)</span>
<span class="cp">#define PL080_CH_DST_ADDR			(0x04)</span>
<span class="cp">#define PL080_CH_LLI				(0x08)</span>
<span class="cp">#define PL080_CH_CONTROL			(0x0C)</span>
<span class="cp">#define PL080_CH_CONFIG				(0x10)</span>
<span class="cp">#define PL080S_CH_CONTROL2			(0x10)</span>
<span class="cp">#define PL080S_CH_CONFIG			(0x14)</span>

<span class="cp">#define PL080_LLI_ADDR_MASK			(0x3fffffff &lt;&lt; 2)</span>
<span class="cp">#define PL080_LLI_ADDR_SHIFT			(2)</span>
<span class="cp">#define PL080_LLI_LM_AHB2			(1 &lt;&lt; 0)</span>

<span class="cp">#define PL080_CONTROL_TC_IRQ_EN			(1 &lt;&lt; 31)</span>
<span class="cp">#define PL080_CONTROL_PROT_MASK			(0x7 &lt;&lt; 28)</span>
<span class="cp">#define PL080_CONTROL_PROT_SHIFT		(28)</span>
<span class="cp">#define PL080_CONTROL_PROT_CACHE		(1 &lt;&lt; 30)</span>
<span class="cp">#define PL080_CONTROL_PROT_BUFF			(1 &lt;&lt; 29)</span>
<span class="cp">#define PL080_CONTROL_PROT_SYS			(1 &lt;&lt; 28)</span>
<span class="cp">#define PL080_CONTROL_DST_INCR			(1 &lt;&lt; 27)</span>
<span class="cp">#define PL080_CONTROL_SRC_INCR			(1 &lt;&lt; 26)</span>
<span class="cp">#define PL080_CONTROL_DST_AHB2			(1 &lt;&lt; 25)</span>
<span class="cp">#define PL080_CONTROL_SRC_AHB2			(1 &lt;&lt; 24)</span>
<span class="cp">#define PL080_CONTROL_DWIDTH_MASK		(0x7 &lt;&lt; 21)</span>
<span class="cp">#define PL080_CONTROL_DWIDTH_SHIFT		(21)</span>
<span class="cp">#define PL080_CONTROL_SWIDTH_MASK		(0x7 &lt;&lt; 18)</span>
<span class="cp">#define PL080_CONTROL_SWIDTH_SHIFT		(18)</span>
<span class="cp">#define PL080_CONTROL_DB_SIZE_MASK		(0x7 &lt;&lt; 15)</span>
<span class="cp">#define PL080_CONTROL_DB_SIZE_SHIFT		(15)</span>
<span class="cp">#define PL080_CONTROL_SB_SIZE_MASK		(0x7 &lt;&lt; 12)</span>
<span class="cp">#define PL080_CONTROL_SB_SIZE_SHIFT		(12)</span>
<span class="cp">#define PL080_CONTROL_TRANSFER_SIZE_MASK	(0xfff &lt;&lt; 0)</span>
<span class="cp">#define PL080_CONTROL_TRANSFER_SIZE_SHIFT	(0)</span>

<span class="cp">#define PL080_BSIZE_1				(0x0)</span>
<span class="cp">#define PL080_BSIZE_4				(0x1)</span>
<span class="cp">#define PL080_BSIZE_8				(0x2)</span>
<span class="cp">#define PL080_BSIZE_16				(0x3)</span>
<span class="cp">#define PL080_BSIZE_32				(0x4)</span>
<span class="cp">#define PL080_BSIZE_64				(0x5)</span>
<span class="cp">#define PL080_BSIZE_128				(0x6)</span>
<span class="cp">#define PL080_BSIZE_256				(0x7)</span>

<span class="cp">#define PL080_WIDTH_8BIT			(0x0)</span>
<span class="cp">#define PL080_WIDTH_16BIT			(0x1)</span>
<span class="cp">#define PL080_WIDTH_32BIT			(0x2)</span>

<span class="cp">#define PL080N_CONFIG_ITPROT			(1 &lt;&lt; 20)</span>
<span class="cp">#define PL080N_CONFIG_SECPROT			(1 &lt;&lt; 19)</span>
<span class="cp">#define PL080_CONFIG_HALT			(1 &lt;&lt; 18)</span>
<span class="cp">#define PL080_CONFIG_ACTIVE			(1 &lt;&lt; 17)  </span><span class="cm">/* RO */</span><span class="cp"></span>
<span class="cp">#define PL080_CONFIG_LOCK			(1 &lt;&lt; 16)</span>
<span class="cp">#define PL080_CONFIG_TC_IRQ_MASK		(1 &lt;&lt; 15)</span>
<span class="cp">#define PL080_CONFIG_ERR_IRQ_MASK		(1 &lt;&lt; 14)</span>
<span class="cp">#define PL080_CONFIG_FLOW_CONTROL_MASK		(0x7 &lt;&lt; 11)</span>
<span class="cp">#define PL080_CONFIG_FLOW_CONTROL_SHIFT		(11)</span>
<span class="cp">#define PL080_CONFIG_DST_SEL_MASK		(0xf &lt;&lt; 6)</span>
<span class="cp">#define PL080_CONFIG_DST_SEL_SHIFT		(6)</span>
<span class="cp">#define PL080_CONFIG_SRC_SEL_MASK		(0xf &lt;&lt; 1)</span>
<span class="cp">#define PL080_CONFIG_SRC_SEL_SHIFT		(1)</span>
<span class="cp">#define PL080_CONFIG_ENABLE			(1 &lt;&lt; 0)</span>

<span class="cp">#define PL080_FLOW_MEM2MEM			(0x0)</span>
<span class="cp">#define PL080_FLOW_MEM2PER			(0x1)</span>
<span class="cp">#define PL080_FLOW_PER2MEM			(0x2)</span>
<span class="cp">#define PL080_FLOW_SRC2DST			(0x3)</span>
<span class="cp">#define PL080_FLOW_SRC2DST_DST			(0x4)</span>
<span class="cp">#define PL080_FLOW_MEM2PER_PER			(0x5)</span>
<span class="cp">#define PL080_FLOW_PER2MEM_PER			(0x6)</span>
<span class="cp">#define PL080_FLOW_SRC2DST_SRC			(0x7)</span>

<span class="cm">/* DMA linked list chain structure */</span>

<span class="k">struct</span> <span class="n">pl080_lli</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">src_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dst_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">next_lli</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">control0</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pl080s_lli</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">src_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dst_addr</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">next_lli</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">control0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">control1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* ASM_PL080_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
