
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Mon Aug 28 04:45:35 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32Zdinx/fcvt.s.d.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.s.d instruction of the RISC-V RV32_Zfinx_Zdinx extension for the fcvt.s.d_b24 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32I_Zfinx_Zdinx")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*Zfinx.*Zdinx.*);def TEST_CASE_1=True;",fcvt.s.d_b24)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:// rs1 == rd, rs1==x30, rd==x30,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x30; dest:x30; op1val:0x0000000000000000; valaddr_reg:x3;
offset:0*4; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x30, x31,0, 0, 0, 0x00000000, 0x00000000,x3, 0*SIGALIGN, x4,x1, x2)

inst_1:// rs1 != rd, rs1==x26, rd==x28,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x26; dest:x28; op1val:0x0000000000000000; valaddr_reg:x3;
offset:1*4; correctval:??; testreg:x2;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x28, x29, x26, x27,32, 0, 0, 0x00000000, 0x00000000,x3, 1*SIGALIGN, x4,x1, x2)

inst_2:// rs1==x28, rd==x26,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x26; op1val:0x0000000000000000; valaddr_reg:x3;
offset:2*4; correctval:??; testreg:x2;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x26, x27, x28, x29,64, 0, 0, 0x00000000, 0x00000000,x3, 2*SIGALIGN, x4,x1, x2)

inst_3:// rs1==x22, rd==x24,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x22; dest:x24; op1val:0x0000000000000000; valaddr_reg:x3;
offset:3*4; correctval:??; testreg:x2;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x24, x25, x22, x23,96, 0, 0, 0x00000000, 0x00000000,x3, 3*SIGALIGN, x4,x1, x2)

inst_4:// rs1==x24, rd==x22,fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000000 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x24; dest:x22; op1val:0x0000000000000000; valaddr_reg:x3;
offset:4*4; correctval:??; testreg:x2;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x22, x23, x24, x25,128, 0, 0, 0x00000000, 0x00000000,x3, 4*SIGALIGN, x4,x1, x2)

inst_5:// rs1==x18, rd==x20,fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x18; dest:x20; op1val:0x3f847ae147ae147b; valaddr_reg:x3;
offset:5*4; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x20, x21, x18, x19,0, 0, 0, 0x47ae147b, 0x3f847ae1,x3, 5*SIGALIGN, x4,x1, x2)

inst_6:// rs1==x20, rd==x18,fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x20; dest:x18; op1val:0x3f847ae147ae147b; valaddr_reg:x3;
offset:6*4; correctval:??; testreg:x2;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x18, x19, x20, x21,32, 0, 0, 0x47ae147b, 0x3f847ae1,x3, 6*SIGALIGN, x4,x1, x2)

inst_7:// rs1==x14, rd==x16,fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x14; dest:x16; op1val:0x3f847ae147ae147b; valaddr_reg:x3;
offset:7*4; correctval:??; testreg:x2;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x16, x17, x14, x15,64, 0, 0, 0x47ae147b, 0x3f847ae1,x3, 7*SIGALIGN, x4,x1, x2)

inst_8:// rs1==x16, rd==x14,fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x16; dest:x14; op1val:0x3f847ae147ae147b; valaddr_reg:x3;
offset:8*4; correctval:??; testreg:x2;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x14, x15, x16, x17,96, 0, 0, 0x47ae147b, 0x3f847ae1,x3, 8*SIGALIGN, x4,x1, x2)

inst_9:// rs1==x10, rd==x12,fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x10; dest:x12; op1val:0x3f847ae147ae147b; valaddr_reg:x3;
offset:9*4; correctval:??; testreg:x2;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x12, x13, x10, x11,128, 0, 0, 0x47ae147b, 0x3f847ae1,x3, 9*SIGALIGN, x4,x1, x2)
RVTEST_VALBASEUPD(x14,test_dataset_1)

inst_10:// rs1==x12, rd==x10,fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x12; dest:x10; op1val:0xbfb999999999999a; valaddr_reg:x14;
offset:0*4; correctval:??; testreg:x2;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x10, x11, x12, x13,0, 0, 0, 0x9999999a, 0xbfb99999,x14, 10*SIGALIGN, x15,x1, x2)

inst_11:// rs1==x6, rd==x8,fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x6; dest:x8; op1val:0xbfb999999999999a; valaddr_reg:x14;
offset:1*4; correctval:??; testreg:x2;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x8, x9, x6, x7,32, 0, 0, 0x9999999a, 0xbfb99999,x14, 11*SIGALIGN, x15,x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_12:// rs1==x8, rd==x6,fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x8; dest:x6; op1val:0xbfb999999999999a; valaddr_reg:x14;
offset:2*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x6, x7, x8, x9,64, 0, 0, 0x9999999a, 0xbfb99999,x14, 0*SIGALIGN, x15,x1, x10)

inst_13:// rs1==x2, rd==x4,fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x2; dest:x4; op1val:0xbfb999999999999a; valaddr_reg:x14;
offset:3*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x4, x5, x2, x3,96, 0, 0, 0x9999999a, 0xbfb99999,x14, 1*SIGALIGN, x15,x1, x10)

inst_14:// rs1==x4, rd==x2,fs1 == 1 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x4; dest:x2; op1val:0xbfb999999999999a; valaddr_reg:x14;
offset:4*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x2, x3, x4, x5,128, 0, 0, 0x9999999a, 0xbfb99999,x14, 2*SIGALIGN, x15,x1, x10)

inst_15:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff199999999999a; valaddr_reg:x14;
offset:5*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x9999999a, 0x3ff19999,x14, 3*SIGALIGN, x15,x1, x10)

inst_16:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff199999999999a; valaddr_reg:x14;
offset:6*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x9999999a, 0x3ff19999,x14, 4*SIGALIGN, x15,x1, x10)

inst_17:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff199999999999a; valaddr_reg:x14;
offset:7*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x9999999a, 0x3ff19999,x14, 5*SIGALIGN, x15,x1, x10)

inst_18:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff199999999999a; valaddr_reg:x14;
offset:8*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x9999999a, 0x3ff19999,x14, 6*SIGALIGN, x15,x1, x10)

inst_19:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff199999999999a; valaddr_reg:x14;
offset:9*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x9999999a, 0x3ff19999,x14, 7*SIGALIGN, x15,x1, x10)

inst_20:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfeccccccccccccd; valaddr_reg:x14;
offset:10*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xcccccccd, 0xbfeccccc,x14, 8*SIGALIGN, x15,x1, x10)

inst_21:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfeccccccccccccd; valaddr_reg:x14;
offset:11*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xcccccccd, 0xbfeccccc,x14, 9*SIGALIGN, x15,x1, x10)

inst_22:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfeccccccccccccd; valaddr_reg:x14;
offset:12*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xcccccccd, 0xbfeccccc,x14, 10*SIGALIGN, x15,x1, x10)

inst_23:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfeccccccccccccd; valaddr_reg:x14;
offset:13*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xcccccccd, 0xbfeccccc,x14, 11*SIGALIGN, x15,x1, x10)

inst_24:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfeccccccccccccd; valaddr_reg:x14;
offset:14*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xcccccccd, 0xbfeccccc,x14, 12*SIGALIGN, x15,x1, x10)

inst_25:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbf847ae147ae147b; valaddr_reg:x14;
offset:15*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x47ae147b, 0xbf847ae1,x14, 13*SIGALIGN, x15,x1, x10)

inst_26:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbf847ae147ae147b; valaddr_reg:x14;
offset:16*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x47ae147b, 0xbf847ae1,x14, 14*SIGALIGN, x15,x1, x10)

inst_27:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbf847ae147ae147b; valaddr_reg:x14;
offset:17*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x47ae147b, 0xbf847ae1,x14, 15*SIGALIGN, x15,x1, x10)

inst_28:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbf847ae147ae147b; valaddr_reg:x14;
offset:18*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x47ae147b, 0xbf847ae1,x14, 16*SIGALIGN, x15,x1, x10)

inst_29:// fs1 == 1 and fe1 == 0x3f8 and fm1 == 0x47ae147ae147b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbf847ae147ae147b; valaddr_reg:x14;
offset:19*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x47ae147b, 0xbf847ae1,x14, 17*SIGALIGN, x15,x1, x10)

inst_30:// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x14;
offset:20*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xc28f5c29, 0xbfbc28f5,x14, 18*SIGALIGN, x15,x1, x10)

inst_31:// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x14;
offset:21*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xc28f5c29, 0xbfbc28f5,x14, 19*SIGALIGN, x15,x1, x10)

inst_32:// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x14;
offset:22*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xc28f5c29, 0xbfbc28f5,x14, 20*SIGALIGN, x15,x1, x10)

inst_33:// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x14;
offset:23*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xc28f5c29, 0xbfbc28f5,x14, 21*SIGALIGN, x15,x1, x10)

inst_34:// fs1 == 1 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfbc28f5c28f5c29; valaddr_reg:x14;
offset:24*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xc28f5c29, 0xbfbc28f5,x14, 22*SIGALIGN, x15,x1, x10)

inst_35:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x14;
offset:25*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xc28f5c29, 0x3fbc28f5,x14, 23*SIGALIGN, x15,x1, x10)

inst_36:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x14;
offset:26*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xc28f5c29, 0x3fbc28f5,x14, 24*SIGALIGN, x15,x1, x10)

inst_37:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x14;
offset:27*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xc28f5c29, 0x3fbc28f5,x14, 25*SIGALIGN, x15,x1, x10)

inst_38:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x14;
offset:28*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xc28f5c29, 0x3fbc28f5,x14, 26*SIGALIGN, x15,x1, x10)

inst_39:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0xc28f5c28f5c29 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fbc28f5c28f5c29; valaddr_reg:x14;
offset:29*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xc28f5c29, 0x3fbc28f5,x14, 27*SIGALIGN, x15,x1, x10)

inst_40:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x14;
offset:30*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x00000000, 0x3ff00000,x14, 28*SIGALIGN, x15,x1, x10)

inst_41:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x14;
offset:31*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x00000000, 0x3ff00000,x14, 29*SIGALIGN, x15,x1, x10)

inst_42:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x14;
offset:32*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x00000000, 0x3ff00000,x14, 30*SIGALIGN, x15,x1, x10)

inst_43:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x14;
offset:33*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x00000000, 0x3ff00000,x14, 31*SIGALIGN, x15,x1, x10)

inst_44:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff0000000000000; valaddr_reg:x14;
offset:34*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x00000000, 0x3ff00000,x14, 32*SIGALIGN, x15,x1, x10)

inst_45:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x14;
offset:35*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x5c28f5c3, 0xbff1c28f,x14, 33*SIGALIGN, x15,x1, x10)

inst_46:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x14;
offset:36*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x5c28f5c3, 0xbff1c28f,x14, 34*SIGALIGN, x15,x1, x10)

inst_47:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x14;
offset:37*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x5c28f5c3, 0xbff1c28f,x14, 35*SIGALIGN, x15,x1, x10)

inst_48:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x14;
offset:38*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x5c28f5c3, 0xbff1c28f,x14, 36*SIGALIGN, x15,x1, x10)

inst_49:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff1c28f5c28f5c3; valaddr_reg:x14;
offset:39*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x5c28f5c3, 0xbff1c28f,x14, 37*SIGALIGN, x15,x1, x10)

inst_50:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fec7ae147ae147b; valaddr_reg:x14;
offset:40*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x47ae147b, 0x3fec7ae1,x14, 38*SIGALIGN, x15,x1, x10)

inst_51:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fec7ae147ae147b; valaddr_reg:x14;
offset:41*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x47ae147b, 0x3fec7ae1,x14, 39*SIGALIGN, x15,x1, x10)

inst_52:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fec7ae147ae147b; valaddr_reg:x14;
offset:42*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x47ae147b, 0x3fec7ae1,x14, 40*SIGALIGN, x15,x1, x10)

inst_53:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fec7ae147ae147b; valaddr_reg:x14;
offset:43*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x47ae147b, 0x3fec7ae1,x14, 41*SIGALIGN, x15,x1, x10)

inst_54:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fec7ae147ae147b; valaddr_reg:x14;
offset:44*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x47ae147b, 0x3fec7ae1,x14, 42*SIGALIGN, x15,x1, x10)

inst_55:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff028f5c28f5c29; valaddr_reg:x14;
offset:45*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xc28f5c29, 0xbff028f5,x14, 43*SIGALIGN, x15,x1, x10)

inst_56:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff028f5c28f5c29; valaddr_reg:x14;
offset:46*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xc28f5c29, 0xbff028f5,x14, 44*SIGALIGN, x15,x1, x10)

inst_57:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff028f5c28f5c29; valaddr_reg:x14;
offset:47*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xc28f5c29, 0xbff028f5,x14, 45*SIGALIGN, x15,x1, x10)

inst_58:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff028f5c28f5c29; valaddr_reg:x14;
offset:48*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xc28f5c29, 0xbff028f5,x14, 46*SIGALIGN, x15,x1, x10)

inst_59:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff028f5c28f5c29; valaddr_reg:x14;
offset:49*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xc28f5c29, 0xbff028f5,x14, 47*SIGALIGN, x15,x1, x10)

inst_60:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfefae147ae147ae; valaddr_reg:x14;
offset:50*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x7ae147ae, 0xbfefae14,x14, 48*SIGALIGN, x15,x1, x10)

inst_61:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfefae147ae147ae; valaddr_reg:x14;
offset:51*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x7ae147ae, 0xbfefae14,x14, 49*SIGALIGN, x15,x1, x10)

inst_62:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfefae147ae147ae; valaddr_reg:x14;
offset:52*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x7ae147ae, 0xbfefae14,x14, 50*SIGALIGN, x15,x1, x10)

inst_63:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfefae147ae147ae; valaddr_reg:x14;
offset:53*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x7ae147ae, 0xbfefae14,x14, 51*SIGALIGN, x15,x1, x10)

inst_64:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfefae147ae147ae; valaddr_reg:x14;
offset:54*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x7ae147ae, 0xbfefae14,x14, 52*SIGALIGN, x15,x1, x10)

inst_65:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfec7ae147ae147b; valaddr_reg:x14;
offset:55*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x47ae147b, 0xbfec7ae1,x14, 53*SIGALIGN, x15,x1, x10)

inst_66:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfec7ae147ae147b; valaddr_reg:x14;
offset:56*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x47ae147b, 0xbfec7ae1,x14, 54*SIGALIGN, x15,x1, x10)

inst_67:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfec7ae147ae147b; valaddr_reg:x14;
offset:57*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x47ae147b, 0xbfec7ae1,x14, 55*SIGALIGN, x15,x1, x10)

inst_68:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfec7ae147ae147b; valaddr_reg:x14;
offset:58*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x47ae147b, 0xbfec7ae1,x14, 56*SIGALIGN, x15,x1, x10)

inst_69:// fs1 == 1 and fe1 == 0x3fe and fm1 == 0xc7ae147ae147b and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbfec7ae147ae147b; valaddr_reg:x14;
offset:59*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x47ae147b, 0xbfec7ae1,x14, 57*SIGALIGN, x15,x1, x10)

inst_70:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x14;
offset:60*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x5c28f5c3, 0x3ff1c28f,x14, 58*SIGALIGN, x15,x1, x10)

inst_71:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x14;
offset:61*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x5c28f5c3, 0x3ff1c28f,x14, 59*SIGALIGN, x15,x1, x10)

inst_72:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x14;
offset:62*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x5c28f5c3, 0x3ff1c28f,x14, 60*SIGALIGN, x15,x1, x10)

inst_73:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x14;
offset:63*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x5c28f5c3, 0x3ff1c28f,x14, 61*SIGALIGN, x15,x1, x10)

inst_74:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x1c28f5c28f5c3 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff1c28f5c28f5c3; valaddr_reg:x14;
offset:64*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x5c28f5c3, 0x3ff1c28f,x14, 62*SIGALIGN, x15,x1, x10)

inst_75:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x14;
offset:65*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x00000000, 0xbff00000,x14, 63*SIGALIGN, x15,x1, x10)

inst_76:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x14;
offset:66*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x00000000, 0xbff00000,x14, 64*SIGALIGN, x15,x1, x10)

inst_77:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x14;
offset:67*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x00000000, 0xbff00000,x14, 65*SIGALIGN, x15,x1, x10)

inst_78:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x14;
offset:68*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x00000000, 0xbff00000,x14, 66*SIGALIGN, x15,x1, x10)

inst_79:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x0000000000000 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff0000000000000; valaddr_reg:x14;
offset:69*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x00000000, 0xbff00000,x14, 67*SIGALIGN, x15,x1, x10)

inst_80:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fefae147ae147ae; valaddr_reg:x14;
offset:70*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x7ae147ae, 0x3fefae14,x14, 68*SIGALIGN, x15,x1, x10)

inst_81:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fefae147ae147ae; valaddr_reg:x14;
offset:71*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x7ae147ae, 0x3fefae14,x14, 69*SIGALIGN, x15,x1, x10)

inst_82:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fefae147ae147ae; valaddr_reg:x14;
offset:72*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x7ae147ae, 0x3fefae14,x14, 70*SIGALIGN, x15,x1, x10)

inst_83:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fefae147ae147ae; valaddr_reg:x14;
offset:73*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x7ae147ae, 0x3fefae14,x14, 71*SIGALIGN, x15,x1, x10)

inst_84:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xfae147ae147ae and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fefae147ae147ae; valaddr_reg:x14;
offset:74*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x7ae147ae, 0x3fefae14,x14, 72*SIGALIGN, x15,x1, x10)

inst_85:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x14;
offset:75*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x9999999a, 0xbff19999,x14, 73*SIGALIGN, x15,x1, x10)

inst_86:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x14;
offset:76*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x9999999a, 0xbff19999,x14, 74*SIGALIGN, x15,x1, x10)

inst_87:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x14;
offset:77*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x9999999a, 0xbff19999,x14, 75*SIGALIGN, x15,x1, x10)

inst_88:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x14;
offset:78*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x9999999a, 0xbff19999,x14, 76*SIGALIGN, x15,x1, x10)

inst_89:// fs1 == 1 and fe1 == 0x3ff and fm1 == 0x199999999999a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0xbff199999999999a; valaddr_reg:x14;
offset:79*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x9999999a, 0xbff19999,x14, 77*SIGALIGN, x15,x1, x10)

inst_90:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fb999999999999a; valaddr_reg:x14;
offset:80*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0x9999999a, 0x3fb99999,x14, 78*SIGALIGN, x15,x1, x10)

inst_91:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fb999999999999a; valaddr_reg:x14;
offset:81*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0x9999999a, 0x3fb99999,x14, 79*SIGALIGN, x15,x1, x10)

inst_92:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fb999999999999a; valaddr_reg:x14;
offset:82*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0x9999999a, 0x3fb99999,x14, 80*SIGALIGN, x15,x1, x10)

inst_93:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fb999999999999a; valaddr_reg:x14;
offset:83*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0x9999999a, 0x3fb99999,x14, 81*SIGALIGN, x15,x1, x10)

inst_94:// fs1 == 0 and fe1 == 0x3fb and fm1 == 0x999999999999a and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3fb999999999999a; valaddr_reg:x14;
offset:84*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0x9999999a, 0x3fb99999,x14, 82*SIGALIGN, x15,x1, x10)

inst_95:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3feccccccccccccd; valaddr_reg:x14;
offset:85*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xcccccccd, 0x3feccccc,x14, 83*SIGALIGN, x15,x1, x10)

inst_96:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3feccccccccccccd; valaddr_reg:x14;
offset:86*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xcccccccd, 0x3feccccc,x14, 84*SIGALIGN, x15,x1, x10)

inst_97:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3feccccccccccccd; valaddr_reg:x14;
offset:87*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xcccccccd, 0x3feccccc,x14, 85*SIGALIGN, x15,x1, x10)

inst_98:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3feccccccccccccd; valaddr_reg:x14;
offset:88*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xcccccccd, 0x3feccccc,x14, 86*SIGALIGN, x15,x1, x10)

inst_99:// fs1 == 0 and fe1 == 0x3fe and fm1 == 0xccccccccccccd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3feccccccccccccd; valaddr_reg:x14;
offset:89*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xcccccccd, 0x3feccccc,x14, 87*SIGALIGN, x15,x1, x10)

inst_100:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff028f5c28f5c29; valaddr_reg:x14;
offset:90*4; correctval:??; testreg:x10;
fcsr_val:0*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,0, 0, 0, 0xc28f5c29, 0x3ff028f5,x14, 88*SIGALIGN, x15,x1, x10)

inst_101:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff028f5c28f5c29; valaddr_reg:x14;
offset:91*4; correctval:??; testreg:x10;
fcsr_val:32*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,32, 0, 0, 0xc28f5c29, 0x3ff028f5,x14, 89*SIGALIGN, x15,x1, x10)

inst_102:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff028f5c28f5c29; valaddr_reg:x14;
offset:92*4; correctval:??; testreg:x10;
fcsr_val:64*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,64, 0, 0, 0xc28f5c29, 0x3ff028f5,x14, 90*SIGALIGN, x15,x1, x10)

inst_103:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff028f5c28f5c29; valaddr_reg:x14;
offset:93*4; correctval:??; testreg:x10;
fcsr_val:96*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,96, 0, 0, 0xc28f5c29, 0x3ff028f5,x14, 91*SIGALIGN, x15,x1, x10)

inst_104:// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x028f5c28f5c29 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.s.d ; op1:x28; dest:x30; op1val:0x3ff028f5c28f5c29; valaddr_reg:x14;
offset:94*4; correctval:??; testreg:x10;
fcsr_val:128*/
TEST_ZDINX_OP_32(fcvt.s.d, x30, x31, x28, x29,128, 0, 0, 0xc28f5c29, 0x3ff028f5,x14, 92*SIGALIGN, x15,x1, x10)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
test_dataset_1:
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x47ae147b,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x5c28f5c3,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x00000000,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x7ae147ae,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0x9999999a,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xcccccccd,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
NAN_BOXED(0xc28f5c29,64,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 12*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 93*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
