{
  "Top": "axi_encrypt",
  "RtlTop": "axi_encrypt",
  "RtlPrefix": "",
  "RtlSubPrefix": "axi_encrypt_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "c": {
      "index": "0",
      "direction": "in",
      "srcType": "long long unsigned int*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "c_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "c_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "m": {
      "index": "1",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "m_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ad": {
      "index": "2",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ad_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ad_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nsec": {
      "index": "3",
      "direction": "in",
      "srcType": "long long unsigned int*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nsec_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nsec_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "npub": {
      "index": "4",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "npub_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "npub_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "k": {
      "index": "5",
      "direction": "in",
      "srcType": "long long unsigned int const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_control",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -output=C:\/Users\/lguer\/AppData\/Roaming\/Xilinx\/Vitis\/VitisHLS\/AsconOptimizedHLS\/EsperimentiVitisHLS",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top axi_encrypt -name axi_encrypt"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axi_encrypt"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "151 ~ 207",
    "Latency": "150"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi_encrypt",
    "Version": "1.0",
    "DisplayName": "Axi_encrypt",
    "Revision": "2113577789",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axi_encrypt_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/source\/aead.c",
      "..\/..\/source\/printstate.c",
      "..\/source\/temp.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/axi_encrypt_c_u8_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/axi_encrypt_control_s_axi.vhd",
      "impl\/vhdl\/axi_encrypt_crypto_aead_encrypt.vhd",
      "impl\/vhdl\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.vhd",
      "impl\/vhdl\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.vhd",
      "impl\/vhdl\/axi_encrypt_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/axi_encrypt_gmem_m_axi.vhd",
      "impl\/vhdl\/axi_encrypt_LOADBYTES.vhd",
      "impl\/vhdl\/axi_encrypt_ROUND_6.vhd",
      "impl\/vhdl\/axi_encrypt_sparsemux_19_4_8_1_1.vhd",
      "impl\/vhdl\/axi_encrypt_sparsemux_33_4_8_1_1.vhd",
      "impl\/vhdl\/axi_encrypt_u64_to_u8_array.vhd",
      "impl\/vhdl\/axi_encrypt_u64_to_u8_array_clone.vhd",
      "impl\/vhdl\/axi_encrypt.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi_encrypt_c_u8_RAM_AUTO_0R0W.v",
      "impl\/verilog\/axi_encrypt_control_s_axi.v",
      "impl\/verilog\/axi_encrypt_crypto_aead_encrypt.v",
      "impl\/verilog\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1.v",
      "impl\/verilog\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11.v",
      "impl\/verilog\/axi_encrypt_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12.v",
      "impl\/verilog\/axi_encrypt_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/axi_encrypt_gmem_m_axi.v",
      "impl\/verilog\/axi_encrypt_LOADBYTES.v",
      "impl\/verilog\/axi_encrypt_ROUND_6.v",
      "impl\/verilog\/axi_encrypt_sparsemux_19_4_8_1_1.v",
      "impl\/verilog\/axi_encrypt_sparsemux_33_4_8_1_1.v",
      "impl\/verilog\/axi_encrypt_u64_to_u8_array.v",
      "impl\/verilog\/axi_encrypt_u64_to_u8_array_clone.v",
      "impl\/verilog\/axi_encrypt.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/data\/axi_encrypt.mdd",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/data\/axi_encrypt.tcl",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/data\/axi_encrypt.yaml",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/xaxi_encrypt.c",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/xaxi_encrypt.h",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/xaxi_encrypt_hw.h",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/xaxi_encrypt_linux.c",
      "impl\/misc\/drivers\/axi_encrypt_v1_0\/src\/xaxi_encrypt_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/axi_decrypt.protoinst",
      ".debug\/axi_encrypt.protoinst",
      ".debug\/temp.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "ap_return",
          "access": "R",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "description": "Bit 31 to 0 of ap_return"
            }]
        },
        {
          "offset": "0x18",
          "name": "c_1",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 31 to 0 of c"
            }]
        },
        {
          "offset": "0x1c",
          "name": "c_2",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 63 to 32 of c"
            }]
        },
        {
          "offset": "0x24",
          "name": "m_1",
          "access": "W",
          "description": "Data signal of m",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m",
              "access": "W",
              "description": "Bit 31 to 0 of m"
            }]
        },
        {
          "offset": "0x28",
          "name": "m_2",
          "access": "W",
          "description": "Data signal of m",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m",
              "access": "W",
              "description": "Bit 63 to 32 of m"
            }]
        },
        {
          "offset": "0x30",
          "name": "ad_1",
          "access": "W",
          "description": "Data signal of ad",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ad",
              "access": "W",
              "description": "Bit 31 to 0 of ad"
            }]
        },
        {
          "offset": "0x34",
          "name": "ad_2",
          "access": "W",
          "description": "Data signal of ad",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ad",
              "access": "W",
              "description": "Bit 63 to 32 of ad"
            }]
        },
        {
          "offset": "0x3c",
          "name": "nsec_1",
          "access": "W",
          "description": "Data signal of nsec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nsec",
              "access": "W",
              "description": "Bit 31 to 0 of nsec"
            }]
        },
        {
          "offset": "0x40",
          "name": "nsec_2",
          "access": "W",
          "description": "Data signal of nsec",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nsec",
              "access": "W",
              "description": "Bit 63 to 32 of nsec"
            }]
        },
        {
          "offset": "0x48",
          "name": "npub_1",
          "access": "W",
          "description": "Data signal of npub",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "npub",
              "access": "W",
              "description": "Bit 31 to 0 of npub"
            }]
        },
        {
          "offset": "0x4c",
          "name": "npub_2",
          "access": "W",
          "description": "Data signal of npub",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "npub",
              "access": "W",
              "description": "Bit 63 to 32 of npub"
            }]
        },
        {
          "offset": "0x54",
          "name": "k_1",
          "access": "W",
          "description": "Data signal of k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k",
              "access": "W",
              "description": "Bit 31 to 0 of k"
            }]
        },
        {
          "offset": "0x58",
          "name": "k_2",
          "access": "W",
          "description": "Data signal of k",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k",
              "access": "W",
              "description": "Bit 63 to 32 of k"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "c"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "m"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "ad"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "nsec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "npub"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "k"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "c"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "c"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "m"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "m"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "ad"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "ad"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "nsec"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "nsec"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "npub"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "npub"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "k"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "k"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axi_encrypt",
      "Instances": [
        {
          "ModuleName": "u64_to_u8_array",
          "InstanceName": "grp_u64_to_u8_array_fu_222"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "grp_u64_to_u8_array_clone_fu_236"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret43_u64_to_u8_array_clone_fu_275"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret44_u64_to_u8_array_clone_fu_298"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret45_u64_to_u8_array_clone_fu_337"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret46_u64_to_u8_array_clone_fu_360"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret47_u64_to_u8_array_clone_fu_399"
        },
        {
          "ModuleName": "u64_to_u8_array_clone",
          "InstanceName": "call_ret48_u64_to_u8_array_clone_fu_422"
        },
        {
          "ModuleName": "crypto_aead_encrypt",
          "InstanceName": "grp_crypto_aead_encrypt_fu_462",
          "Instances": [
            {
              "ModuleName": "LOADBYTES",
              "InstanceName": "grp_LOADBYTES_fu_650"
            },
            {
              "ModuleName": "LOADBYTES",
              "InstanceName": "grp_LOADBYTES_fu_690"
            },
            {
              "ModuleName": "LOADBYTES",
              "InstanceName": "grp_LOADBYTES_fu_730"
            },
            {
              "ModuleName": "LOADBYTES",
              "InstanceName": "grp_LOADBYTES_fu_770"
            },
            {
              "ModuleName": "ROUND_6",
              "InstanceName": "grp_ROUND_6_fu_811"
            },
            {
              "ModuleName": "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1",
              "InstanceName": "grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1_fu_838"
            },
            {
              "ModuleName": "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11",
              "InstanceName": "grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11_fu_852"
            },
            {
              "ModuleName": "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12",
              "InstanceName": "grp_crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12_fu_865"
            }
          ]
        }
      ]
    },
    "Info": {
      "u64_to_u8_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "u64_to_u8_array_clone": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "LOADBYTES": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ROUND_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "crypto_aead_encrypt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axi_encrypt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "u64_to_u8_array": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.182"
        },
        "Area": {
          "FF": "84",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "489",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "u64_to_u8_array_clone": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.423"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "35200",
          "UTIL_FF": "0",
          "LUT": "768",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "LOADBYTES": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.728"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "82",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "425",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ROUND_6": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.950"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "35200",
          "UTIL_FF": "0",
          "LUT": "2112",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.008"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "262",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.008"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "260",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.008"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "260",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "crypto_aead_encrypt": {
        "Latency": {
          "LatencyBest": "126",
          "LatencyAvg": "",
          "LatencyWorst": "182",
          "PipelineIIMin": "126",
          "PipelineIIMax": "182",
          "PipelineII": "126 ~ 182",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.008"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_40_3",
            "TripCount": "2",
            "LatencyMin": "20",
            "LatencyMax": "36",
            "Latency": "20 ~ 36",
            "PipelineII": "",
            "PipelineDepthMin": "10",
            "PipelineDepthMax": "18",
            "PipelineDepth": "10 ~ 18"
          },
          {
            "Name": "VITIS_LOOP_58_7",
            "TripCount": "2",
            "LatencyMin": "40",
            "LatencyMax": "56",
            "Latency": "40 ~ 56",
            "PipelineII": "",
            "PipelineDepthMin": "20",
            "PipelineDepthMax": "28",
            "PipelineDepth": "20 ~ 28"
          }
        ],
        "Area": {
          "FF": "2009",
          "AVAIL_FF": "35200",
          "UTIL_FF": "5",
          "LUT": "6694",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axi_encrypt": {
        "Latency": {
          "LatencyBest": "150",
          "LatencyAvg": "",
          "LatencyWorst": "206",
          "PipelineIIMin": "151",
          "PipelineIIMax": "207",
          "PipelineII": "151 ~ 207",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.008"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "6",
          "FF": "5106",
          "AVAIL_FF": "35200",
          "UTIL_FF": "14",
          "LUT": "14976",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "85",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-28 19:29:24 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
