Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2466 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x903567fd

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x7d9d0bd9

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3191/ 5280    60%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 3090 cells, random placement wirelen = 76237.
Info:     at initial placer iter 0, wirelen = 756
Info:     at initial placer iter 1, wirelen = 769
Info:     at initial placer iter 2, wirelen = 753
Info:     at initial placer iter 3, wirelen = 753
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 753, spread = 29735, legal = 30868; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 1207, spread = 20728, legal = 21986; time = 0.09s
Info:     at iteration #3, type ALL: wirelen solved = 2303, spread = 21414, legal = 21953; time = 0.09s
Info:     at iteration #4, type ALL: wirelen solved = 2765, spread = 20215, legal = 20946; time = 0.09s
Info:     at iteration #5, type ALL: wirelen solved = 3102, spread = 19831, legal = 20900; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 3979, spread = 18985, legal = 20132; time = 0.08s
Info:     at iteration #7, type ALL: wirelen solved = 4776, spread = 18613, legal = 19854; time = 0.10s
Info:     at iteration #8, type ALL: wirelen solved = 5783, spread = 18580, legal = 19910; time = 0.09s
Info:     at iteration #9, type ALL: wirelen solved = 6771, spread = 16833, legal = 18293; time = 0.08s
Info:     at iteration #10, type ALL: wirelen solved = 6927, spread = 16598, legal = 18047; time = 0.08s
Info:     at iteration #11, type ALL: wirelen solved = 7444, spread = 16215, legal = 17619; time = 0.09s
Info:     at iteration #12, type ALL: wirelen solved = 7901, spread = 15921, legal = 17684; time = 0.08s
Info:     at iteration #13, type ALL: wirelen solved = 8219, spread = 15715, legal = 17492; time = 0.08s
Info:     at iteration #14, type ALL: wirelen solved = 8854, spread = 15555, legal = 17044; time = 0.08s
Info:     at iteration #15, type ALL: wirelen solved = 9121, spread = 15457, legal = 16773; time = 0.08s
Info:     at iteration #16, type ALL: wirelen solved = 9430, spread = 15430, legal = 16926; time = 0.08s
Info:     at iteration #17, type ALL: wirelen solved = 9683, spread = 15266, legal = 16721; time = 0.08s
Info:     at iteration #18, type ALL: wirelen solved = 9856, spread = 15107, legal = 16958; time = 0.08s
Info:     at iteration #19, type ALL: wirelen solved = 10023, spread = 15258, legal = 16623; time = 0.08s
Info:     at iteration #20, type ALL: wirelen solved = 10395, spread = 14600, legal = 16202; time = 0.08s
Info:     at iteration #21, type ALL: wirelen solved = 10190, spread = 14763, legal = 16130; time = 0.08s
Info:     at iteration #22, type ALL: wirelen solved = 10479, spread = 14345, legal = 15904; time = 0.07s
Info:     at iteration #23, type ALL: wirelen solved = 10303, spread = 14267, legal = 16167; time = 0.08s
Info:     at iteration #24, type ALL: wirelen solved = 10452, spread = 14333, legal = 15965; time = 0.08s
Info:     at iteration #25, type ALL: wirelen solved = 10458, spread = 14327, legal = 15873; time = 0.08s
Info:     at iteration #26, type ALL: wirelen solved = 10514, spread = 14662, legal = 16202; time = 0.07s
Info:     at iteration #27, type ALL: wirelen solved = 10791, spread = 14467, legal = 16619; time = 0.09s
Info:     at iteration #28, type ALL: wirelen solved = 10760, spread = 14503, legal = 16224; time = 0.08s
Info:     at iteration #29, type ALL: wirelen solved = 10739, spread = 14448, legal = 15962; time = 0.08s
Info:     at iteration #30, type ALL: wirelen solved = 10915, spread = 14855, legal = 16181; time = 0.08s
Info: HeAP Placer Time: 3.39s
Info:   of which solving equations: 1.74s
Info:   of which spreading cells: 0.42s
Info:   of which strict legalisation: 0.27s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1629, wirelen = 15873
Info:   at iteration #5: temp = 0.000000, timing cost = 1516, wirelen = 13833
Info:   at iteration #10: temp = 0.000000, timing cost = 1505, wirelen = 13311
Info:   at iteration #15: temp = 0.000000, timing cost = 1480, wirelen = 12906
Info:   at iteration #20: temp = 0.000000, timing cost = 1469, wirelen = 12764
Info:   at iteration #24: temp = 0.000000, timing cost = 1466, wirelen = 12730 
Info: SA placement time 4.29s

Info: Max frequency for clock               'clk': 15.27 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.48 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.08 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 61.05 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 73.51 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 14258,  21716) |+
Info: [ 21716,  29174) |*+
Info: [ 29174,  36632) |***+
Info: [ 36632,  44090) |**+
Info: [ 44090,  51548) |******************** 
Info: [ 51548,  59006) |************+
Info: [ 59006,  66464) |**************************+
Info: [ 66464,  73922) |*************************************************+
Info: [ 73922,  81380) |************************************************************ 
Info: [ 81380,  88838) | 
Info: [ 88838,  96296) |+
Info: [ 96296, 103754) |*+
Info: [103754, 111212) | 
Info: [111212, 118670) |*+
Info: [118670, 126128) |*+
Info: [126128, 133586) | 
Info: [133586, 141044) |*******+
Info: [141044, 148502) |******************+
Info: [148502, 155960) |************+
Info: [155960, 163418) |***********************+
Info: Checksum: 0x03d62191

Info: Routing..
Info: Setting up routing queue.
Info: Routing 10158 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       16        983 |   16   983 |      9194|       0.24       0.24|
Info:       2000 |       82       1917 |   66   934 |      8288|       0.17       0.41|
Info:       3000 |      318       2681 |  236   764 |      7575|       0.18       0.59|
Info:       4000 |      687       3312 |  369   631 |      7031|       0.27       0.86|
Info:       5000 |      777       4222 |   90   910 |      6157|       0.44       1.30|
Info:       6000 |      846       5153 |   69   931 |      5248|       0.23       1.53|
Info:       7000 |     1045       5954 |  199   801 |      4594|       0.35       1.88|
Info:       8000 |     1306       6693 |  261   739 |      3997|       0.47       2.35|
Info:       9000 |     1558       7441 |  252   748 |      3335|       0.45       2.80|
Info:      10000 |     1892       8107 |  334   666 |      2826|       0.55       3.35|
Info:      11000 |     2297       8702 |  405   595 |      2442|       0.61       3.95|
Info:      12000 |     2665       9334 |  368   632 |      2107|       0.53       4.48|
Info:      13000 |     3109       9890 |  444   556 |      1872|       0.73       5.21|
Info:      14000 |     3430      10569 |  321   679 |      1476|       0.68       5.88|
Info:      15000 |     3833      11166 |  403   597 |      1282|       0.61       6.49|
Info:      16000 |     4241      11758 |  408   592 |      1137|       0.76       7.25|
Info:      17000 |     4700      12299 |  459   541 |      1047|       0.85       8.10|
Info:      18000 |     5129      12870 |  429   571 |       947|       0.78       8.88|
Info:      19000 |     5555      13444 |  426   574 |       848|       0.79       9.68|
Info:      20000 |     6066      13933 |  511   489 |       698|       0.70      10.38|
Info:      21000 |     6525      14474 |  459   541 |       546|       0.77      11.15|
Info:      22000 |     7057      14942 |  532   468 |       457|       0.87      12.02|
Info:      23000 |     7362      15637 |  305   695 |        79|       0.86      12.89|
Info:      23335 |     7469      15866 |  107   229 |         0|       0.27      13.15|
Info: Routing complete.
Info: Router1 time 13.15s
Info: Checksum: 0xbda58c8e

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.7  5.1    Net data_out[0] budget 2.899000 ns (7,24) -> (7,16)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.1    Net processor.dataMemOut_fwd_mux_out[0] budget 1.610000 ns (7,16) -> (7,16)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.1    Net processor.mem_fwd2_mux_out[0] budget 1.346000 ns (7,16) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 16.5    Net data_WrData[0] budget 1.346000 ns (8,16) -> (11,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.7  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 20.7    Net processor.alu_mux_out[0] budget 2.125000 ns (11,5) -> (11,9)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 21.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.4    Net processor.alu_main.adder_input_b[0] budget 2.098000 ns (11,9) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 24.0  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 24.3  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 24.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 24.6  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,10) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,11) -> (12,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 29.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 30.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.7 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.660000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.I3
Info:  0.9 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.O
Info:  3.1 35.0    Net processor.alu_main.adder_output[20] budget 1.439000 ns (12,12) -> (13,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 36.3  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3 budget 2.159000 ns (13,5) -> (13,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.9  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  1.8 40.7    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3 budget 2.129000 ns (13,4) -> (13,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_LC.I3
Info:  0.9 41.5  Source processor.alu_main.ALUOut_SB_LUT4_O_20_LC.O
Info:  3.7 45.2    Net processor.alu_result[20] budget 3.833000 ns (13,4) -> (14,14)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 46.5  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 48.2    Net data_addr[20] budget 4.938000 ns (14,14) -> (15,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 49.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 52.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.938000 ns (15,14) -> (10,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 53.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (10,14) -> (10,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 56.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 59.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (10,14) -> (16,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 60.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 66.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.312000 ns (16,14) -> (7,29)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 66.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 22.8 ns logic, 43.7 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.id_ex_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  2.4  3.8    Net processor.id_ex_out[174] budget 2.225000 ns (2,18) -> (2,19)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  4.7  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.4    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.237000 ns (2,19) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.7  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.5    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.872000 ns (3,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.4  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.1    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.872000 ns (3,18) -> (4,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.3  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 16.3    Net processor.mfwd2 budget 3.139000 ns (4,19) -> (7,16)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 17.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 18.9    Net processor.mem_fwd2_mux_out[0] budget 1.346000 ns (7,16) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 20.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 24.4    Net data_WrData[0] budget 1.346000 ns (8,16) -> (11,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 25.6  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 28.6    Net processor.alu_mux_out[0] budget 2.125000 ns (11,5) -> (11,9)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 29.5  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.2    Net processor.alu_main.adder_input_b[0] budget 2.098000 ns (11,9) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 31.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 34.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,10) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 34.4  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 34.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 35.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,11) -> (12,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 38.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (12,12) -> (12,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.0  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 40.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 40.5  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 40.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 40.8  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 41.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 43.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (12,13) -> (12,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 44.0  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  3.0 47.0    Net processor.alu_main.adder_output[31] budget 2.709000 ns (12,14) -> (12,6)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 47.9  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 49.6    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 1.886000 ns (12,6) -> (12,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 50.8  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 52.6    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.459000 ns (12,5) -> (11,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 53.5  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 55.2    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.106000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 56.1  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  3.1 59.2    Net processor.alu_result[0] budget 3.154000 ns (11,5) -> (12,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 60.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 62.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.134000 ns (12,9) -> (13,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 63.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 65.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.105000 ns (13,10) -> (14,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 66.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 69.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.235000 ns (14,11) -> (16,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 71.1  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 28.4 ns logic, 42.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_DFFLC.O
Info:  3.1  4.4    Net led[0]$SB_IO_OUT budget 81.943001 ns (11,1) -> (13,0)
Info:                Sink led[0]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.7  5.1    Net data_out[0] budget 2.899000 ns (7,24) -> (7,16)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.1    Net processor.dataMemOut_fwd_mux_out[0] budget 1.610000 ns (7,16) -> (7,16)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.1    Net processor.mem_fwd2_mux_out[0] budget 1.346000 ns (7,16) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 16.5    Net data_WrData[0] budget 1.346000 ns (8,16) -> (11,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.7  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 20.7    Net processor.alu_mux_out[0] budget 2.125000 ns (11,5) -> (11,9)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 21.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.4    Net processor.alu_main.adder_input_b[0] budget 2.098000 ns (11,9) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 24.0  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 24.3  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 24.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 24.6  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 25.2  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 25.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 26.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,10) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 26.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 26.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 26.8  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 27.7  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 27.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 29.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,11) -> (12,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 29.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 30.2  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 30.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.6 31.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (12,12) -> (12,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.adder_output_SB_LUT4_O_26_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_25_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_25_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_23_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.adder_output_SB_LUT4_O_23_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.adder_output_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (12,13) -> (12,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_20_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.adder_output_SB_LUT4_O_20_LC.COUT
Info:  1.2 35.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (12,13) -> (12,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.I3
Info:  0.9 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.O
Info:  3.0 39.1    Net processor.alu_main.adder_output[31] budget 2.709000 ns (12,14) -> (12,6)
Info:                Sink processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:  0.9 40.0  Source processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 41.8    Net processor.alu_main.adder_input_carry_SB_LUT4_O_I2_SB_LUT4_I0_O budget 1.886000 ns (12,6) -> (12,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 44.7    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 budget 1.459000 ns (12,5) -> (11,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.I3
Info:  0.9 45.6  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_LC.O
Info:  1.8 47.4    Net processor.alu_main.ALUOut_SB_LUT4_O_14_I3 budget 2.106000 ns (11,5) -> (11,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_LC.I3
Info:  0.9 48.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_LC.O
Info:  3.1 51.3    Net processor.alu_result[0] budget 3.154000 ns (11,5) -> (12,9)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 52.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 54.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.134000 ns (12,9) -> (13,10)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 55.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 57.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 2.105000 ns (13,10) -> (14,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 58.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.5 62.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I2 budget 2.235000 ns (14,11) -> (16,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:  1.2 63.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.8 ns logic, 37.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.id_ex_reg.data_out_SB_DFF_Q_3_DFFLC.O
Info:  2.4  3.8    Net processor.id_ex_out[174] budget 2.225000 ns (2,18) -> (2,19)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.I3
Info:  0.9  4.7  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0_SB_LUT4_O_LC.O
Info:  1.8  6.4    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_I0 budget 1.237000 ns (2,19) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.I0
Info:  1.3  7.7  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_LC.O
Info:  1.8  9.5    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O budget 1.872000 ns (3,18) -> (3,18)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 10.4  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 12.1    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I1 budget 1.872000 ns (3,18) -> (4,19)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I1
Info:  1.2 13.3  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 16.3    Net processor.mfwd2 budget 3.139000 ns (4,19) -> (7,16)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 17.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 18.9    Net processor.mem_fwd2_mux_out[0] budget 1.346000 ns (7,16) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 20.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.2 24.4    Net data_WrData[0] budget 1.346000 ns (8,16) -> (11,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 25.6  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 28.6    Net processor.alu_mux_out[0] budget 2.125000 ns (11,5) -> (11,9)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 29.5  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 31.2    Net processor.alu_main.adder_input_b[0] budget 2.098000 ns (11,9) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I1
Info:  0.7 31.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.COUT
Info:  0.0 31.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_22_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.adder_output_SB_LUT4_O_22_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 32.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 33.0  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 33.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 33.3  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 33.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.6 34.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (12,10) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 34.4  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 34.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_LC.COUT
Info:  0.0 34.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 35.5  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 35.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 35.8  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 36.1  Source processor.alu_main.ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.6 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (12,11) -> (12,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 37.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 38.0  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.7 38.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.660000 ns (12,12) -> (12,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.I3
Info:  0.9 39.8  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.O
Info:  3.1 42.9    Net processor.alu_main.adder_output[20] budget 1.439000 ns (12,12) -> (13,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 44.1  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.9    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3 budget 2.159000 ns (13,5) -> (13,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.7  Source processor.alu_main.ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_LC.O
Info:  1.8 48.5    Net processor.alu_main.ALUOut_SB_LUT4_O_20_I3 budget 2.129000 ns (13,4) -> (13,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_20_LC.I3
Info:  0.9 49.4  Source processor.alu_main.ALUOut_SB_LUT4_O_20_LC.O
Info:  3.7 53.1    Net processor.alu_result[20] budget 3.833000 ns (13,4) -> (14,14)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_11_LC.I1
Info:  1.2 54.3  Source processor.lui_mux.out_SB_LUT4_O_11_LC.O
Info:  1.8 56.1    Net data_addr[20] budget 4.938000 ns (14,14) -> (15,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 57.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.8 60.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 4.938000 ns (15,14) -> (10,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 61.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 63.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 4.629000 ns (10,14) -> (10,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 64.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 67.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (10,14) -> (16,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 68.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  6.0 74.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.312000 ns (16,14) -> (7,29)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 74.4  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 25.5 ns logic, 48.8 ns routing

Info: Max frequency for clock               'clk': 15.03 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 14.07 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.45 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 63.22 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 74.37 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 12264,  19822) |+
Info: [ 19822,  27380) |*+
Info: [ 27380,  34938) |***+
Info: [ 34938,  42496) |**+
Info: [ 42496,  50054) |*************+
Info: [ 50054,  57612) |****************+
Info: [ 57612,  65170) |*******************+
Info: [ 65170,  72728) |***********************************************+
Info: [ 72728,  80286) |************************************************************ 
Info: [ 80286,  87844) | 
Info: [ 87844,  95402) |+
Info: [ 95402, 102960) |+
Info: [102960, 110518) |+
Info: [110518, 118076) |*+
Info: [118076, 125634) |*+
Info: [125634, 133192) | 
Info: [133192, 140750) |+
Info: [140750, 148308) |***********************+
Info: [148308, 155866) |***********+
Info: [155866, 163424) |*********************+
