
core:  ysyx_210544

#####################
#vcs compile log
#####################
Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 674
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_wdata
  Source info: o_axi_io_wdata <= {480'b0, 
  i_cache_axi_wdata[offset_bits_write+:32]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 699
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_wdata
  Source info: o_axi_io_wdata <= i_cache_axi_wdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 703
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_wdata
  Source info: o_axi_io_wdata <= i_cache_axi_wdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1658
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_valid
  Source info: o_axi_io_valid <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1665
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_addr
  Source info: o_axi_io_addr <= i_cache_nocache_addr;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1666
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_blks
  Source info: o_axi_io_blks <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1667
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_op
  Source info: o_axi_io_op <= i_cache_nocache_op;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1668
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_size
  Source info: o_axi_io_size <= nocache_size;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1669
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_wdata
  Source info: o_axi_io_wdata <= {448'b0, i_cache_nocache_wdata};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1670
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_valid
  Source info: o_axi_io_valid <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1674
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_axi_io_valid
  Source info: o_axi_io_valid <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1810
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_dcache_rreq
  Source info: o_sync_dcache_rreq <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1814
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_dcache_rreq
  Source info: o_sync_dcache_rreq <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1818
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_wwayid
  Source info: o_sync_icache_wwayid <= i_sync_dcache_rwayid;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1819
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_wblkid
  Source info: o_sync_icache_wblkid <= i_sync_dcache_rblkid;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1820
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_winfo
  Source info: o_sync_icache_winfo <= i_sync_dcache_rinfo;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1821
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_wdata
  Source info: o_sync_icache_wdata <= i_sync_dcache_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1827
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_wreq
  Source info: o_sync_icache_wreq <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1830
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_icache_wreq
  Source info: o_sync_icache_wreq <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1831
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_dcache_rpackack
  Source info: o_sync_dcache_rpackack <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 1837
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_sync_dcache_rpackack
  Source info: o_sync_dcache_rpackack <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 2707
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_fetched
  Source info: o_fetched <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 2722
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_fetched
  Source info: o_fetched <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 2727
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_fetched
  Source info: o_fetched <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3119
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3124
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = {59'b0, rs1};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3127
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = i_rs1_data;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3131
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = imm_U;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3134
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = i_pc;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3137
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = {59'b0, rs1};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3140
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op1
  Source info: o_op1 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3147
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3151
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = i_rs2_data;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3154
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = 4;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3158
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = {58'b0, shamt};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3161
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = imm_I;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3165
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = i_pc;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3168
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op2
  Source info: o_op2 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3176
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3180
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = (i_pc + imm_B);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3183
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = (i_pc + imm_J);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3186
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = imm_S;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3190
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = (i_pc + 4);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3193
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = imm_I;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3196
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3200
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_op3
  Source info: o_op3 = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3473
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = 64'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3477
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 + i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3478
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 + i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3479
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 - i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3480
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{33 {reg64_t3[31]}}, reg64_t3[30:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3481
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{33 {reg64_t1[31]}}, reg64_t1[30:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3482
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 & i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3483
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 & i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3484
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 | i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3485
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 | i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3486
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 ^ i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3487
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 ^ i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3488
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 << i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3489
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 << i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3490
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{33 {reg64_t2[31]}}, reg64_t2[30:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3491
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{33 {reg64_t4[31]}}, reg64_t4[30:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3492
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (($signed(i_op1) < $signed(i_op2)) ? 1 : 0);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3493
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (($signed(i_op1) < $signed(i_op2)) ? 1 : 0);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3494
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ((i_op1 < i_op2) ? 1 : 0);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3495
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ((i_op1 < i_op2) ? 1 : 0);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3496
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ($signed(i_op1) >>> i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3497
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ($signed({{33 {i_op1[31]}}, i_op1[30:0]}) >>> 
  i_op2[4:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3498
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ($signed(i_op1) >>> i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3499
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = ($signed({{33 {i_op1[31]}}, i_op1[30:0]}) >>> 
  i_op2[4:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3500
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 >> i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3501
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 >> i_op2[5:0]);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3502
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{32 {reg32_t1[31]}}, reg32_t1};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3503
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = {{32 {reg32_t1[31]}}, reg32_t1};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3504
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_op1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3505
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 + i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3506
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = (i_op1 + i_op2);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3507
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_op3;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3508
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3509
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3510
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3511
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3512
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3513
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = i_csr_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 3514
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rd_wdata
  Source info: o_rd_wdata = 64'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4186
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4190
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {{57 {rdata[7]}}, rdata[6:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4191
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {56'b0, rdata[7:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4192
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {{49 {rdata[15]}}, rdata[14:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4193
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {48'b0, rdata[15:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4194
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {{33 {rdata[31]}}, rdata[30:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4195
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = {32'b0, rdata[31:0]};


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4196
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = rdata[63:0];


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4197
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_mem_rd_wdata
  Source info: o_mem_rd_wdata = tmp_i_mem_rd_wdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4307
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_req
  Source info: o_dcache_req <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4308
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_op
  Source info: o_dcache_op <= 1'b0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4309
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_addr
  Source info: o_dcache_addr <= i_addr;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4310
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_bytes
  Source info: o_dcache_bytes <= i_bytes;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4314
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_req
  Source info: o_dcache_req <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4315
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_op
  Source info: o_dcache_op <= 1'b1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4316
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_addr
  Source info: o_dcache_addr <= i_addr;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4317
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_bytes
  Source info: o_dcache_bytes <= i_bytes;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4318
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_wdata
  Source info: o_dcache_wdata <= i_wdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4327
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_dcache_req
  Source info: o_dcache_req <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4329
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_rdata
  Source info: o_rdata <= i_dcache_rdata;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4480
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_cachesync_req
  Source info: o_cachesync_req <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 4484
  Net type cannot be used on the left side of this assignment.
  The offending expression is : o_cachesync_req
  Source info: o_cachesync_req <= 0;


Error-[TCF-ETNA] Expression type not allowed
../cpu/ysyx_210544.v, 4875
"regs_diff"
  Type checking failed : Memory is not allowed in concatenations.


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 474
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_valid_o
  Source info: axi_w_valid_o <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 479
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[63:0] << axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 480
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_valid_o
  Source info: axi_w_valid_o <= 1;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 484
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_valid_o
  Source info: axi_w_valid_o <= 0;


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((0 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((1 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((2 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((3 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((4 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((5 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Error-[IBLHS-NT] Illegal behavioral left hand side
../cpu/ysyx_210544.v, 525
  Net type cannot be used on the left side of this assignment.
  The offending expression is : axi_w_data_o
  Source info: axi_w_data_o <= (user_wdata_i[((6 + 1) * 64)+:64] << 
  axi_addr_offset_bits);


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2023
  Second declaration for identifier 'sync_dcache_rreq' ignored
  Identifier 'sync_dcache_rreq' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1980]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2024
  Second declaration for identifier 'sync_dcache_rack' ignored
  Identifier 'sync_dcache_rack' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1981]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2025
  Second declaration for identifier 'sync_dcache_rpackreq' ignored
  Identifier 'sync_dcache_rpackreq' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1983]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2026
  Second declaration for identifier 'sync_dcache_rpackack' ignored
  Identifier 'sync_dcache_rpackack' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1982]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2027
  Second declaration for identifier 'sync_dcache_wack' ignored
  Identifier 'sync_dcache_wack' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1985]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2028
  Second declaration for identifier 'sync_dcache_rwayid' ignored
  Identifier 'sync_dcache_rwayid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1986]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2029
  Second declaration for identifier 'sync_dcache_rblkid' ignored
  Identifier 'sync_dcache_rblkid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1987]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2030
  Second declaration for identifier 'sync_dcache_rinfo' ignored
  Identifier 'sync_dcache_rinfo' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1988]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2031
  Second declaration for identifier 'sync_dcache_rdata' ignored
  Identifier 'sync_dcache_rdata' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1989]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2033
  Second declaration for identifier 'sync_icache_rack' ignored
  Identifier 'sync_icache_rack' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1932]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2034
  Second declaration for identifier 'sync_icache_rpackreq' ignored
  Identifier 'sync_icache_rpackreq' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1934]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2035
  Second declaration for identifier 'sync_icache_wreq' ignored
  Identifier 'sync_icache_wreq' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1935]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2036
  Second declaration for identifier 'sync_icache_wack' ignored
  Identifier 'sync_icache_wack' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1936]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2037
  Second declaration for identifier 'sync_icache_rwayid' ignored
  Identifier 'sync_icache_rwayid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1937]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2038
  Second declaration for identifier 'sync_icache_rblkid' ignored
  Identifier 'sync_icache_rblkid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1938]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2039
  Second declaration for identifier 'sync_icache_rinfo' ignored
  Identifier 'sync_icache_rinfo' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1939]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2040
  Second declaration for identifier 'sync_icache_rdata' ignored
  Identifier 'sync_icache_rdata' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1940]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2041
  Second declaration for identifier 'sync_icache_wwayid' ignored
  Identifier 'sync_icache_wwayid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1941]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2042
  Second declaration for identifier 'sync_icache_wblkid' ignored
  Identifier 'sync_icache_wblkid' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1942]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2043
  Second declaration for identifier 'sync_icache_winfo' ignored
  Identifier 'sync_icache_winfo' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1943]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 2044
  Second declaration for identifier 'sync_icache_wdata' ignored
  Identifier 'sync_icache_wdata' previously declared as wire. 
  [../cpu/ysyx_210544.v, 1944]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 3996
  Second declaration for identifier 'rdata_mem' ignored
  Identifier 'rdata_mem' previously declared as wire. [../cpu/ysyx_210544.v, 
  3975]


Warning-[IPDW] Identifier previously declared
../cpu/ysyx_210544.v, 4967
  Second declaration for identifier 'o_ex_csr_wen' ignored
  Identifier 'o_ex_csr_wen' previously declared as wire. 
  [../cpu/ysyx_210544.v, 4966]


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 64-bit port 
  "i_cache_core_wdata" of module "ysyx_210544_cache_core", instance "ICache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 3-bit port 
  "i_cache_core_bytes" of module "ysyx_210544_cache_core", instance "ICache".
  Expression: 3
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_core_req" of module "ysyx_210544_cache_core", instance "ICache".
  Expression: (ch_icache ? i_icache_req : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_core_sync_rreq" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_core_sync_rpackack" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 2-bit port 
  "o_cache_core_sync_rwayid" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_rwayid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 4-bit port 
  "o_cache_core_sync_rblkid" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_rblkid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 26-bit port 
  "o_cache_core_sync_rinfo" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_rinfo
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 512-bit port 
  "o_cache_core_sync_rdata" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_rdata
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 2-bit port 
  "i_cache_core_sync_wwayid" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_wwayid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 4-bit port 
  "i_cache_core_sync_wblkid" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_wblkid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 26-bit port 
  "i_cache_core_sync_winfo" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_winfo
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 1-bit expression is connected to 512-bit port 
  "i_cache_core_sync_wdata" of module "ysyx_210544_cache_core", instance 
  "ICache".
  Expression: sync_icache_wdata
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1919
"ysyx_210544_cache_core ICache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_icache_addr),  .i_cache_core_wdata (0),  .i_cache_core_bytes (3),  .i_cache_core_op (1'b0),  .i_cache_core_req ((ch_icache ? i_icache_req : 0)),  .o_cache_core_rdata (icache_rdata),  .o_cache_core_ack (icache_ack),  .i_cache_core_sync_rreq (0),  .o_cache_core_sync_rack (sync_icache_rack),  .i_cache_core_sync_rpackack (0),  .o_cache_core_sync_rpackreq (sync_icache_rpackreq),  .i_cache_core_sync_wreq (sync_icache_wreq),  .o_cache_core_sync_wack (sync_icache_wack),  .o_cache_core_sync_rwayid (sync_icache_rwayid),  .o_cache_core_sync_rblkid (sync_icache_rblkid),  .o_cache_core_sync_rinfo (sync_icache_rinfo),  .o_cache_core_sync_rdata (sync_icache_rdata),  .i_cache_core_sync_wwayi ... "
  The following 32-bit expression is connected to 1-bit port "i_axi_io_ready" 
  of module "ysyx_210544_cache_core", instance "ICache".
  Expression: (ch_icache ? i_axi_io_ready : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_core_req" of module "ysyx_210544_cache_core", instance "DCache".
  Expression: (ch_dcache ? i_dcache_req : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_core_sync_wreq" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 1-bit expression is connected to 2-bit port 
  "o_cache_core_sync_rwayid" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: sync_dcache_rwayid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 1-bit expression is connected to 4-bit port 
  "o_cache_core_sync_rblkid" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: sync_dcache_rblkid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 1-bit expression is connected to 26-bit port 
  "o_cache_core_sync_rinfo" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: sync_dcache_rinfo
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 1-bit expression is connected to 512-bit port 
  "o_cache_core_sync_rdata" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: sync_dcache_rdata
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 2-bit port 
  "i_cache_core_sync_wwayid" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 4-bit port 
  "i_cache_core_sync_wblkid" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 26-bit port 
  "i_cache_core_sync_winfo" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 512-bit port 
  "i_cache_core_sync_wdata" of module "ysyx_210544_cache_core", instance 
  "DCache".
  Expression: 0
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 1969
"ysyx_210544_cache_core DCache( .clk (clk),  .rst (rst),  .i_cache_core_addr (i_dcache_addr),  .i_cache_core_wdata (i_dcache_wdata),  .i_cache_core_bytes (i_dcache_bytes),  .i_cache_core_op (i_dcache_op),  .i_cache_core_req ((ch_dcache ? i_dcache_req : 0)),  .o_cache_core_rdata (dcache_rdata),  .o_cache_core_ack (dcache_ack),  .i_cache_core_sync_rreq (sync_dcache_rreq),  .o_cache_core_sync_rack (sync_dcache_rack),  .i_cache_core_sync_rpackack (sync_dcache_rpackack),  .o_cache_core_sync_rpackreq (sync_dcache_rpackreq),  .i_cache_core_sync_wreq (0),  .o_cache_core_sync_wack (sync_dcache_wack),  .o_cache_core_sync_rwayid (sync_dcache_rwayid),  .o_cache_core_sync_rblkid (sync_dcache_rblkid),  .o_cache_core_sync_rinfo (sync_dcache_rinfo),  .o_cache_core_sync_ ... "
  The following 32-bit expression is connected to 1-bit port "i_axi_io_ready" 
  of module "ysyx_210544_cache_core", instance "DCache".
  Expression: (ch_dcache ? i_axi_io_ready : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1434
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2047
"ysyx_210544_cache_nocache NoCache( .clk (clk),  .rst (rst),  .i_cache_nocache_addr (nocache_addr),  .i_cache_nocache_wdata (nocache_wdata),  .i_cache_nocache_bytes (nocache_bytes),  .i_cache_nocache_op (nocache_op),  .i_cache_nocache_req ((ch_nocache ? nocache_req : 0)),  .o_cache_nocache_rdata (nocache_rdata),  .o_cache_nocache_ack (nocache_ack),  .i_axi_io_ready ((ch_nocache ? i_axi_io_ready : 0)),  .i_axi_io_rdata ((ch_nocache ? i_axi_io_rdata : 0)),  .o_axi_io_op (nocache_axi_io_op),  .o_axi_io_valid (nocache_axi_io_valid),  .o_axi_io_wdata (nocache_axi_io_wdata),  .o_axi_io_addr (nocache_axi_io_addr),  .o_axi_io_size (nocache_axi_io_size),  .o_axi_io_blks (nocache_axi_io_blks));"
  The following 32-bit expression is connected to 1-bit port 
  "i_cache_nocache_req" of module "ysyx_210544_cache_nocache", instance 
  "NoCache".
  Expression: (ch_nocache ? nocache_req : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1617
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2047
"ysyx_210544_cache_nocache NoCache( .clk (clk),  .rst (rst),  .i_cache_nocache_addr (nocache_addr),  .i_cache_nocache_wdata (nocache_wdata),  .i_cache_nocache_bytes (nocache_bytes),  .i_cache_nocache_op (nocache_op),  .i_cache_nocache_req ((ch_nocache ? nocache_req : 0)),  .o_cache_nocache_rdata (nocache_rdata),  .o_cache_nocache_ack (nocache_ack),  .i_axi_io_ready ((ch_nocache ? i_axi_io_ready : 0)),  .i_axi_io_rdata ((ch_nocache ? i_axi_io_rdata : 0)),  .o_axi_io_op (nocache_axi_io_op),  .o_axi_io_valid (nocache_axi_io_valid),  .o_axi_io_wdata (nocache_axi_io_wdata),  .o_axi_io_addr (nocache_axi_io_addr),  .o_axi_io_size (nocache_axi_io_size),  .o_axi_io_blks (nocache_axi_io_blks));"
  The following 32-bit expression is connected to 1-bit port "i_axi_io_ready" 
  of module "ysyx_210544_cache_nocache", instance "NoCache".
  Expression: (ch_nocache ? i_axi_io_ready : 0)
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1617
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 2-bit port 
  "i_sync_dcache_rwayid" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_dcache_rwayid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 4-bit port 
  "i_sync_dcache_rblkid" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_dcache_rblkid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 26-bit port 
  "i_sync_dcache_rinfo" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_dcache_rinfo
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 512-bit port 
  "i_sync_dcache_rdata" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_dcache_rdata
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 2-bit port 
  "o_sync_icache_wwayid" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_icache_wwayid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 4-bit port 
  "o_sync_icache_wblkid" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_icache_wblkid
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 26-bit port 
  "o_sync_icache_winfo" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_icache_winfo
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210544.v, 2070
"ysyx_210544_cache_sync Cache_sync( .clk (clk),  .rst (rst),  .i_fencei_req (i_fencei_req),  .o_fencei_ack (o_fencei_ack),  .o_sync_dcache_rreq (sync_dcache_rreq),  .i_sync_dcache_rack (sync_dcache_rack),  .o_sync_dcache_rpackack (sync_dcache_rpackack),  .i_sync_dcache_rpackreq (sync_dcache_rpackreq),  .i_sync_dcache_rwayid (sync_dcache_rwayid),  .i_sync_dcache_rblkid (sync_dcache_rblkid),  .i_sync_dcache_rinfo (sync_dcache_rinfo),  .i_sync_dcache_rdata (sync_dcache_rdata),  .o_sync_icache_wreq (sync_icache_wreq),  .i_sync_icache_wack (sync_icache_wack),  .o_sync_icache_wwayid (sync_icache_wwayid),  .o_sync_icache_wblkid (sync_icache_wblkid),  .o_sync_icache_winfo (sync_icache_winfo),  .o_sync_icache_wdata (sync_icache_wdata));"
  The following 1-bit expression is connected to 512-bit port 
  "o_sync_icache_wdata" of module "ysyx_210544_cache_sync", instance 
  "Cache_sync".
  Expression: sync_icache_wdata
  Instantiated module defined at: "../cpu/ysyx_210544.v", 1711
  Use +lint=PCWM for more details.


