

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Tue Oct 18 21:15:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      291|      291|  2.910 us|  2.910 us|  291|  291|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |      289|      289|         3|          1|          1|   288|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      44|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|     1028|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1028|     112|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_124_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_118_p2               |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln23_fu_134_p2               |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          26|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_143_phi_fu_95_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_17              |   9|          2|    9|         18|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |i_fu_64                            |   9|          2|    9|         18|
    |shiftreg14_fu_60                   |   9|          2|  480|        960|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15| 1013|       2538|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_219            |  512|   0|  512|          0|
    |i_17_reg_206                      |    9|   0|    9|          0|
    |i_17_reg_206_pp0_iter1_reg        |    9|   0|    9|          0|
    |i_fu_64                           |    9|   0|    9|          0|
    |icmp_ln22_reg_211                 |    1|   0|    1|          0|
    |icmp_ln22_reg_211_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln23_reg_215                 |    1|   0|    1|          0|
    |icmp_ln23_reg_215_pp0_iter1_reg   |    1|   0|    1|          0|
    |shiftreg14_fu_60                  |  480|   0|  480|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1028|   0| 1028|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_22_1|  return value|
|m_axi_gmem_AWVALID          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR           |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID             |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN            |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE           |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST          |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK           |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE          |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT           |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS            |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION         |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY           |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA            |  out|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB            |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST            |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID              |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER            |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR           |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID             |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN            |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE           |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST          |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK           |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE          |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT           |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS            |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION         |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID           |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA            |   in|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST            |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID              |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM         |   in|    9|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER            |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP            |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID           |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP            |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID              |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER            |   in|    1|       m_axi|                                             gmem|       pointer|
|sext_ln22                   |   in|   58|     ap_none|                                        sext_ln22|        scalar|
|conv2d_32_weights_address0  |  out|    9|   ap_memory|                                conv2d_32_weights|         array|
|conv2d_32_weights_ce0       |  out|    1|   ap_memory|                                conv2d_32_weights|         array|
|conv2d_32_weights_we0       |  out|    1|   ap_memory|                                conv2d_32_weights|         array|
|conv2d_32_weights_d0        |  out|   32|   ap_memory|                                conv2d_32_weights|         array|
+----------------------------+-----+-----+------------+-------------------------------------------------+--------------+

