// Seed: 2217506667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5 = id_3;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd42
) (
    input tri1 _id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    output supply1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14
    , id_17,
    output supply1 id_15
);
  logic [-1 'h0 : id_0] id_18;
  wire [-1 : ""] id_19;
  assign id_4 = id_14 || 1 || id_18 || -1;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_19
  );
endmodule
