{"Source Block": ["oh/elink/hdl/etx_io.v@64:74@HdlIdDef", "   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n`define CYCLE1  3'b001\n`define CYCLE2  3'b010\n`define CYCLE3  3'b011\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@62:72", "   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n`define CYCLE1  3'b001\n"], ["oh/elink/hdl/etx_io.v@63:73", "   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n`define CYCLE1  3'b001\n`define CYCLE2  3'b010\n"]], "Diff Content": {"Delete": [[69, "   wire \t  firstedge;\n"]], "Add": [[69, "   wire [7:0] \t  txo_data_ddr;\n"]]}}