# VerilogHDL-Divide_by_3
Realizations of 3-divider implemented by behavioral, structural and sequential models using Verilog.
