{'crc16': {'CDeps': [[[], ['crc16_clr'], ['crc16_add']], [[], ['crc16_clr']]],
           'CLines': [[None, '924:C', '926:C'], [None, '924:C']],
           'Clocked': True,
           'DDeps': [['crc16_next'], []],
           'DLines': ['926:D', '924:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2ade0d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2ae5e10>]},
 'crc16_add': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['zero_length_r',
                          'send_data_r',
                          'send_data_r2',
                          'rd_next',
                          'crc_sel1']],
               'DLines': ['921:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ae5ad0>]},
 'crc16_clr': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['send_data', 'send_data_r']],
               'DLines': ['919:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ae5650>]},
 'crc16_rev': {'CDeps': [[],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         [],
                         []],
               'CLines': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
               'Clocked': False,
               'DDeps': [['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16'],
                         ['crc16']],
               'DLines': ['937:D',
                          '938:D',
                          '939:D',
                          '940:D',
                          '941:D',
                          '942:D',
                          '943:D',
                          '944:D',
                          '945:D',
                          '946:D',
                          '947:D',
                          '948:D',
                          '949:D',
                          '950:D',
                          '951:D',
                          '952:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2adead0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2aded50>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adefd0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adf290>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adf510>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adf790>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adfa10>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adfc90>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2adff10>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae81d0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae8450>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae86d0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae8950>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae8bd0>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2ae8e50>,
                               <pyverilog.vparser.ast.Assign object at 0x7f55b2aef110>]},
 'crc_sel1': {'CDeps': [[[]],
                        [[], [], ['state'], [], [], ['tx_ready']],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[], [], ['state'], []],
                        [[]],
                        [[]],
                        [[],
                         [],
                         ['state'],
                         [],
                         [],
                         ['send_data', 'tx_ready', 'tx_valid_r']],
                        [[]],
                        [[]]],
              'CLines': [[None],
                         [None, None, '976:C', None, None, '1017:C'],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None, None, '976:C', None],
                         [None],
                         [None],
                         [None, None, '976:C', None, None, '999:C'],
                         [None],
                         [None]],
              'Clocked': False,
              'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
              'DLines': ['974:D',
                         '1026:D',
                         '974:D',
                         '974:D',
                         '974:D',
                         '974:D',
                         '1008:D',
                         '974:D',
                         '974:D',
                         '1002:D',
                         '974:D',
                         '974:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284ca10>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842a90>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28427d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873090>]},
 'crc_sel2': {'CDeps': [[[]],
                        [[]],
                        [[], [], ['state'], [], [], ['tx_ready']],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[]],
                        [[], [], ['state'], []],
                        [[]],
                        [[], [], ['state'], []]],
              'CLines': [[None],
                         [None],
                         [None, None, '976:C', None, None, '1017:C'],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None],
                         [None, None, '976:C', None],
                         [None],
                         [None, None, '976:C', None]],
              'Clocked': False,
              'DDeps': [[], [], [], [], [], [], [], [], [], [], [], []],
              'DLines': ['975:D',
                         '975:D',
                         '1020:D',
                         '975:D',
                         '975:D',
                         '975:D',
                         '975:D',
                         '975:D',
                         '975:D',
                         '1033:D',
                         '975:D',
                         '1033:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c5d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284ccd0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28731d0>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284ccd0>]},
 'data_pid': {'CDeps': [[[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []],
                        [[], ['data_pid_sel'], []]],
              'CLines': [[None, '878:C', None],
                         [None, '878:C', None],
                         [None, '878:C', None],
                         [None, '878:C', None]],
              'Clocked': False,
              'DDeps': [[], [], [], []],
              'DLines': ['880:D', '882:D', '879:D', '881:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27ee810>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27eed50>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27ee510>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27eea90>]},
 'dsel': {'CDeps': [[[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_zero_length_r', 'send_data']],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_zero_length_r', 'send_data'],
                     ['send_data']],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[]],
                    [[],
                     [],
                     ['state'],
                     [],
                     [],
                     ['send_data', 'tx_ready', 'tx_valid_r']],
                    [[]],
                    [[], [], ['state'], []],
                    [[]],
                    [[], [], ['state'], []]],
          'CLines': [[None],
                     [None, None, '976:C', None],
                     [None],
                     [None, None, '976:C', None],
                     [None],
                     [None, None, '976:C', None, None, '979:C'],
                     [None],
                     [None, None, '976:C', None, None, '979:C', '986:C'],
                     [None],
                     [None, None, '976:C', None],
                     [None],
                     [None],
                     [None, None, '976:C', None, None, '999:C'],
                     [None],
                     [None, None, '976:C', None],
                     [None],
                     [None, None, '976:C', None]],
          'Clocked': False,
          'DDeps': [[],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    [],
                    []],
          'DLines': ['971:D',
                     '1015:D',
                     '971:D',
                     '1015:D',
                     '971:D',
                     '983:D',
                     '971:D',
                     '990:D',
                     '971:D',
                     '1009:D',
                     '971:D',
                     '971:D',
                     '1001:D',
                     '971:D',
                     '1032:D',
                     '971:D',
                     '1032:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c090>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c090>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873990>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873ed0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842bd0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842690>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284cb50>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefc90>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284cb50>]},
 'last': {'CDeps': [[[]],
                    [[]],
                    [[], [], ['state'], [], [], ['tx_ready']],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[]],
                    [[], [], ['state'], [], [], ['tx_ready']]],
          'CLines': [[None],
                     [None],
                     [None, None, '976:C', None, None, '1017:C'],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None],
                     [None, None, '976:C', None, None, '1034:C']],
          'Clocked': False,
          'DDeps': [[], [], [], [], [], [], [], [], [], [], []],
          'DLines': ['973:D',
                     '973:D',
                     '1019:D',
                     '973:D',
                     '973:D',
                     '973:D',
                     '973:D',
                     '973:D',
                     '973:D',
                     '973:D',
                     '1040:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c490>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aeff10>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284f150>]},
 'next_state': {'CDeps': [[[]],
                          [[]],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data'],
                           ['send_data']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_data', 'tx_ready', 'tx_valid_r']],
                          [[]],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]]],
                'CLines': [[None],
                           [None],
                           [None, None, '976:C', None, None, '1017:C'],
                           [None],
                           [None, None, '976:C', None, None, '979:C'],
                           [None],
                           [None,
                            None,
                            '976:C',
                            None,
                            None,
                            '979:C',
                            '986:C'],
                           [None],
                           [None, None, '976:C', None],
                           [None],
                           [None],
                           [None, None, '976:C', None, None, '999:C'],
                           [None],
                           [None, None, '976:C', None, None, '1034:C'],
                           [None]],
                'Clocked': False,
                'DDeps': [['state'],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state'],
                          ['state'],
                          [],
                          ['state'],
                          [],
                          ['state']],
                'DLines': ['969:D',
                           '969:D',
                           '1021:D',
                           '969:D',
                           '982:D',
                           '969:D',
                           '989:D',
                           '969:D',
                           '1011:D',
                           '969:D',
                           '969:D',
                           '1003:D',
                           '969:D',
                           '1036:D',
                           '969:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c710>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873850>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873d90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842e50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842910>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284cf50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefa10>]},
 'rd_next': {'CDeps': [[[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[]],
                       [[],
                        [],
                        ['state'],
                        [],
                        [],
                        ['tx_ready', 'tx_valid_r']],
                       [[]],
                       [[]],
                       [[]]],
             'CLines': [[None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None],
                        [None, None, '976:C', None, None, '995:C'],
                        [None],
                        [None],
                        [None]],
             'Clocked': False,
             'DDeps': [[], [], [], [], [], [], [], [], [], []],
             'DLines': ['972:D',
                        '972:D',
                        '972:D',
                        '972:D',
                        '972:D',
                        '972:D',
                        '996:D',
                        '972:D',
                        '972:D',
                        '972:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28421d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefdd0>]},
 'send_data_r': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['send_data']],
                 'DLines': ['914:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2ae5150>]},
 'send_data_r2': {'CDeps': [[[]]],
                  'CLines': [[None]],
                  'Clocked': True,
                  'DDeps': [['send_data_r']],
                  'DLines': ['917:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2ae5410>]},
 'send_token_r': {'CDeps': [[[], ['rst'], ['send_token'], ['tx_ready']],
                            [[], ['rst'], ['send_token']],
                            [[], ['rst']]],
                  'CLines': [[None, '862:C', '864:C', '866:C'],
                             [None, '862:C', '864:C'],
                             [None, '862:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['866:D', '864:D', '862:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27b53d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27b5110>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9e10>]},
 'send_zero_length_r': {'CDeps': [[[]]],
                        'CLines': [[None]],
                        'Clocked': True,
                        'DDeps': [['send_zero_length']],
                        'DLines': ['838:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2c05d50>]},
 'state': {'CDeps': [[[], ['rst']], [[], ['rst']]],
           'CLines': [[None, '964:C'], [None, '964:C']],
           'Clocked': True,
           'DDeps': [[], ['next_state']],
           'DLines': ['964:D', '965:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2aef450>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2aef5d0>]},
 'token_pid': {'CDeps': [[[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []],
                         [[], ['token_pid_sel'], []]],
               'CLines': [[None, '870:C', None],
                          [None, '870:C', None],
                          [None, '870:C', None],
                          [None, '870:C', None]],
               'Clocked': False,
               'DDeps': [[], [], [], []],
               'DLines': ['871:D', '872:D', '873:D', '874:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27b5790>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27b5a90>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27b5d10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27b5fd0>]},
 'tx_data': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['tx_data_d']],
             'DLines': ['901:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ad6450>]},
 'tx_data_d': {'CDeps': [[[], ['send_token', 'send_token_r']],
                         [[], ['send_token', 'send_token_r']]],
               'CLines': [[None, '888:C'], [None, '888:C']],
               'Clocked': False,
               'DDeps': [['token_pid'], ['tx_data_data']],
               'DLines': ['888:D', '889:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27d4310>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27d44d0>]},
 'tx_data_data': {'CDeps': [[[], ['dsel']], [[], ['dsel']]],
                  'CLines': [[None, '892:C'], [None, '892:C']],
                  'Clocked': False,
                  'DDeps': [['tx_data_st'], ['tx_spec_data']],
                  'DLines': ['893:D', '892:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27d4ad0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b27d4910>]},
 'tx_first': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['send_token', 'send_data', 'tx_first_r']],
              'DLines': ['910:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ad6e10>]},
 'tx_first_r': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['send_token', 'send_data']],
                'DLines': ['908:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b2ad6c10>]},
 'tx_spec_data': {'CDeps': [[[], ['crc_sel1', 'crc_sel2'], ['crc_sel1']],
                            [[], ['crc_sel1', 'crc_sel2'], ['crc_sel1']],
                            [[], ['crc_sel1', 'crc_sel2']]],
                  'CLines': [[None, '896:C', '898:C'],
                             [None, '896:C', '898:C'],
                             [None, '896:C']],
                  'Clocked': False,
                  'DDeps': [['crc16_rev'], ['crc16_rev'], ['data_pid']],
                  'DLines': ['898:D', '899:D', '896:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2ad6390>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2ad6610>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2ad6050>]},
 'tx_valid': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['tx_valid_d']],
              'DLines': ['905:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ad6990>]},
 'tx_valid_d': {'CDeps': [[[]],
                          [[], [], ['state'], []],
                          [[], [], ['state'], [], [], ['tx_ready']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data']],
                          [[]],
                          [[],
                           [],
                           ['state'],
                           [],
                           [],
                           ['send_zero_length_r', 'send_data'],
                           ['send_data']],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[], [], ['state'], []],
                          [[]],
                          [[]]],
                'CLines': [[None],
                           [None, None, '976:C', None],
                           [None, None, '976:C', None, None, '1017:C'],
                           [None],
                           [None, None, '976:C', None],
                           [None],
                           [None, None, '976:C', None, None, '979:C'],
                           [None],
                           [None,
                            None,
                            '976:C',
                            None,
                            None,
                            '979:C',
                            '986:C'],
                           [None],
                           [None, None, '976:C', None],
                           [None],
                           [None, None, '976:C', None],
                           [None],
                           [None, None, '976:C', None],
                           [None],
                           [None]],
                'Clocked': False,
                'DDeps': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
                'DLines': ['970:D',
                           '1016:D',
                           '1025:D',
                           '970:D',
                           '1016:D',
                           '970:D',
                           '981:D',
                           '970:D',
                           '988:D',
                           '970:D',
                           '1010:D',
                           '970:D',
                           '998:D',
                           '970:D',
                           '998:D',
                           '970:D',
                           '970:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c210>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c8d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b284c210>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28736d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2873c50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2842d10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28422d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b28422d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55b2aefb50>]},
 'tx_valid_last': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['send_token', 'last']],
                   'DLines': ['904:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f55b2ad6850>]},
 'tx_valid_r': {'CDeps': [[[]]],
                'CLines': [[None]],
                'Clocked': True,
                'DDeps': [['tx_valid_r1']],
                'DLines': ['855:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9a10>]},
 'tx_valid_r1': {'CDeps': [[[]]],
                 'CLines': [[None]],
                 'Clocked': True,
                 'DDeps': [['tx_valid']],
                 'DLines': ['852:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9790>]},
 'zero_length_r': {'CDeps': [[[], ['rst'], ['last']],
                             [[], ['rst'], ['last'], ['crc16_clr']],
                             [[], ['rst']]],
                   'CLines': [[None, '845:C', '847:C'],
                              [None, '845:C', '847:C', '849:C'],
                              [None, '845:C']],
                   'Clocked': True,
                   'DDeps': [[], ['send_zero_length_r'], []],
                   'DLines': ['847:D', '849:D', '845:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9410>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9710>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f55b27c9150>]}}
