static inline void F_1 ( T_1 V_1 )\r\n{\r\nunsigned int V_2 = ( unsigned int ) & V_3 [ 0 ] ;\r\nunsigned int V_4 = sizeof( V_3 ) ;\r\nunsigned int V_5 = 0 ;\r\nunsigned int V_6 = 0x40 ;\r\nF_2 ( V_7 , V_2 ) ;\r\nF_2 ( V_8 , V_1 . V_9 [ 0 ] ) ;\r\nF_2 ( V_10 , V_1 . V_9 [ 1 ] ) ;\r\nF_2 ( V_11 , V_4 ) ;\r\nF_2 ( V_12 , V_5 ) ;\r\nF_2 ( V_13 , V_6 ) ;\r\n}\r\nstatic inline void F_3 ( T_1 V_1 )\r\n{\r\nunsigned int V_2 = 16384 ;\r\nunsigned int V_14 = ( unsigned int ) & V_15 [ 0 ] ;\r\nunsigned int V_4 = sizeof( V_15 ) ;\r\nunsigned int V_5 = 0 ;\r\nunsigned int V_6 = 0x44 ;\r\nF_2 ( V_7 , V_2 ) ;\r\nF_2 ( V_8 , V_1 . V_9 [ 0 ] ) ;\r\nF_2 ( V_10 , V_14 ) ;\r\nF_2 ( V_11 , V_4 ) ;\r\nF_2 ( V_12 , V_5 ) ;\r\nF_2 ( V_13 , V_6 ) ;\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_17 ;\r\nunsigned int V_18 ;\r\nV_16 = F_5 ( V_19 ) ;\r\nV_17 = V_3 [ V_16 ] . V_20 [ 0 ] & V_21 ;\r\nif ( V_17 ) {\r\nV_16 = F_5 ( V_18 ) ;\r\nV_18 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_22 , V_18 ) ;\r\n}\r\n}\r\nstatic inline void F_6 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_23 ;\r\nV_16 = F_5 ( V_24 ) ;\r\nV_23 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_25 , V_23 ) ;\r\n}\r\nstatic inline void F_7 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_23 ;\r\nV_16 = F_5 ( V_26 ) ;\r\nV_23 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_27 , V_23 ) ;\r\n}\r\nstatic inline void F_8 ( void )\r\n{\r\nunsigned int V_16 ;\r\nT_2 unsigned int V_28 ;\r\nV_16 = F_5 ( V_28 ) ;\r\nV_28 = V_3 [ V_16 ] . V_29 ;\r\nF_9 ( V_28 ) ;\r\n}\r\nstatic inline void F_10 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_30 ;\r\nV_16 = F_5 ( V_30 ) ;\r\nV_30 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_31 , V_30 ) ;\r\n}\r\nstatic inline void F_11 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_32 ;\r\nV_16 = F_5 ( V_32 ) ;\r\nV_32 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_33 , V_32 ) ;\r\n}\r\nstatic inline void F_12 ( void )\r\n{\r\nunsigned int V_16 ;\r\nunsigned int V_34 ;\r\nV_16 = F_5 ( V_34 ) ;\r\nV_34 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nF_2 ( V_35 , V_34 ) ;\r\n}\r\nstatic inline void F_13 ( void )\r\n{\r\nextern void V_36 ( void ) ;\r\nunsigned int * V_37 = ( unsigned int * ) V_36 ;\r\nunsigned int V_16 ;\r\nunsigned int V_38 ;\r\nunsigned int V_39 ;\r\nV_16 = F_5 ( V_38 ) ;\r\nV_38 = V_3 [ V_16 ] . V_20 [ 0 ] ;\r\nV_39 = V_3 [ V_16 ] . V_20 [ 1 ] ;\r\nswitch ( V_38 ) {\r\ncase V_40 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_42 ;\r\nV_37 [ 2 ] = V_43 | V_39 ;\r\nbreak;\r\ncase V_44 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_45 ;\r\nV_37 [ 2 ] = V_43 | V_39 ;\r\nbreak;\r\ncase V_46 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_43 | V_39 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ncase V_49 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_42 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ncase V_50 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_42 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ncase V_51 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_47 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ncase V_52 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_45 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ncase V_53 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_43 | V_39 ;\r\nbreak;\r\ncase V_54 :\r\nV_37 [ 0 ] = V_41 ;\r\nV_37 [ 1 ] = V_47 ;\r\nV_37 [ 2 ] = V_47 ;\r\nV_37 [ 3 ] = V_48 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nF_14 () ;\r\n}\r\nint main ()\r\n{\r\nT_1 V_1 ;\r\nV_1 . V_9 [ 0 ] = F_15 ( V_55 ) ;\r\nV_1 . V_9 [ 1 ] = F_15 ( V_56 ) ;\r\nF_1 ( V_1 ) ;\r\nF_16 () ;\r\nF_17 () ;\r\nF_18 ( V_1 ) ;\r\nF_3 ( V_1 ) ;\r\nF_19 ( V_1 ) ;\r\nF_20 () ;\r\nF_21 () ;\r\nF_4 () ;\r\nF_22 () ;\r\nF_6 () ;\r\nF_7 () ;\r\nF_8 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_12 () ;\r\nF_13 () ;\r\nreturn 0 ;\r\n}
