<div id="pf17a" class="pf w0 h0" data-page-no="17a"><div class="pc pc17a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg17a.png"/><div class="t m0 x127 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MCG_C6 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">any Stop mode. Otherwise, a reset request may occur while in Stop mode. CME0 should also be set to a</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">logic 0 before entering VLPR or VLPW power modes if the MCG is in BLPE mode.</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>External clock monitor is disabled for OSC0.</div><div class="t m0 x83 h7 y13da ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>External clock monitor is enabled for OSC0.</div><div class="t m0 x1 h7 y1121 ff2 fs4 fc0 sc0 ls0">4â€“0</div><div class="t m0 x34 h7 y1742 ff2 fs4 fc0 sc0 ls0">VDIV0</div><div class="t m0 x83 h7 y1121 ff2 fs4 fc0 sc0 ls0 ws0">VCO 0 Divider</div><div class="t m0 x83 h7 y21a3 ff2 fs4 fc0 sc0 ls0 ws0">Selects the amount to divide the VCO output of the PLL. The VDIV 0 bits establish the multiplication factor</div><div class="t m0 x83 h7 yf8d ff2 fs4 fc0 sc0 ls0 ws0">(M) applied to the reference clock frequency. After the PLL is enabled (by setting either PLLCLKEN 0 or</div><div class="t m0 x83 h7 y11d2 ff2 fs4 fc0 sc0 ls0 ws0">PLLS), the VDIV 0 value must not be changed when LOCK 0 is zero.</div><div class="t m0 xb0 h9 y21a4 ff1 fs2 fc0 sc0 ls0 ws0">Table 24-9.<span class="_ _1a"> </span>PLL VCO Divide Factor</div><div class="t m0 xa1 h7 y13e2 ff2 fs4 fc0 sc0 ls0 ws0">VDIV 0<span class="_ _196"> </span>Multiply</div><div class="t m0 x4 h7 y13e3 ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x12 h7 y13e2 ff2 fs4 fc0 sc0 ls0 ws0">VDIV 0<span class="_ _196"> </span>Multiply</div><div class="t m0 x14 h7 y13e3 ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x78 h7 y13e2 ff2 fs4 fc0 sc0 ls0 ws0">VDIV 0<span class="_ _196"> </span>Multiply</div><div class="t m0 x14f h7 y13e3 ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 x141 h7 y13e2 ff2 fs4 fc0 sc0 ls0 ws0">VDIV 0<span class="_ _196"> </span>Multiply</div><div class="t m0 x12e h7 y13e3 ff2 fs4 fc0 sc0 ls0">Factor</div><div class="t m0 xa1 h7 y13e4 ff2 fs4 fc0 sc0 ls0 ws32e">00000 24<span class="_ _94"> </span>01000 32<span class="_ _7f"> </span>10000 40<span class="_ _94"> </span>11000 48</div><div class="t m0 xa1 h7 y170d ff2 fs4 fc0 sc0 ls0 ws32e">00001 25<span class="_ _94"> </span>01001 33<span class="_ _7f"> </span>10001 41<span class="_ _94"> </span>11001 49</div><div class="t m0 xa1 h7 y16d7 ff2 fs4 fc0 sc0 ls0 ws32e">00010 26<span class="_ _94"> </span>01010 34<span class="_ _7f"> </span>10010 42<span class="_ _94"> </span>11010 50</div><div class="t m0 xa1 h7 y21a5 ff2 fs4 fc0 sc0 ls0 ws32e">00011 27<span class="_ _94"> </span>01011 35<span class="_ _7f"> </span>10011 43<span class="_ _94"> </span>11011 51</div><div class="t m0 xa1 h7 y21a6 ff2 fs4 fc0 sc0 ls0 ws32e">00100 28<span class="_ _94"> </span>01100 36<span class="_ _7f"> </span>10100 44<span class="_ _94"> </span>11100 52</div><div class="t m0 xa1 h7 y21a7 ff2 fs4 fc0 sc0 ls0 ws32e">00101 29<span class="_ _94"> </span>01101 37<span class="_ _7f"> </span>10101 45<span class="_ _94"> </span>11101 53</div><div class="t m0 xa1 h7 y21a8 ff2 fs4 fc0 sc0 ls0 ws32e">00110 30<span class="_ _94"> </span>01110 38<span class="_ _7f"> </span>10110 46<span class="_ _94"> </span>11110 54</div><div class="t m0 xa1 h7 y21a9 ff2 fs4 fc0 sc0 ls0 ws32e">00111 31<span class="_ _94"> </span>01111 39<span class="_ _7f"> </span>10111 47<span class="_ _94"> </span>11111 55</div><div class="t m0 x9 h1b y21aa ff1 fsc fc0 sc0 ls0 ws0">24.3.7<span class="_ _b"> </span>MCG Status Register (MCG_S)</div><div class="t m0 x9 h7 y21ab ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + 6h offset = 4006_4006h</div><div class="t m0 x81 h1d y21ac ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y1fc4 ff2 fs4 fc0 sc0 ls0 ws331">Read LOLS<span class="_ _46"> </span>LOCK0<span class="_ _149"> </span>PLLST<span class="_ _3a"> </span>IREFST<span class="_ _84"> </span>CLKST<span class="_ _146"> </span>OSCINIT0<span class="_ _f3"> </span>IRCST</div><div class="t m0 x8b h7 y21ad ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y21ae ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00010000<span class="_ _19a"></span></span></div><div class="t m0 x25 h9 y21af ff1 fs2 fc0 sc0 ls0 ws0">MCG_S field descriptions</div><div class="t m0 x12c h10 y21b0 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y128d ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x3a h7 y128e ff2 fs4 fc0 sc0 ls0">LOLS</div><div class="t m0 x83 h7 y128d ff2 fs4 fc0 sc0 ls0 ws0">Loss of Lock Status</div><div class="t m0 x83 h7 y21b1 ff2 fs4 fc0 sc0 ls0 ws0">This bit is a sticky bit indicating the lock status for the PLL. LOLS is set if after acquiring lock, the PLL</div><div class="t m0 x83 h7 y21b2 ff2 fs4 fc0 sc0 ls0 ws0">output frequency has fallen outside the lock exit frequency tolerance, D <span class="fs9 ws1a4 vb">unl</span> . LOLIE determines whether an</div><div class="t m0 x83 h7 y21b3 ff2 fs4 fc0 sc0 ls0 ws0">interrupt request is made when LOLS is set. LOLRE determines whether a reset request is made when</div><div class="t m0 x83 h7 y21b4 ff2 fs4 fc0 sc0 ls0 ws0">LOLS is set. This bit is cleared by reset or by writing a logic 1 to it when set. Writing a logic 0 to this bit has</div><div class="t m0 x83 h7 y21b5 ff2 fs4 fc0 sc0 ls0 ws0">no effect.</div><div class="t m0 x1b h7 y21b6 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map/Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">378<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf17a" data-dest-detail='[378,"XYZ",null,163.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:126.494000px;bottom:246.667000px;width:23.013000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,659.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:179.245000px;bottom:246.667000px;width:29.511000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,491.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:236.244000px;bottom:246.667000px;width:27.513000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,410.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.999000px;bottom:246.667000px;width:32.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,328.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:375.497000px;bottom:246.667000px;width:29.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,221.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:453.247000px;bottom:246.667000px;width:41.508000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17b" data-dest-detail='[379,"XYZ",null,162.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:516.501000px;bottom:246.667000px;width:27.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
