---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-systemztargetmachine-cpp-/systemzpassconfig
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SystemZPassConfig` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

<a href="/docs/api/namespaces/llvm/systemz">SystemZ</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="#details">More...</a>

## Declaration

<CodeBlock>class anonymous_namespace{SystemZTargetMachine.cpp}::SystemZPassConfig</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetpassconfig">TargetPassConfig</a></>}>
Target-Independent Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options. <a href="/docs/api/classes/llvm/targetpassconfig/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a691391ff8ce9720f6336d837a939be2f">SystemZPassConfig</a> (SystemZTargetMachine &amp;TM, PassManagerBase &amp;PM)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a71b78c3bdd43cc4512ab6df70122f019">addILPOpts</a> () override</>}>
Add passes that optimize instruction level parallelism for out-of-order targets. <a href="#a71b78c3bdd43cc4512ab6df70122f019">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6af9c51262f60a40c964573cb830b293">addInstSelector</a> () override</>}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions. <a href="#a6af9c51262f60a40c964573cb830b293">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a82bc48e46fd5fd0e8ea10f606c53d612">addIRPasses</a> () override</>}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization. <a href="#a82bc48e46fd5fd0e8ea10f606c53d612">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a669a86eba8b8ea36b6884a438d09d4a1">addPostRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion. <a href="#a669a86eba8b8ea36b6884a438d09d4a1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aaaed8a18b9a4f84ccb3570af74d9058c">addPostRewrite</a> () override</>}>
Add passes to be run immediately after virtual registers are rewritten to physical registers. <a href="#aaaed8a18b9a4f84ccb3570af74d9058c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aec37fe0cba0b6b61f6d64e6cbb7a7304">addPreEmitPass</a> () override</>}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted. <a href="#aec37fe0cba0b6b61f6d64e6cbb7a7304">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abc88ad748273dde5fb776729a09178b3">addPreRegAlloc</a> () override</>}>
This method may be implemented by targets that want to run passes immediately before register allocation. <a href="#abc88ad748273dde5fb776729a09178b3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9aba6912339c79370b1d8037df0c9c6a">addPreSched2</a> () override</>}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass. <a href="#a9aba6912339c79370b1d8037df0c9c6a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/scheduledaginstrs">ScheduleDAGInstrs</a> &#42;</>}
  name={<><a href="#a77e3ce316d9615d839202f19508133fa">createPostMachineScheduler</a> (MachineSchedContext &#42;C) const override</>}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled. <a href="#a77e3ce316d9615d839202f19508133fa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/systemztargetmachine">SystemZTargetMachine</a> &amp;</>}
  name={<><a href="#ad72edd4fc67f57e6bb8efd1c06065c90">getSystemZTargetMachine</a> () const</>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

<a href="/docs/api/namespaces/llvm/systemz">SystemZ</a> Code Generator <a href="/docs/api/classes/llvm/pass">Pass</a> Configuration Options.

Definition at line 211 of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.

<SectionDefinition>

## Public Constructors

### SystemZPassConfig() {#a691391ff8ce9720f6336d837a939be2f}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;SystemZTargetMachine.cpp&#125;::SystemZPassConfig::SystemZPassConfig (<a href="/docs/api/classes/llvm/systemztargetmachine">SystemZTargetMachine</a> &amp; TM, <a href="/docs/api/classes/llvm/legacy/passmanagerbase">PassManagerBase</a> &amp; PM)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00213">213</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addILPOpts() {#a71b78c3bdd43cc4512ab6df70122f019}

<MemberDefinition
  prototype="bool SystemZPassConfig::addILPOpts ()"
  labels = {["virtual"]}>
Add passes that optimize instruction level parallelism for out-of-order targets.

These passes are run while the machine code is still in SSA form, so they can use MachineTraceMetrics to control their heuristics.

All passes added here should preserve the MachineDominatorTree, MachineLoopInfo, and MachineTraceMetrics analyses.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00229">229</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addInstSelector() {#a6af9c51262f60a40c964573cb830b293}

<MemberDefinition
  prototype="bool SystemZPassConfig::addInstSelector ()"
  labels = {["virtual"]}>
addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00228">228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addIRPasses() {#a82bc48e46fd5fd0e8ea10f606c53d612}

<MemberDefinition
  prototype="void SystemZPassConfig::addIRPasses ()"
  labels = {["virtual"]}>
Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00227">227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRegAlloc() {#a669a86eba8b8ea36b6884a438d09d4a1}

<MemberDefinition
  prototype="void SystemZPassConfig::addPostRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00232">232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addPostRewrite() {#aaaed8a18b9a4f84ccb3570af74d9058c}

<MemberDefinition
  prototype="void SystemZPassConfig::addPostRewrite ()"
  labels = {["virtual"]}>
Add passes to be run immediately after virtual registers are rewritten to physical registers.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00231">231</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addPreEmitPass() {#aec37fe0cba0b6b61f6d64e6cbb7a7304}

<MemberDefinition
  prototype="void SystemZPassConfig::addPreEmitPass ()"
  labels = {["virtual"]}>
This pass may be implemented by targets that want to run passes immediately before machine code is emitted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00234">234</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addPreRegAlloc() {#abc88ad748273dde5fb776729a09178b3}

<MemberDefinition
  prototype="void SystemZPassConfig::addPreRegAlloc ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes immediately before register allocation.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00230">230</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### addPreSched2() {#a9aba6912339c79370b1d8037df0c9c6a}

<MemberDefinition
  prototype="void SystemZPassConfig::addPreSched2 ()"
  labels = {["virtual"]}>
This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00233">233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### createPostMachineScheduler() {#a77e3ce316d9615d839202f19508133fa}

<MemberDefinition
  prototype={<>ScheduleDAGInstrs &#42; anonymous&#95;namespace&#123;SystemZTargetMachine.cpp&#125;::SystemZPassConfig::createPostMachineScheduler (<a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42; C) const</>}
  labels = {["inline", "virtual"]}>
Similar to createMachineScheduler but used when postRA machine scheduling is enabled.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00221">221</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

### getSystemZTargetMachine() {#ad72edd4fc67f57e6bb8efd1c06065c90}

<MemberDefinition
  prototype={<>SystemZTargetMachine &amp; anonymous&#95;namespace&#123;SystemZTargetMachine.cpp&#125;::SystemZPassConfig::getSystemZTargetMachine () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp/#l00216">216</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/systemz/systemztargetmachine-cpp">SystemZTargetMachine.cpp</a></li>
</ul>

</DoxygenPage>
