/**
 * @file
 * @brief
 *
 * Copyright 2017 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: $
 */

#if (AUTOREGS_COREREV < 25)
#define	 pciecontrol				(0x0)
#define	 pcieiostatus				(0x4)
#define	 capabilities				(0x8)
#define	 biststatus				(0xc)
#define	 gpioselect				(0x10)
#define	 gpioouten				(0x14)
#define	 GpioOut				(0x18)
#define	 intstatus				(0x20)
#define	 intmask				(0x24)
#define	 sbtopciemailbox			(0x28)
#define	 obffcontrol				(0x2c)
#define	 obffintstats				(0x30)
#define	 obffdatastats				(0x34)
#define	 errlog					(0x40)
#define	 errlogaddr				(0x44)
#define	 mailboxint				(0x48)
#define	 mailboxintmask				(0x4c)
#define	 ltrspacing				(0x50)
#define	 ltrhysteresiscnt			(0x54)
#define	 msivectorassignment			(0x58)
#define	 intmask2				(0x5c)
#define	 msivector0				(0x60)
#define	 msiintmask0				(0x64)
#define	 msiintstatus0				(0x68)
#define	 msivector1				(0x70)
#define	 msiintmask1				(0x74)
#define	 msiintstatus1				(0x78)
#define	 msififopendingcntr			(0xa0)
#define	 sbtopcietranslation2			(0xf0)
#define	 sbtopcietranslation2upper		(0xf4)
#define	 sbtopcietranslation3			(0xf8)
#define	 sbtopcietranslation3upper		(0xfc)
#define	 sbtopcietranslation0			(0x100)
#define	 sbtopcietranslation1			(0x104)
#define	 sbtopcietranslationbigmem		(0x108)
#define	 sbtopcietranslation0upper		(0x10c)
#define	 sbtopcietranslation1upper		(0x110)
#define	 configindaddr				(0x120)
#define	 configinddata				(0x124)
#define	 mdiocontrol				(0x128)
#define	 mdiowrdata				(0x12c)
#define	 mdiorddata				(0x130)
#define	 hosttodev0doorbell0			(0x140)
#define	 hosttodev0doorbell1			(0x144)
#define	 devtohost0doorbell0			(0x148)
#define	 devtohost0doorbell1			(0x14c)
#define	 hosttodev1doorbell0			(0x150)
#define	 hosttodev1doorbell1			(0x154)
#define	 devtohost1doorbell0			(0x158)
#define	 devtohost1doorbell1			(0x15c)
#define	 hosttodev2doorbell0			(0x160)
#define	 hosttodev2doorbell1			(0x164)
#define	 devtohost2doorbell0			(0x168)
#define	 devtohost2doorbell1			(0x16c)
#define	 hosttodev3doorbell0			(0x170)
#define	 hosttodev3doorbell1			(0x174)
#define	 devtohost3doorbell0			(0x178)
#define	 devtohost3doorbell1			(0x17c)
#define	 dataintfunction			(0x180)
#define	 intreclazydevtohost			(0x188)
#define	 intreclazyhosttodev			(0x18c)
#define	 dmahosttodevintstat0			(0x190)
#define	 dmahosttodevintmask0			(0x194)
#define	 dmadevtohostintstat0			(0x198)
#define	 dmadevtohostintmask0			(0x19c)
#define	 ltrstate				(0x1a0)
#define	 powerintstatus				(0x1a4)
#define	 powerintmask				(0x1a8)
#define	 pmesource				(0x1ac)
#define	 axidebugcontrol			(0x1c4)
#define	 axidebugdata0				(0x1c8)
#define	 axidebugdata1				(0x1cc)
#define	 clockctlstatus				(0x1e0)
#define	 workaround				(0x1e4)
#define	 powercontrol				(0x1e8)
#define	 xmt0ctl				(0x200)
#define	 xmt0ptr				(0x204)
#define	 xmt0addrlow				(0x208)
#define	 xmt0addrhigh				(0x20c)
#define	 xmt0stat0				(0x210)
#define	 xmt0stat1				(0x214)
#define	 xmt0fifoctl				(0x218)
#define	 xmt0fifodata				(0x21c)
#define	 rcv0ctl				(0x220)
#define	 rcv0ptr				(0x224)
#define	 rcv0addrlow				(0x228)
#define	 rcv0addrhigh				(0x22c)
#define	 rcv0stat0				(0x230)
#define	 rcv0stat1				(0x234)
#define	 rcv0fifoctl				(0x238)
#define	 rcv0fifodata				(0x23c)
#define	 xmt1ctl				(0x240)
#define	 xmt1ptr				(0x244)
#define	 xmt1addrlow				(0x248)
#define	 xmt1addrhigh				(0x24c)
#define	 xmt1stat0				(0x250)
#define	 xmt1stat1				(0x254)
#define	 xmt1fifoctl				(0x258)
#define	 xmt1fifodata				(0x25c)
#define	 rcv1ctl				(0x260)
#define	 rcv1ptr				(0x264)
#define	 rcv1addrlow				(0x268)
#define	 rcv1addrhigh				(0x26c)
#define	 rcv1stat0				(0x270)
#define	 rcv1stat1				(0x274)
#define	 rcv1fifoctl				(0x278)
#define	 rcv1fifodata				(0x27c)
#define	 error_header_reg1			(0x1b0)
#define	 error_header_reg2			(0x1b4)
#define	 error_header_reg3			(0x1b8)
#define	 error_header_reg4			(0x1bc)
#define	 error_code				(0x1c0)
#define	 Ch1_XmtCtrl_Inbound			(0x280)
#define	 Ch1_XmtPtr_Inbound			(0x284)
#define	 Ch1_XmtAddrLow_Inbound			(0x288)
#define	 Ch1_XmtAddrHigh_Inbound		(0x28c)
#define	 Ch1_XmtStatus0_Inbound			(0x290)
#define	 Ch1_XmtStatus1_Inbound			(0x294)
#define	 Ch1_RcvCtrl_Inbound			(0x2a0)
#define	 Ch1_RcvPtr_Inbound			(0x2a4)
#define	 Ch1_RcvAddrLow_Inbound			(0x2a8)
#define	 Ch1_RcvAddrHigh_Inbound		(0x2ac)
#define	 Ch1_RcvStatus0_Inbound			(0x2b0)
#define	 Ch1_RcvStatus1_Inbound			(0x2b4)

#define	 Ch1_XmtCtrl_Outbound			(0x2c0)
#define	 Ch1_XmtPtr_Outbound			(0x2c4)
#define	 Ch1_XmtAddrLow_Outbound		(0x2c8)
#define	 Ch1_XmtAddrHigh_Outbound		(0x2cc)
#define	 Ch1_XmtStatus0_Outbound		(0x2d0)
#define	 Ch1_XmtStatus1_Outbound		(0x2d4)
#define	 Ch1_RcvCtrl_Outbound			(0x2e0)
#define	 Ch1_RcvPtr_Outbound			(0x2e4)
#define	 Ch1_RcvAddrLow_Outbound		(0x2e8)
#define	 Ch1_RcvAddrHigh_Outbound		(0x2ec)
#define	 Ch1_RcvStatus0_Outbound		(0x2f0)
#define	 Ch1_RcvStatus1_Outbound		(0x2f4)
#define	 Ch1_intRcv0Lazy			(0x400)
#define	 Ch1_intRcv1Lazy			(0x404)

#define	 Ch1_DmaIntStat_Inbound			(0x408)
#define	 Ch1_DmaIntMask_Inbound			(0x40C)

#define	 Ch1_DmaIntStat_Outbound		(0x410)
#define	 Ch1_DmaIntMask_Outbound		(0x414)

#define	 Ch2_XmtCtrl_Inbound			(0x300)
#define	 Ch2_XmtPtr_Inbound			(0x304)
#define	 Ch2_XmtAddrLow_Inbound			(0x308)
#define	 Ch2_XmtAddrHigh_Inbound		(0x30c)
#define	 Ch2_XmtStatus0_Inbound			(0x310)
#define	 Ch2_XmtStatus1_Inbound			(0x314)
#define	 Ch2_RcvCtrl_Inbound			(0x320)
#define	 Ch2_RcvPtr_Inbound			(0x324)
#define	 Ch2_RcvAddrLow_Inbound			(0x328)
#define	 Ch2_RcvAddrHigh_Inbound		(0x32c)
#define	 Ch2_RcvStatus0_Inbound			(0x330)
#define	 Ch2_RcvStatus1_Inbound			(0x334)

#define	 Ch2_XmtCtrl_Outbound			(0x340)
#define	 Ch2_XmtPtr_Outbound			(0x344)
#define	 Ch2_XmtAddrLow_Outbound		(0x348)
#define	 Ch2_XmtAddrHigh_Outbound		(0x34c)
#define	 Ch2_XmtStatus0_Outbound		(0x350)
#define	 Ch2_XmtStatus1_Outbound		(0x354)
#define	 Ch2_RcvCtrl_Outbound			(0x360)
#define	 Ch2_RcvPtr_Outbound			(0x364)
#define	 Ch2_RcvAddrLow_Outbound		(0x368)
#define	 Ch2_RcvAddrHigh_Outbound		(0x36c)
#define	 Ch2_RcvStatus0_Outbound		(0x370)
#define	 Ch2_RcvStatus1_Outbound		(0x374)

#define	 Ch2_intRcv0Lazy			(0x420)
#define	 Ch2_intRcv1Lazy			(0x424)

#define	 Ch2_DmaIntStat_Inbound			(0x428)
#define	 Ch2_DmaIntMask_Inbound			(0x42C)

#define	 Ch2_DmaIntStat_Outbound		(0x430)
#define	 Ch2_DmaIntMask_Outbound		(0x434)

#define	num_functions_ep			(0x800)
#define	srom_capability				(0x808)
#define	srom_deviceID				(0x8c0)
#define	srom_offset_6				(0x8cc)
#define	srom_pme				(0x8c8)

#define	 dar_clk_ctl_st				(0xae0)
#define	 dar_power_control			(0xae8)
#define	 dar_intstatus				(0xa20)
#define	 dar_h2d0_doorbell0			(0xa28)
#define	 dar_h2d0_doorbell1			(0xa2c)
#define	 dar_h2d1_doorbell0			(0xa30)
#define	 dar_h2d1_doorbell1			(0xa34)
#define	 dar_h2d2_doorbell0			(0xa38)
#define	 hdar_h2d2_doorbell1			(0xa3c)
#define	 dar_errorlog				(0x0a40)
#define	 dar_errorlog_addr			(0xa44)
#define	 dar_mailboxint				(0xa48)
#define	 cpl_to_ctrl				(0x3c)
#define	 write_to_host_int_mask			(0x1d0)
#define	 write_to_host_int_vector		(0x1d4)
#define	 write_to_host_int_addr_low		(0x1d8)
#define	 write_to_host_int_addr_high		(0x1dc)
#define	 idma_flow_mgr_ctrl			(0x460)
#define	 idma_mask_addr				(0x468)
#define	 idma_mask_data				(0x46c)
#define	 idma_priority_array_addr_dev0		(0x470)
#define	 idma_priority_array_data_dev0		(0x474)
#define	 idma_priority_array_addr_dev1		(0x478)
#define	 idma_priority_array_data_dev1		(0x47c)
#define	 idma_diff_vec_dev0			(0x480)
#define	 idma_svd_tid_vec_dev0			(0x484)
#define	 idma_svd_diff_vec_dev0			(0x488)
#define	 idma_diff_vec_dev1			(0x490)
#define	 idma_svd_tid_vec_dev1			(0x494)
#define	 idma_svd_diff_vec_dev1			(0x498)
#define	 idma_int_status_dev0			(0x500)
#define	 idma_int_mask_dev0			(0x504)
#define	 idma_int_status_dev1			(0x508)
#define	 idma_int_mask_dev1			(0x50c)
#define	 fis					(0xa4c)
#define	 dar_control				(0xa00)
#define	 enum_err				(0x700)
#define	 hmapwindow0_baseaddrlower		(0x540)
#define	 hmapwindow0_baseaddrupper		(0x544)
#define	 hmapwindow0_windowlength		(0x548)
#define	 hmapwindow1_baseaddrlower		(0x550)
#define	 hmapwindow1_baseaddrupper		(0x554)
#define	 hmapwindow1_windowlength		(0x558)
#define	 hmapwindow2_baseaddrlower		(0x560)
#define	 hmapwindow2_baseaddrupper		(0x564)
#define	 hmapwindow2_windowlength		(0x568)
#define	 hmapwindow3_baseaddrlower		(0x570)
#define	 hmapwindow3_baseaddrupper		(0x574)
#define	 hmapwindow3_windowlength		(0x578)
#define	 hmapviolation_erroraddrlower		(0x5c0)
#define	 hmapviolation_erroraddrupper		(0x5c4)
#define	 hmapviolation_errorinfo		(0x5c8)
#define	 hmapwindowconfig			(0x5d0)
#define	 hwastatus				(0x5e0)
#else
#define	 pciecontrol				(0x0)
#define	 capabilities				(0x8)
#define	 biststatus				(0xc)
#define	 gpioselect				(0x10)
#define	 gpioouten				(0x14)
#define	 GpioOut				(0x18)
#define	 intstatus				(0xC10)
#define	 intmask				(0xC14)
#define	 obffcontrol				(0x2c)
#define	 obffintstats				(0x30)
#define	 obffdatastats				(0x34)
#define	 errlog					(0x40)
#define	 errlogaddr				(0x44)
#define	 mailboxint				(0xC30)
#define	 mailboxintmask				(0xC34)
#define	 ltrspacing				(0x50)
#define	 ltrhysteresiscnt			(0x54)
#define	 msivector				(0xC20)
#define	 msiintmask				(0xC24)
#define	 msiintstatus				(0xC28)
#define	 msififopendingcntr			(0xC2C)
#define	 sbtopcietranslation2			(0xf0)
#define	 sbtopcietranslation2upper		(0xf4)
#define	 sbtopcietranslation3			(0xf8)
#define	 sbtopcietranslation3upper		(0xfc)
#define	 sbtopcietranslation0			(0x100)
#define	 sbtopcietranslation1			(0x104)
#define	 sbtopcietranslationbigmem		(0x108)
#define	 sbtopcietranslation0upper		(0x10c)
#define	 sbtopcietranslation1upper		(0x110)
#define	 configindaddr				(0x120)
#define	 configinddata				(0x124)
#define	 mdiocontrol				(0x128)
#define	 mdiowrdata				(0x12c)
#define	 mdiorddata				(0x130)
#define	 hosttodev0doorbell0			(0x140)
#define	 hosttodev0doorbell1			(0x144)
#define	 devtohost0doorbell0			(0x148)
#define	 devtohost0doorbell1			(0x14c)
#define	 hosttodev1doorbell0			(0x150)
#define	 hosttodev1doorbell1			(0x154)
#define	 devtohost1doorbell0			(0x158)
#define	 devtohost1doorbell1			(0x15c)
#define	 hosttodev2doorbell0			(0x160)
#define	 hosttodev2doorbell1			(0x164)
#define	 devtohost2doorbell0			(0x168)
#define	 devtohost2doorbell1			(0x16c)
#define	 hosttodev3doorbell0			(0x170)
#define	 hosttodev3doorbell1			(0x174)
#define	 devtohost3doorbell0			(0x178)
#define	 devtohost3doorbell1			(0x17c)
#define	 dmafuncmap				(0x180)
#define	 doorbellfuncmap			(0x184)
#define	 dmacapability				(0x188)
#define	 ltrstate				(0xC38)
#define	 powerintstatus				(0xC18)
#define	 powerintmask				(0xC1C)
#define	 pmesource				(0x1ac)
#define	 axidebugcontrol			(0x1c4)
#define	 axidebugdata0				(0x1c8)
#define	 axidebugdata1				(0x1cc)
#define	 clockctlstatus				(0x1e0)
#define	 workaround				(0x1e4)
#define	 powercontrol				(0x1e8)
#define	 xmt0ctl				(0x200)
#define	 xmt0ptr				(0x204)
#define	 xmt0addrlow				(0x208)
#define	 xmt0addrhigh				(0x20c)
#define	 xmt0stat0				(0x210)
#define	 xmt0stat1				(0x214)
#define	 rcv0ctl				(0x220)
#define	 rcv0ptr				(0x224)
#define	 rcv0addrlow				(0x228)
#define	 rcv0addrhigh				(0x22c)
#define	 rcv0stat0				(0x230)
#define	 rcv0stat1				(0x234)
#define	 xmt1ctl				(0x240)
#define	 xmt1ptr				(0x244)
#define	 xmt1addrlow				(0x248)
#define	 xmt1addrhigh				(0x24c)
#define	 xmt1stat0				(0x250)
#define	 xmt1stat1				(0x254)
#define	 rcv1ctl				(0x260)
#define	 rcv1ptr				(0x264)
#define	 rcv1addrlow				(0x268)
#define	 rcv1addrhigh				(0x26c)
#define	 rcv1stat0				(0x270)
#define	 rcv1stat1				(0x274)

#define	 intreclazydevtohost			(0x400)
#define	 intreclazyhosttodev			(0x404)
#define	 dmahosttodevintstat0			(0x408)
#define	 dmahosttodevintmask0			(0x40c)
#define	 dmadevtohostintstat0			(0x410)
#define	 dmadevtohostintmask0			(0x414)

#define	 error_header_reg1			(0x1b0)
#define	 error_header_reg2			(0x1b4)
#define	 error_header_reg3			(0x1b8)
#define	 error_header_reg4			(0x1bc)
#define	 error_code				(0x1c0)
#define	 Ch1_XmtCtrl_Inbound			(0x280)
#define	 Ch1_XmtPtr_Inbound			(0x284)
#define	 Ch1_XmtAddrLow_Inbound			(0x288)
#define	 Ch1_XmtAddrHigh_Inbound		(0x28c)
#define	 Ch1_XmtStatus0_Inbound			(0x290)
#define	 Ch1_XmtStatus1_Inbound			(0x294)
#define	 Ch1_RcvCtrl_Inbound			(0x2a0)
#define	 Ch1_RcvPtr_Inbound			(0x2a4)
#define	 Ch1_RcvAddrLow_Inbound			(0x2a8)
#define	 Ch1_RcvAddrHigh_Inbound		(0x2ac)
#define	 Ch1_RcvStatus0_Inbound			(0x2b0)
#define	 Ch1_RcvStatus1_Inbound			(0x2b4)

#define	 Ch1_XmtCtrl_Outbound			(0x2c0)
#define	 Ch1_XmtPtr_Outbound			(0x2c4)
#define	 Ch1_XmtAddrLow_Outbound		(0x2c8)
#define	 Ch1_XmtAddrHigh_Outbound		(0x2cc)
#define	 Ch1_XmtStatus0_Outbound		(0x2d0)
#define	 Ch1_XmtStatus1_Outbound		(0x2d4)
#define	 Ch1_RcvCtrl_Outbound			(0x2e0)
#define	 Ch1_RcvPtr_Outbound			(0x2e4)
#define	 Ch1_RcvAddrLow_Outbound		(0x2e8)
#define	 Ch1_RcvAddrHigh_Outbound		(0x2ec)
#define	 Ch1_RcvStatus0_Outbound		(0x2f0)
#define	 Ch1_RcvStatus1_Outbound		(0x2f4)
#define	 Ch1_intRcv0Lazy			(0x420)
#define	 Ch1_intRcv1Lazy			(0x424)

#define	 Ch1_DmaIntStat_Inbound			(0x428)
#define	 Ch1_DmaIntMask_Inbound			(0x42C)

#define	 Ch1_DmaIntStat_Outbound		(0x430)
#define	 Ch1_DmaIntMask_Outbound		(0x434)

#define	 Ch2_XmtCtrl_Inbound			(0x300)
#define	 Ch2_XmtPtr_Inbound			(0x304)
#define	 Ch2_XmtAddrLow_Inbound			(0x308)
#define	 Ch2_XmtAddrHigh_Inbound		(0x30c)
#define	 Ch2_XmtStatus0_Inbound			(0x310)
#define	 Ch2_XmtStatus1_Inbound			(0x314)
#define	 Ch2_RcvCtrl_Inbound			(0x320)
#define	 Ch2_RcvPtr_Inbound			(0x324)
#define	 Ch2_RcvAddrLow_Inbound			(0x328)
#define	 Ch2_RcvAddrHigh_Inbound		(0x32c)
#define	 Ch2_RcvStatus0_Inbound			(0x330)
#define	 Ch2_RcvStatus1_Inbound			(0x334)

#define	 Ch2_XmtCtrl_Outbound			(0x340)
#define	 Ch2_XmtPtr_Outbound			(0x344)
#define	 Ch2_XmtAddrLow_Outbound		(0x348)
#define	 Ch2_XmtAddrHigh_Outbound		(0x34c)
#define	 Ch2_XmtStatus0_Outbound		(0x350)
#define	 Ch2_XmtStatus1_Outbound		(0x354)
#define	 Ch2_RcvCtrl_Outbound			(0x360)
#define	 Ch2_RcvPtr_Outbound			(0x364)
#define	 Ch2_RcvAddrLow_Outbound		(0x368)
#define	 Ch2_RcvAddrHigh_Outbound		(0x36c)
#define	 Ch2_RcvStatus0_Outbound		(0x370)
#define	 Ch2_RcvStatus1_Outbound		(0x374)

#define	 Ch2_intRcv0Lazy			(0x440)
#define	 Ch2_intRcv1Lazy			(0x444)

#define	 Ch2_DmaIntStat_Inbound			(0x448)
#define	 Ch2_DmaIntMask_Inbound			(0x44C)

#define	 Ch2_DmaIntStat_Outbound		(0x450)
#define	 Ch2_DmaIntMask_Outbound		(0x454)

#define	 num_functions_ep			(0x800)
#define	 srom_capability			(0x808)
#define	 srom_deviceID				(0x8c0)
#define	 srom_offset_6				(0x8cc)
#define	 srom_pme				(0x8c8)
#define	 srom_pme_func1				(0x8d8)

#define	 dar_control				(0xa00)
#define	 dar_clk_ctl_st				(0xa08)
#define	 dar_power_control			(0xa0c)
#define	 dar_intstatus				(0xa10)
#define	 dar_h2d0_doorbell0			(0xa20)
#define	 dar_h2d0_doorbell1			(0xa24)
#define	 dar_h2d1_doorbell0			(0xa28)
#define	 dar_h2d1_doorbell1			(0xa2c)
#define	 dar_h2d2_doorbell0			(0xa30)
#define	 dar_h2d2_doorbell1			(0xa34)
#define	 hdar_h2d3_doorbell0			(0xa38)
#define	 dar_h2d3_doorbell1			(0xa3c)
#define	 dar_h2d4_doorbell0			(0xa40)
#define	 dar_h2d4_doorbell1			(0xa44)
#define	 dar_h2d5_doorbell0			(0xa48)
#define	 dar_h2d5_doorbell1			(0xa4c)
#define	 dar_h2d6_doorbell0			(0xa50)
#define	 dar_h2d6_doorbell1			(0xa54)
#define	 dar_h2d7_doorbell0			(0xa58)
#define	 dar_h2d7_doorbell1			(0xa5c)

#define	 dar_errorlog				(0xa60)
#define	 dar_errorlog_addr			(0xa64)
#define	 dar_mailboxint				(0xa68)
#define	 cpl_to_ctrl				(0x3c)
#define	 write_to_host_int_mask			(0x1d0)
#define	 write_to_host_int_vector		(0x1d4)
#define	 write_to_host_int_addr_low		(0x1d8)
#define	 write_to_host_int_addr_high		(0x1dc)
#define	 idma_ctrl				(0x480)

#define	 Ch2_DmaFRGIntStat_Inbound		(0x488)
#define	 Ch2_DmaFRGIntMask_Inbound		(0x48c)

#define	 idma_flow_mgr_ctrl			(0x490)
#define	 idma_flow_mgr_ctrl1			(0x498)
#define	 idma_flow_mgr_ctrl2			(0x49c)

#define	 idma_mask_addr				(0x4A0)
#define	 idma_mask_data				(0x4A4)
#define	 idma_priority_array_addr_dev0		(0x4B0)
#define	 idma_priority_array_data_dev0		(0x4B4)
#define	 idma_diff_vec_dev0			(0x4B8)
#define	 idma_svd_tid_vec_dev0			(0x4BC)
#define	 idma_svd_diff_vec_dev0			(0x4C0)
#define	 idma_int_status_dev0			(0x4C4)
#define	 idma_int_status1_dev0			(0x4C8)
#define	 idma_int_status2_dev0			(0x4CC)
#define	 idma_int_status3_dev0			(0x4D0)
#define	 idma_int_mask_dev0			(0x4D4)
#define	 fis					(0xa6c)
#define	 enum_err				(0x700)
#define	 hmapwindow0_baseaddrlower		(0x580)
#define	 hmapwindow0_baseaddrupper		(0x584)
#define	 hmapwindow0_windowlength		(0x588)

#define	 hmapwindow1_baseaddrlower		(0x590)
#define	 hmapwindow1_baseaddrupper		(0x594)
#define	 hmapwindow1_windowlength		(0x598)

#define	 hmapwindow2_baseaddrlower		(0x5A0)
#define	 hmapwindow2_baseaddrupper		(0x5A4)
#define	 hmapwindow2_windowlength		(0x5A8)

#define	 hmapwindow3_baseaddrlower		(0x5B0)
#define	 hmapwindow3_baseaddrupper		(0x5B4)
#define	 hmapwindow3_windowlength		(0x5B8)

#define	 hmapwindow4_baseaddrlower		(0x5C0)
#define	 hmapwindow4_baseaddrupper		(0x5C4)
#define	 hmapwindow4_windowlength		(0x5C8)

#define	 hmapwindow5_baseaddrlower		(0x5D0)
#define	 hmapwindow5_baseaddrupper		(0x5D4)
#define	 hmapwindow5_windowlength		(0x5D8)

#define	 hmapwindow6_baseaddrlower		(0x5E0)
#define	 hmapwindow6_baseaddrupper		(0x5E4)
#define	 hmapwindow6_windowlength		(0x5E8)

#define	 hmapwindow7_baseaddrlower		(0x5F0)
#define	 hmapwindow7_baseaddrupper		(0x5F4)
#define	 hmapwindow7_windowlength		(0x5F8)

#define	 hmapviolation_erroraddrlower		(0x600)
#define	 hmapviolation_erroraddrupper		(0x604)
#define	 hmapviolation_errorinfo		(0x608)
#define	 hmapwindowconfig			(0x610)

#define	 hwastatus				(0x570)

#define	 functioncontrol			(0xC00)
#define	 functioniostatus			(0xC04)
#endif /* AUTOREGS_COREREV < 25 */
