module counter (
    input clk,       // input clock signal
    input reset,     // input reset signal
    input enable,    // input enable signal
    output [7:0] Q   // output signal with 8 bits
    );

    reg [7:0] count;        // register for storing count value
    
    always @(posedge clk) begin
        if (reset) begin
            count <= 8'b00000000;    // reset count to all zeros
        end else if (enable) begin
            count <= count + 1;      // increment count by 1
        end
    end
    
    assign Q = count;       // assign count to output
    
endmodule