## Структурний опис - Ієрархічне моделювання
```VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;

entity nand3 is
	port(a, b, c : in STD_LOGIC; y: out STD_LOGIC);
end;

architecture struct of nand3 is
component and3
	port(a, b, c : in STD_LOGIC; y: out STD_LOGIC);
end component;
component inv
	port(a : in STD_LOGIC; y: out STD_LOGIC);
end component;

signal n1: STD_LOGIC; -- internal signal

begin
	inst_and3: and3 port map(a, b, c, n1);
	inst_inv : inv port map(n1, y);
end;
```

```VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;

entity and3 is
	port(a, b, c : in STD_LOGIC; y: out STD_LOGIC);
end;

architecture behav of and3 is
Begin
	y <= a and b and c;
end;
```

```VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;

entity inv is
	port(a : in STD_LOGIC; y: out STD_LOGIC);
end;

architecture behav of inv is
Begin
	y <= not a;
end;
```