# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_5.srcs/sim_1/new/Mask1.vhd" \
"../../../../../project_1/project_1.srcs/sources_1/new/flip_flop8.vhd" \
"../../../../../Downloads/PROJET_TP/top.vhd" \
"../../../../project_5.srcs/sim_1/new/traitement1.vhd" \
"../../../../project_5.srcs/sim_1/new/traitement_tb.vhd" \

# Do not sort compile order
nosort
