================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 29,844       | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |  3,364       | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  1,476       | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  1,321       | user inline pragmas are applied                                                        |
|               | (4) simplification          |    800       | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  1,813       | user array partition pragmas are applied                                               |
|               | (2) simplification          |    983       | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |    983       | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |    983       | apply array reshape pragmas                                                            |
|               | (5) access patterns         |    983       | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |    983       | loop and instruction simplification                                                    |
|               | (2) parallelization         |    983       | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  1,537       | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  1,343       | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  1,432       | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  1,018       | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------------------------+---------------------------+--------------+---------------+--------------+-------------+---------------+
| Function                   | Location                  | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------------+---------------------------+--------------+---------------+--------------+-------------+---------------+
| + lenet5                   | Lenet.cpp:5               | 29,844       | 800           | 983          | 1,343       | 1,018         |
|  + CONVOLUTION_LAYER_1     | image_convolution.cpp:18  |   289        | 154           | 167          |  211        |  239          |
|     _tanh                  | image_convolution.cpp:4   |     6        |               |              |             |               |
|    POOLING_LAYER_1         | image_pool.cpp:10         |   124        |               |              |             |               |
|  + CONVOLUTION_LAYER_2     | image_convolution.cpp:111 |   343        | 278           | 346          |  543        |  576          |
|     _tanh                  | image_convolution.cpp:4   |     6        |               |              |             |               |
|    POOLING_LAYER_2         | image_pool.cpp:41         |   124        |               |              |             |               |
|  + CONVOLUTION_LAYER_3     | image_convolution.cpp:239 |   317        | 219           | 326          |  360        |               |
|     _tanh                  | image_convolution.cpp:4   |     6        |               |              |             |               |
|    FULLY_CONNECTED_LAYER_1 | image_fullyconnected.h:6  | 14,290       |               |              |             |               |
|    FULLY_CONNECTED_LAYER_2 | image_fullyconnected.h:20 | 14,290       |               |              |             |               |
+----------------------------+---------------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


