  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/sha3/sha3_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/sha3_256.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/sha3_256.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/fips202.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/fips202.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sha3/fips202.h' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sha3/fips202.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/sha3/sha3_256_tb.c' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/sha3/sha3_256_tb.c' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sha3_256_hw' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/workspace/sha3/sha3_hls/hls_config.cfg(13)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.89 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.73 seconds; current allocated memory: 323.008 MB.
INFO: [HLS 200-10] Analyzing design file '../fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file '../sha3_256.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.81 seconds. CPU system time: 1.19 seconds. Elapsed time: 5.24 seconds; current allocated memory: 325.293 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,284 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,340 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,223 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,210 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,217 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,227 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,252 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,255 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,248 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sha3/sha3_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (../fips202.c:26:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_1' (../fips202.c:26:20) in function 'load64' completely with a factor of 8 (../fips202.c:22:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb_once' (../fips202.c:466:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb_once' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:748:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'pqcrystals_kyber_fips202_ref_sha3_256' (../fips202.c:748:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'in' (../fips202.c:27:20)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_126_1> at ../fips202.c:126:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_482_4> at ../fips202.c:482:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_754_1> at ../fips202.c:754:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (../fips202.c:43:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (../fips202.c:43:20) in function 'pqcrystals_kyber_fips202_ref_sha3_256' completely with a factor of 8 (../fips202.c:748:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_473_2'(../fips202.c:473:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:473:21)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_482_4'(../fips202.c:482:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:482:21)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 in loop 'VITIS_LOOP_754_1'(../fips202.c:754:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../fips202.c:754:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.86 seconds. Elapsed time: 9.96 seconds; current allocated memory: 327.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 327.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 327.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 328.527 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (../fips202.c:82:1)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 352.250 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 411.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha3_256_hw' ...
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_469_1' to 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_474_3' to 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_482_4' to 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_kyber_fips202_ref_sha3_256.1_Pipeline_VITIS_LOOP_754_1' to 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_kyber_fips202_ref_sha3_256.1' to 'pqcrystals_kyber_fips202_ref_sha3_256_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_469_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_469_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 412.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 412.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_474_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' (loop 'VITIS_LOOP_474_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752) and bus read operation ('gmem_addr_read', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' (loop 'VITIS_LOOP_474_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752) and bus read operation ('gmem_addr_read', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' (loop 'VITIS_LOOP_474_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752) and bus read operation ('gmem_addr_read', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' (loop 'VITIS_LOOP_474_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752) and bus read operation ('gmem_addr_read', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' (loop 'VITIS_LOOP_474_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_7', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752) and bus read operation ('gmem_addr_read', ../fips202.c:27->../fips202.c:476->../fips202.c:752) on port 'gmem' (../fips202.c:27->../fips202.c:476->../fips202.c:752).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_474_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 412.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_126_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.15 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_4'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4' (loop 'VITIS_LOOP_482_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('s_addr_write_ln483', ../fips202.c:483->../fips202.c:752) of variable 'xor_ln483', ../fips202.c:483->../fips202.c:752 on array 's' and 'load' operation 64 bit ('s_load', ../fips202.c:483->../fips202.c:752) on array 's'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_482_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_754_1'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' (loop 'VITIS_LOOP_754_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755) and bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' (loop 'VITIS_LOOP_754_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755) and bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' (loop 'VITIS_LOOP_754_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755) and bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' (loop 'VITIS_LOOP_754_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755) and bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' (loop 'VITIS_LOOP_754_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755) and bus write operation ('gmem_addr_write_ln44', ../fips202.c:44->../fips202.c:755) on port 'gmem' (../fips202.c:44->../fips202.c:755).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_754_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_kyber_fips202_ref_sha3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 467.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_469_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3' pipeline 'VITIS_LOOP_474_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_474_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_KeccakF_RoundConstants_ROM_AUTO_1R' to 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_KeccakF_RoundConstants_ROMbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1' pipeline 'VITIS_LOOP_126_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1'.
INFO: [HLS 200-2168] Implementing memory 'sha3_256_hw_KeccakF1600_StatePermute_Pipeline_VITIS_LOOP_126_1_KeccakF_RoundConstants_ROMbkb' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4' pipeline 'VITIS_LOOP_482_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4/m_axi_gmem_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_482_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1' pipeline 'VITIS_LOOP_754_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_kyber_fips202_ref_sha3_256_1_Pipeline_VITIS_LOOP_754_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_kyber_fips202_ref_sha3_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_64s_9ns_33_68_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_kyber_fips202_ref_sha3_256_1'.
INFO: [RTMG 210-278] Implementing memory 'sha3_256_hw_pqcrystals_kyber_fips202_ref_sha3_256_1_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha3_256_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha3_256_hw/inlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha3_256_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inlen' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'out_r' and 'in_r' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha3_256_hw'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.48 seconds; current allocated memory: 467.617 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 471.453 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha3_256_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for sha3_256_hw.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 12.68 seconds. Total CPU system time: 3.49 seconds. Total elapsed time: 26.69 seconds; peak allocated memory: 471.453 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
