/*
 * driver/gpio-rk3288.c
 *
 * Copyright(c) 2007-2018 Jianjun Jiang <8192542@qq.com>
 * Official site: http://xboot.org
 * Mobile phone: +86-18665388956
 * QQ: 8192542
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software Foundation,
 * Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 */

#include <xboot.h>
#include <gpio/gpio.h>
#include <rk3288/reg-pmu.h>
#include <rk3288/reg-grf.h>

enum {
	GPIO_SWPORT_DR		= 0x00,
	GPIO_SWPORT_DDR		= 0x04,
	GPIO_INTEN			= 0x30,
	GPIO_INTMASK		= 0x34,
	GPIO_INTTYPE_LEVEL	= 0x38,
	GPIO_INT_POLARITY	= 0x3c,
	GPIO_INT_STATUS		= 0x40,
	GPIO_INT_RAWSTATUS	= 0x44,
	GPIO_DEBOUNCE		= 0x48,
	GPIO_PORTS_EOI		= 0x4c,
	GPIO_EXT_PORT		= 0x50,
	GPIO_LS_SYNC		= 0x60,
};

struct gpio_rk3288_pdata_t
{
	virtual_addr_t virt;
	virtual_addr_t pmu;
	virtual_addr_t grf;
	int base;
	int ngpio;
	int oirq;
};

static void gpio_rk3288_set_cfg(struct gpiochip_t * chip, int offset, int cfg)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t val;

	if(offset >= chip->ngpio)
		return;

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_IOMUX + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 64)
	{
		addr = pdat->grf + GRF_GPIO1D_IOMUX + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 96)
	{
		addr = pdat->grf + (GRF_GPIO2A_IOMUX) + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 128)
	{
		if(offset < 24)
		{
			addr = pdat->grf + (GRF_GPIO3A_IOMUX) + ((offset >> 3) << 2);
			val = read32(addr);
			val &= ~(0x00030003 << ((offset & 0x7) << 1));
			val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
			write32(addr, val);
		}
		else if(offset < 32)
		{
			addr = pdat->grf + (GRF_GPIO3DL_IOMUX) + (((offset & 0x7) >> 2) << 2);
			val = read32(addr);
			val &= ~(0x000f000f << ((offset & 0x3) << 2));
			val |= (((0xf << 16) | (cfg & 0xf)) << ((offset & 0x3) << 2));
			write32(addr, val);
		}
	}
	else if(pdat->base < 160)
	{
		if(offset < 16)
		{
			addr = pdat->grf + (GRF_GPIO4AL_IOMUX) + (((offset & 0x7) >> 2) << 2);
			val = read32(addr);
			val &= ~(0x000f000f << ((offset & 0x3) << 2));
			val |= (((0xf << 16) | (cfg & 0xf)) << ((offset & 0x3) << 2));
			write32(addr, val);
		}
		else if(offset < 32)
		{
			addr = pdat->grf + (GRF_GPIO4C_IOMUX) + ((offset >> 3) << 2);
			val = read32(addr);
			val &= ~(0x00030003 << ((offset & 0x7) << 1));
			val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
			write32(addr, val);
		}
	}
	else if(pdat->base < 192)
	{
		addr = pdat->grf + GRF_GPIO5B_IOMUX + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 224)
	{
		addr = pdat->grf + GRF_GPIO6A_IOMUX + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 256)
	{
		if(offset < 16)
		{
			addr = pdat->grf + GRF_GPIO7A_IOMUX + ((offset >> 3) << 2);
			val = read32(addr);
			val &= ~(0x00030003 << ((offset & 0x7) << 1));
			val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
			write32(addr, val);
		}
		else if(offset < 32)
		{
			addr = pdat->grf + (GRF_GPIO7CL_IOMUX) + (((offset & 0x7) >> 2) << 2);
			val = read32(addr);
			val &= ~(0x000f000f << ((offset & 0x3) << 2));
			val |= (((0xf << 16) | (cfg & 0xf)) << ((offset & 0x3) << 2));
			write32(addr, val);
		}
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + GRF_GPIO8A_IOMUX + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (((0x3 << 16) | (cfg & 0x3)) << ((offset & 0x7) << 1));
		write32(addr, val);
	}
}

static int gpio_rk3288_get_cfg(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t val;

	if(offset >= chip->ngpio)
		return 0;

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}
	else if(pdat->base < 64)
	{
		addr = pdat->grf + GRF_GPIO1D_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}
	else if(pdat->base < 96)
	{
		addr = pdat->grf + GRF_GPIO2A_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}
	else if(pdat->base < 128)
	{
		if(offset < 24)
		{
			addr = pdat->grf + GRF_GPIO3A_IOMUX + ((offset >> 3) << 2);
			val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
			return val;
		}
		else if(offset < 32)
		{
			addr = pdat->grf + GRF_GPIO3DL_IOMUX + (((offset & 0x7) >> 2) << 2);
			val = (read32(addr) >> ((offset & 0x3) << 2)) & 0xf;
			return val;
		}
	}
	else if(pdat->base < 160)
	{
		if(offset < 16)
		{
			addr = pdat->grf + GRF_GPIO4AL_IOMUX + (((offset & 0x7) >> 2) << 2);
			val = (read32(addr) >> ((offset & 0x3) << 2)) & 0xf;
			return val;
		}
		else if(offset < 32)
		{
			addr = pdat->grf + GRF_GPIO4C_IOMUX + ((offset >> 3) << 2);
			val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
			return val;
		}
	}
	else if(pdat->base < 192)
	{
		addr = pdat->grf + GRF_GPIO5B_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}
	else if(pdat->base < 224)
	{
		addr = pdat->grf + GRF_GPIO6A_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}
	else if(pdat->base < 256)
	{
		if(offset < 16)
		{
			addr = pdat->grf + GRF_GPIO7A_IOMUX + ((offset >> 3) << 2);
			val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
			return val;
		}
		else if(offset < 32)
		{
			addr = pdat->grf + GRF_GPIO7CL_IOMUX + (((offset & 0x7) >> 2) << 2);
			val = (read32(addr) >> ((offset & 0x3) << 2)) & 0xf;
			return val;
		}
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + GRF_GPIO8A_IOMUX + ((offset >> 3) << 2);
		val = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
		return val;
	}

	return 0;
}

static void gpio_rk3288_set_pull(struct gpiochip_t * chip, int offset, enum gpio_pull_t pull)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t val, v;

	if(offset >= chip->ngpio)
		return;

	switch(pull)
	{
	case GPIO_PULL_UP:
		v = 0x00030001;
		break;

	case GPIO_PULL_DOWN:
		v = 0x00030002;
		break;

	case GPIO_PULL_NONE:
	default:
		v = 0x00030000;
		break;
	}

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_PULL + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (v << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1D_P - 0x1c) + ((pdat->base >> 5) * 0x10) + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (v << ((offset & 0x7) << 1));
		write32(addr, val);
	}
}

static enum gpio_pull_t gpio_rk3288_get_pull(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t v = 0;

	if(offset >= chip->ngpio)
		return GPIO_PULL_NONE;

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_PULL + ((offset >> 3) << 2);
		v = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1D_P - 0x1c) + ((pdat->base >> 5) * 0x10) + ((offset >> 3) << 2);
		v = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
	}

	if(v == 0x0)
		return GPIO_PULL_NONE;
	else if(v == 0x1)
		return GPIO_PULL_UP;
	else if(v == 0x2)
		return GPIO_PULL_DOWN;
	return GPIO_PULL_NONE;
}

static void gpio_rk3288_set_drv(struct gpiochip_t * chip, int offset, enum gpio_drv_t drv)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t val, v;

	if(offset >= chip->ngpio)
		return;

	switch(drv)
	{
	case GPIO_DRV_WEAK:
		v = 0x00030000;
		break;

	case GPIO_DRV_WEAKER:
		v = 0x00030001;
		break;

	case GPIO_DRV_STRONGER:
		v = 0x00030002;
		break;

	case GPIO_DRV_STRONG:
		v = 0x00030003;
		break;

	default:
		v = 0x00030000;
		break;
	}

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_DRV + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (v << ((offset & 0x7) << 1));
		write32(addr, val);
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1D_E - 0x1c) + ((pdat->base >> 5) * 0x10) + ((offset >> 3) << 2);
		val = read32(addr);
		val &= ~(0x00030003 << ((offset & 0x7) << 1));
		val |= (v << ((offset & 0x7) << 1));
		write32(addr, val);
	}
}

static enum gpio_drv_t gpio_rk3288_get_drv(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t v = 0;

	if(offset >= chip->ngpio)
		return GPIO_DRV_WEAK;

	if(pdat->base < 32)
	{
		addr = pdat->pmu + PMU_GPIO0A_DRV + ((offset >> 3) << 2);
		v = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1D_E - 0x1c) + ((pdat->base >> 5) * 0x10) + ((offset >> 3) << 2);
		v = (read32(addr) >> ((offset & 0x7) << 1)) & 0x3;
	}

	if(v == 0x0)
		return GPIO_DRV_WEAK;
	else if(v == 0x1)
		return GPIO_DRV_WEAKER;
	else if(v == 0x2)
		return GPIO_DRV_STRONGER;
	else if(v == 0x3)
		return GPIO_DRV_STRONG;
	return GPIO_DRV_WEAK;
}

static void gpio_rk3288_set_rate(struct gpiochip_t * chip, int offset, enum gpio_rate_t rate)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t val, v;

	if(offset >= chip->ngpio)
		return;

	switch(rate)
	{
	case GPIO_RATE_SLOW:
		v = 0x00010000;
		break;

	case GPIO_RATE_FAST:
		v = 0x00010001;
		break;

	default:
		v = 0x00010000;
		break;
	}

	if(pdat->base < 32)
	{
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1H_SR - 0xc) + ((pdat->base >> 5) * 0x8) + ((offset >> 4) << 2);
		val = read32(addr);
		val &= ~(0x00010001 << (offset & 0xf));
		val |= (v << (offset & 0xf));
		write32(addr, val);
	}
}

static enum gpio_rate_t gpio_rk3288_get_rate(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	virtual_addr_t addr;
	u32_t v = 0;

	if(offset >= chip->ngpio)
		return GPIO_RATE_SLOW;

	if(pdat->base < 32)
	{
	}
	else if(pdat->base < 288)
	{
		addr = pdat->grf + (GRF_GPIO1H_SR - 0xc) + ((pdat->base >> 5) * 0x8) + ((offset >> 4) << 2);
		v = (read32(addr) >> (offset & 0xf)) & 0x1;
	}

	if(v == 0x0)
		return GPIO_RATE_SLOW;
	else if(v == 0x1)
		return GPIO_RATE_FAST;
	return GPIO_RATE_SLOW;
}

static void gpio_rk3288_set_dir(struct gpiochip_t * chip, int offset, enum gpio_direction_t dir)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	u32_t val;

	if(offset >= chip->ngpio)
		return;

	switch(dir)
	{
	case GPIO_DIRECTION_INPUT:
		val = read32(pdat->virt + GPIO_SWPORT_DDR);
		val &= ~(1 << offset);
		write32(pdat->virt + GPIO_SWPORT_DDR, val);
		break;

	case GPIO_DIRECTION_OUTPUT:
		val = read32(pdat->virt + GPIO_SWPORT_DDR);
		val |= 1 << offset;
		write32(pdat->virt + GPIO_SWPORT_DDR, val);
		break;

	default:
		break;
	}
}

static enum gpio_direction_t gpio_rk3288_get_dir(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	u32_t val;

	if(offset >= chip->ngpio)
		return GPIO_DIRECTION_INPUT;

	val = read32(pdat->virt + GPIO_SWPORT_DDR);
	if((val & (1 << offset)))
		return GPIO_DIRECTION_OUTPUT;
	return GPIO_DIRECTION_INPUT;
}

static void gpio_rk3288_set_value(struct gpiochip_t * chip, int offset, int value)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	u32_t val;

	if(offset >= chip->ngpio)
		return;

	val = read32(pdat->virt + GPIO_SWPORT_DR);
	val &= ~(1 << offset);
	val |= (!!value) << offset;
	write32(pdat->virt + GPIO_SWPORT_DR, val);
}

static int gpio_rk3288_get_value(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;
	u32_t val;

	if(offset >= chip->ngpio)
		return 0;

	val = read32(pdat->virt + GPIO_EXT_PORT);
	return !!(val & (1 << offset));
}

static int gpio_rk3288_to_irq(struct gpiochip_t * chip, int offset)
{
	struct gpio_rk3288_pdata_t * pdat = (struct gpio_rk3288_pdata_t *)chip->priv;

	if((offset >= chip->ngpio) || (pdat->oirq < 0))
		return -1;
	return pdat->oirq + offset;
}

static struct device_t * gpio_rk3288_probe(struct driver_t * drv, struct dtnode_t * n)
{
	struct gpio_rk3288_pdata_t * pdat;
	struct gpiochip_t * chip;
	struct device_t * dev;
	virtual_addr_t virt = phys_to_virt(dt_read_address(n));
	int base = dt_read_int(n, "gpio-base", -1);
	int ngpio = dt_read_int(n, "gpio-count", -1);

	if((base < 0) || (ngpio <= 0))
		return NULL;

	pdat = malloc(sizeof(struct gpio_rk3288_pdata_t));
	if(!pdat)
		return NULL;

	chip = malloc(sizeof(struct gpiochip_t));
	if(!chip)
	{
		free(pdat);
		return NULL;
	}

	pdat->virt = virt;
	pdat->pmu = phys_to_virt(RK3288_PMU_BASE);
	pdat->grf = phys_to_virt(RK3288_GRF_BASE);
	pdat->base = base;
	pdat->ngpio = ngpio;
	pdat->oirq = dt_read_int(n, "interrupt-offset", -1);

	chip->name = alloc_device_name(dt_read_name(n), -1);
	chip->base = pdat->base;
	chip->ngpio = pdat->ngpio;
	chip->set_cfg = gpio_rk3288_set_cfg;
	chip->get_cfg = gpio_rk3288_get_cfg;
	chip->set_pull = gpio_rk3288_set_pull;
	chip->get_pull = gpio_rk3288_get_pull;
	chip->set_drv = gpio_rk3288_set_drv;
	chip->get_drv = gpio_rk3288_get_drv;
	chip->set_rate = gpio_rk3288_set_rate;
	chip->get_rate = gpio_rk3288_get_rate;
	chip->set_dir = gpio_rk3288_set_dir;
	chip->get_dir = gpio_rk3288_get_dir;
	chip->set_value = gpio_rk3288_set_value;
	chip->get_value = gpio_rk3288_get_value;
	chip->to_irq = gpio_rk3288_to_irq;
	chip->priv = pdat;

	if(!register_gpiochip(&dev, chip))
	{
		free_device_name(chip->name);
		free(chip->priv);
		free(chip);
		return NULL;
	}
	dev->driver = drv;

	return dev;
}

static void gpio_rk3288_remove(struct device_t * dev)
{
	struct gpiochip_t * chip = (struct gpiochip_t *)dev->priv;

	if(chip && unregister_gpiochip(chip))
	{
		free_device_name(chip->name);
		free(chip->priv);
		free(chip);
	}
}

static void gpio_rk3288_suspend(struct device_t * dev)
{
}

static void gpio_rk3288_resume(struct device_t * dev)
{
}

static struct driver_t gpio_rk3288 = {
	.name		= "gpio-rk3288",
	.probe		= gpio_rk3288_probe,
	.remove		= gpio_rk3288_remove,
	.suspend	= gpio_rk3288_suspend,
	.resume		= gpio_rk3288_resume,
};

static __init void gpio_rk3288_driver_init(void)
{
	register_driver(&gpio_rk3288);
}

static __exit void gpio_rk3288_driver_exit(void)
{
	unregister_driver(&gpio_rk3288);
}

driver_initcall(gpio_rk3288_driver_init);
driver_exitcall(gpio_rk3288_driver_exit);
