
*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.758 ; gain = 2.020 ; free physical = 6396 ; free virtual = 12166
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2709.879 ; gain = 0.000 ; free physical = 6063 ; free virtual = 11859
INFO: [Netlist 29-17] Analyzing 2869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/constraints/top_vga_basys3.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/constraints/top_vga_basys3.xdc:12]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/constraints/top_vga_basys3.xdc:12]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.723 ; gain = 72.938 ; free physical = 5486 ; free virtual = 11361
Finished Parsing XDC File [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/constraints/top_vga_basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2838.727 ; gain = 0.000 ; free physical = 5503 ; free virtual = 11378
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2838.727 ; gain = 128.965 ; free physical = 5503 ; free virtual = 11378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.754 ; gain = 64.027 ; free physical = 5498 ; free virtual = 11374

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25ca4af64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2902.754 ; gain = 0.000 ; free physical = 5479 ; free virtual = 11355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 293cb2e3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5255 ; free virtual = 11129
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b4d429d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5266 ; free virtual = 11141
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 242893c32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5267 ; free virtual = 11142
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2a0c78c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5270 ; free virtual = 11145
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2a0c78c14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5270 ; free virtual = 11145
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 242893c32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5270 ; free virtual = 11145
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3110.754 ; gain = 0.000 ; free physical = 5270 ; free virtual = 11144
Ending Logic Optimization Task | Checksum: 1ab9b4c4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3110.754 ; gain = 0.004 ; free physical = 5270 ; free virtual = 11144

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1ab9b4c4f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5230 ; free virtual = 11115
Ending Power Optimization Task | Checksum: 1ab9b4c4f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3401.711 ; gain = 290.957 ; free physical = 5237 ; free virtual = 11122

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ab9b4c4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5237 ; free virtual = 11122

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5237 ; free virtual = 11122
Ending Netlist Obfuscation Task | Checksum: 1ab9b4c4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5237 ; free virtual = 11122
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3401.711 ; gain = 562.984 ; free physical = 5237 ; free virtual = 11122
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5217 ; free virtual = 11103
INFO: [Common 17-1381] The checkpoint '/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5151 ; free virtual = 11049
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6702265

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5151 ; free virtual = 11049
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5151 ; free virtual = 11049

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14c6bd3e6

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5172 ; free virtual = 11074

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d5b2a86d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5156 ; free virtual = 11061

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d5b2a86d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5156 ; free virtual = 11061
Phase 1 Placer Initialization | Checksum: 1d5b2a86d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5155 ; free virtual = 11061

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d004621c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5143 ; free virtual = 11048

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f6bf5b40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5145 ; free virtual = 11050

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f6bf5b40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5145 ; free virtual = 11050

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 525 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 138 nets or LUTs. Breaked 0 LUT, combined 138 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11023

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            138  |                   138  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            138  |                   138  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1defbf996

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5122 ; free virtual = 11027
Phase 2.4 Global Placement Core | Checksum: fe0e584c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5118 ; free virtual = 11024
Phase 2 Global Placement | Checksum: fe0e584c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5125 ; free virtual = 11031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101ba14dd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5127 ; free virtual = 11033

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c265a527

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5108 ; free virtual = 11014

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7d7c4e0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11025

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 107bbf520

Time (s): cpu = 00:01:06 ; elapsed = 00:00:20 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11025

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 145c0bc40

Time (s): cpu = 00:01:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11017

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f1a0add8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11021

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 180f785e5

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11021
Phase 3 Detail Placement | Checksum: 180f785e5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1975275b5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.199 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2379cf313

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19ce1eef8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005
Phase 4.1.1.1 BUFG Insertion | Checksum: 1975275b5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:28 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.199. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bff2442b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005

Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005
Phase 4.1 Post Commit Optimization | Checksum: 1bff2442b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bff2442b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bff2442b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5098 ; free virtual = 11005
Phase 4.3 Placer Reporting | Checksum: 1bff2442b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5097 ; free virtual = 11003

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5097 ; free virtual = 11004

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5097 ; free virtual = 11004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 215bcae77

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5096 ; free virtual = 11003
Ending Placer Task | Checksum: 11d812f5a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5095 ; free virtual = 11002
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5118 ; free virtual = 11025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5100 ; free virtual = 11031
INFO: [Common 17-1381] The checkpoint '/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5118 ; free virtual = 11029
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11021
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11027
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 5055 ; free virtual = 10993
INFO: [Common 17-1381] The checkpoint '/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 34e0ac8c ConstDB: 0 ShapeSum: e8a082ce RouteDB: 0
Post Restoration Checksum: NetGraph: f0a8cabb NumContArr: b4e3078a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a58bd245

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4976 ; free virtual = 10889

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a58bd245

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4983 ; free virtual = 10897

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a58bd245

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4948 ; free virtual = 10863

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a58bd245

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4948 ; free virtual = 10862
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d36f2ef7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4927 ; free virtual = 10844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.204  | TNS=0.000  | WHS=-0.327 | THS=-25.446|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14060
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14060
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 249a4946e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4921 ; free virtual = 10838

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 249a4946e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3401.711 ; gain = 0.000 ; free physical = 4921 ; free virtual = 10838
Phase 3 Initial Routing | Checksum: 217e20448

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4897 ; free virtual = 10814

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2202
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.304  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 3e5c9862

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4913 ; free virtual = 10830

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.304  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10711db61

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4907 ; free virtual = 10823
Phase 4 Rip-up And Reroute | Checksum: 10711db61

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4896 ; free virtual = 10813

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10711db61

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4903 ; free virtual = 10820

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10711db61

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4897 ; free virtual = 10813
Phase 5 Delay and Skew Optimization | Checksum: 10711db61

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4911 ; free virtual = 10828

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e508a7b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4913 ; free virtual = 10830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.304  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6ddc495

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4913 ; free virtual = 10830
Phase 6 Post Hold Fix | Checksum: d6ddc495

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4913 ; free virtual = 10830

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.79072 %
  Global Horizontal Routing Utilization  = 6.55323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1445353c7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4913 ; free virtual = 10830

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1445353c7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3427.379 ; gain = 25.668 ; free physical = 4912 ; free virtual = 10829

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 234de3b23

Time (s): cpu = 00:01:01 ; elapsed = 00:00:35 . Memory (MB): peak = 3475.398 ; gain = 73.688 ; free physical = 4903 ; free virtual = 10821

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.304  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 234de3b23

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3475.398 ; gain = 73.688 ; free physical = 4910 ; free virtual = 10828
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3475.398 ; gain = 73.688 ; free physical = 4950 ; free virtual = 10868

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 3475.398 ; gain = 73.688 ; free physical = 4952 ; free virtual = 10870
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.398 ; gain = 0.000 ; free physical = 4916 ; free virtual = 10865
INFO: [Common 17-1381] The checkpoint '/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3475.398 ; gain = 0.000 ; free physical = 4912 ; free virtual = 10840
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3528.184 ; gain = 52.785 ; free physical = 4887 ; free virtual = 10819
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3779.582 ; gain = 251.398 ; free physical = 4863 ; free virtual = 10804
INFO: [Common 17-206] Exiting Vivado at Mon Jul 29 19:33:22 2024...
