// Seed: 2172618685
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wire id_4
);
  assign id_2 = 1;
  parameter id_6 = 1;
  logic [1 : 1] id_7, id_8;
  assign id_7 = -1'h0;
  assign id_8 = 1'd0;
  wire [1 : -1] id_9;
endmodule
module module_1 #(
    parameter id_5 = 32'd4
) (
    output uwire id_0,
    input  tri1  id_1,
    output logic id_2
);
  logic [7:0] id_4;
  parameter id_5 = 1;
  final begin : LABEL_0
    for (id_0 = -1'b0; 1; id_2 = id_4) begin : LABEL_1
      `define pp_6 0
    end
  end
  assign id_0 = -1'b0;
  assign id_4[id_5] = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
