Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  5 20:22:02 2025
| Host         : A201-060 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_control_sets_placed.rpt
| Design       : computer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            5 |
|      4 |           20 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             120 |           51 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |          182 |
| Yes          | No                    | Yes                    |              96 |           66 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+-------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+--------------------------------+-------------------------------+------------------+----------------+
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rstn               |                1 |              1 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rstn               |                1 |              1 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rstn               |                2 |              2 |
|  U_SEG7/seg7_clk |                                | U_CPU/U_RF/rstn               |                1 |              3 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][16]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][20]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][5]_i_2_n_0  |                2 |              3 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              3 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][24]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][31]_i_3_n_0 |                1 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][5]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[2][31]_i_1_n_0   | U_CPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][31]_i_3_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][5]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[1][31]_i_1_n_0   | U_CPU/U_RF/rf[31][28]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][24]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][20]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][16]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][31]_i_3_n_0 |                2 |              4 |
|  Clk_CPU_BUFG    | U_CPU/U_RF/rf[3][31]_i_1_n_0   | U_CPU/U_RF/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG    |                                | U_CPU/U_RF/rstn               |               11 |             35 |
|  clk_IBUF_BUFG   |                                | U_SEG7/rstn                   |                8 |             35 |
|  clk_IBUF_BUFG   |                                | U_CPU/U_RF/rstn               |               31 |             47 |
|  Clk_CPU_BUFG    | U_CPU/U_DM/dmem[30][7]_i_1_n_0 |                               |              182 |            256 |
+------------------+--------------------------------+-------------------------------+------------------+----------------+


