{
  "module_name": "intel,agilex5-clkmgr.h",
  "hash_id": "f9dc432118c4eb9230e7699d6187217237d727cc2de1cd7b32b20f8551dc3144",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/intel,agilex5-clkmgr.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTEL_AGILEX5_CLKMGR_H\n#define __DT_BINDINGS_INTEL_AGILEX5_CLKMGR_H\n\n \n#define AGILEX5_OSC1\t\t\t0\n#define AGILEX5_CB_INTOSC_HS_DIV2_CLK\t1\n#define AGILEX5_CB_INTOSC_LS_CLK\t2\n#define AGILEX5_F2S_FREE_CLK\t\t3\n\n \n#define AGILEX5_MAIN_PLL_CLK\t\t4\n#define AGILEX5_MAIN_PLL_C0_CLK\t\t5\n#define AGILEX5_MAIN_PLL_C1_CLK\t\t6\n#define AGILEX5_MAIN_PLL_C2_CLK\t\t7\n#define AGILEX5_MAIN_PLL_C3_CLK\t\t8\n#define AGILEX5_PERIPH_PLL_CLK\t\t9\n#define AGILEX5_PERIPH_PLL_C0_CLK\t10\n#define AGILEX5_PERIPH_PLL_C1_CLK\t11\n#define AGILEX5_PERIPH_PLL_C2_CLK\t12\n#define AGILEX5_PERIPH_PLL_C3_CLK\t13\n#define AGILEX5_CORE0_FREE_CLK\t\t14\n#define AGILEX5_CORE1_FREE_CLK\t\t15\n#define AGILEX5_CORE2_FREE_CLK\t\t16\n#define AGILEX5_CORE3_FREE_CLK\t\t17\n#define AGILEX5_DSU_FREE_CLK\t\t18\n#define AGILEX5_BOOT_CLK\t\t19\n\n \n#define AGILEX5_L3_MAIN_FREE_CLK\t20\n#define AGILEX5_NOC_FREE_CLK\t\t21\n#define AGILEX5_S2F_USR0_CLK\t\t22\n#define AGILEX5_NOC_CLK\t\t\t23\n#define AGILEX5_EMAC_A_FREE_CLK\t\t24\n#define AGILEX5_EMAC_B_FREE_CLK\t\t25\n#define AGILEX5_EMAC_PTP_FREE_CLK\t26\n#define AGILEX5_GPIO_DB_FREE_CLK\t27\n#define AGILEX5_S2F_USER0_FREE_CLK\t28\n#define AGILEX5_S2F_USER1_FREE_CLK\t29\n#define AGILEX5_PSI_REF_FREE_CLK\t30\n#define AGILEX5_USB31_FREE_CLK\t\t31\n\n \n#define AGILEX5_CORE0_CLK\t\t32\n#define AGILEX5_CORE1_CLK\t\t33\n#define AGILEX5_CORE2_CLK\t\t34\n#define AGILEX5_CORE3_CLK\t\t35\n#define AGILEX5_MPU_CLK\t\t\t36\n#define AGILEX5_MPU_PERIPH_CLK\t\t37\n#define AGILEX5_MPU_CCU_CLK\t\t38\n#define AGILEX5_L4_MAIN_CLK\t\t39\n#define AGILEX5_L4_MP_CLK\t\t40\n#define AGILEX5_L4_SYS_FREE_CLK\t\t41\n#define AGILEX5_L4_SP_CLK\t\t42\n#define AGILEX5_CS_AT_CLK\t\t43\n#define AGILEX5_CS_TRACE_CLK\t\t44\n#define AGILEX5_CS_PDBG_CLK\t\t45\n#define AGILEX5_EMAC1_CLK\t\t47\n#define AGILEX5_EMAC2_CLK\t\t48\n#define AGILEX5_EMAC_PTP_CLK\t\t49\n#define AGILEX5_GPIO_DB_CLK\t\t50\n#define AGILEX5_S2F_USER0_CLK\t\t51\n#define AGILEX5_S2F_USER1_CLK\t\t52\n#define AGILEX5_PSI_REF_CLK\t\t53\n#define AGILEX5_USB31_SUSPEND_CLK\t54\n#define AGILEX5_EMAC0_CLK\t\t46\n#define AGILEX5_USB31_BUS_CLK_EARLY\t55\n#define AGILEX5_USB2OTG_HCLK\t\t56\n#define AGILEX5_SPIM_0_CLK\t\t57\n#define AGILEX5_SPIM_1_CLK\t\t58\n#define AGILEX5_SPIS_0_CLK\t\t59\n#define AGILEX5_SPIS_1_CLK\t\t60\n#define AGILEX5_DMA_CORE_CLK\t\t61\n#define AGILEX5_DMA_HS_CLK\t\t62\n#define AGILEX5_I3C_0_CORE_CLK\t\t63\n#define AGILEX5_I3C_1_CORE_CLK\t\t64\n#define AGILEX5_I2C_0_PCLK\t\t65\n#define AGILEX5_I2C_1_PCLK\t\t66\n#define AGILEX5_I2C_EMAC0_PCLK\t\t67\n#define AGILEX5_I2C_EMAC1_PCLK\t\t68\n#define AGILEX5_I2C_EMAC2_PCLK\t\t69\n#define AGILEX5_UART_0_PCLK\t\t70\n#define AGILEX5_UART_1_PCLK\t\t71\n#define AGILEX5_SPTIMER_0_PCLK\t\t72\n#define AGILEX5_SPTIMER_1_PCLK\t\t73\n#define AGILEX5_DFI_CLK\t\t\t74\n#define AGILEX5_NAND_NF_CLK\t\t75\n#define AGILEX5_NAND_BCH_CLK\t\t76\n#define AGILEX5_SDMMC_SDPHY_REG_CLK\t77\n#define AGILEX5_SDMCLK\t\t\t78\n#define AGILEX5_SOFTPHY_REG_PCLK\t79\n#define AGILEX5_SOFTPHY_PHY_CLK\t\t80\n#define AGILEX5_SOFTPHY_CTRL_CLK\t81\n#define AGILEX5_NUM_CLKS\t\t82\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}