
f030_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d10  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ec  08003dd0  08003dd0  00004dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040bc  080040bc  00006124  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080040bc  080040bc  00006124  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080040bc  080040bc  00006124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040bc  080040bc  000050bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040c0  080040c0  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  200000c0  080040c4  000060c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ram_isr_vector 000000c0  20000000  20000000  00007000  2**2
                  ALLOC
 10 .bss          00000610  20000128  08004128  00006128  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000738  08004128  00006738  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  00006124  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b7bf  00000000  00000000  0000614c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022ba  00000000  00000000  0001190b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  00013bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007b4  00000000  00000000  000145d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d23  00000000  00000000  00014d84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e549  00000000  00000000  00017aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005fd27  00000000  00000000  00025ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00085d17  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026f4  00000000  00000000  00085d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00088450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000128 	.word	0x20000128
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003db8 	.word	0x08003db8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000012c 	.word	0x2000012c
 8000104:	08003db8 	.word	0x08003db8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fc04 	bl	8000a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f908 	bl	8000460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f9f6 	bl	8000640 <MX_GPIO_Init>
  MX_DMA_Init();
 8000254:	f000 f9d6 	bl	8000604 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000258:	f000 f9a4 	bl	80005a4 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800025c:	f000 f962 	bl	8000524 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart1, DataFrame, 262);
 8000260:	2383      	movs	r3, #131	@ 0x83
 8000262:	005a      	lsls	r2, r3, #1
 8000264:	4969      	ldr	r1, [pc, #420]	@ (800040c <main+0x1c8>)
 8000266:	4b6a      	ldr	r3, [pc, #424]	@ (8000410 <main+0x1cc>)
 8000268:	0018      	movs	r0, r3
 800026a:	f002 f93a 	bl	80024e2 <HAL_UART_Receive_DMA>

	crc8.width  	 	= 8;
 800026e:	4b69      	ldr	r3, [pc, #420]	@ (8000414 <main+0x1d0>)
 8000270:	2208      	movs	r2, #8
 8000272:	701a      	strb	r2, [r3, #0]
	crc8.length 	 	= 3;
 8000274:	4a67      	ldr	r2, [pc, #412]	@ (8000414 <main+0x1d0>)
 8000276:	238c      	movs	r3, #140	@ 0x8c
 8000278:	005b      	lsls	r3, r3, #1
 800027a:	2103      	movs	r1, #3
 800027c:	50d1      	str	r1, [r2, r3]
	crc8.init		 	= 0;
 800027e:	4b65      	ldr	r3, [pc, #404]	@ (8000414 <main+0x1d0>)
 8000280:	2200      	movs	r2, #0
 8000282:	605a      	str	r2, [r3, #4]
	crc8.reflect_in 	= 0;
 8000284:	4b63      	ldr	r3, [pc, #396]	@ (8000414 <main+0x1d0>)
 8000286:	2200      	movs	r2, #0
 8000288:	731a      	strb	r2, [r3, #12]
	crc8.reflect_out	= 0;
 800028a:	4b62      	ldr	r3, [pc, #392]	@ (8000414 <main+0x1d0>)
 800028c:	2200      	movs	r2, #0
 800028e:	735a      	strb	r2, [r3, #13]

	crc16.length 		= 259;
 8000290:	4a61      	ldr	r2, [pc, #388]	@ (8000418 <main+0x1d4>)
 8000292:	238c      	movs	r3, #140	@ 0x8c
 8000294:	005b      	lsls	r3, r3, #1
 8000296:	2104      	movs	r1, #4
 8000298:	31ff      	adds	r1, #255	@ 0xff
 800029a:	50d1      	str	r1, [r2, r3]
	crc16.width  	 	= 8;
 800029c:	4b5e      	ldr	r3, [pc, #376]	@ (8000418 <main+0x1d4>)
 800029e:	2208      	movs	r2, #8
 80002a0:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if((data_ready_flag == 1) && (DataFrame[1] == BL_IND_CMD))
 80002a2:	4b5e      	ldr	r3, [pc, #376]	@ (800041c <main+0x1d8>)
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d129      	bne.n	8000300 <main+0xbc>
 80002ac:	4b57      	ldr	r3, [pc, #348]	@ (800040c <main+0x1c8>)
 80002ae:	785b      	ldrb	r3, [r3, #1]
 80002b0:	2bcc      	cmp	r3, #204	@ 0xcc
 80002b2:	d125      	bne.n	8000300 <main+0xbc>
	  {
		  data_ready_flag = 0;
 80002b4:	4b59      	ldr	r3, [pc, #356]	@ (800041c <main+0x1d8>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	701a      	strb	r2, [r3, #0]
		  crc8_val = crc_calc_crc8(&crc8);
 80002ba:	4b56      	ldr	r3, [pc, #344]	@ (8000414 <main+0x1d0>)
 80002bc:	0018      	movs	r0, r3
 80002be:	f003 f80b 	bl	80032d8 <crc_calc_crc8>
 80002c2:	0003      	movs	r3, r0
 80002c4:	001a      	movs	r2, r3
 80002c6:	4b56      	ldr	r3, [pc, #344]	@ (8000420 <main+0x1dc>)
 80002c8:	701a      	strb	r2, [r3, #0]

		  if(crc8_val == DataFrame[3])
 80002ca:	4b50      	ldr	r3, [pc, #320]	@ (800040c <main+0x1c8>)
 80002cc:	78da      	ldrb	r2, [r3, #3]
 80002ce:	4b54      	ldr	r3, [pc, #336]	@ (8000420 <main+0x1dc>)
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	429a      	cmp	r2, r3
 80002d4:	d10c      	bne.n	80002f0 <main+0xac>
		  {
			  bl_usart_printf("BL_ACK\r\nCRC8 value of command frame has matched with the calculated one...\r\n");
 80002d6:	4b53      	ldr	r3, [pc, #332]	@ (8000424 <main+0x1e0>)
 80002d8:	0018      	movs	r0, r3
 80002da:	f002 fef9 	bl	80030d0 <bl_usart_printf>
			  HAL_Delay(5);
 80002de:	2005      	movs	r0, #5
 80002e0:	f000 fc1c 	bl	8000b1c <HAL_Delay>
			  bl_execute_cmd(crc8.cmd[2]);
 80002e4:	4b4b      	ldr	r3, [pc, #300]	@ (8000414 <main+0x1d0>)
 80002e6:	7c1b      	ldrb	r3, [r3, #16]
 80002e8:	0018      	movs	r0, r3
 80002ea:	f002 ffd2 	bl	8003292 <bl_execute_cmd>
		  if(crc8_val == DataFrame[3])
 80002ee:	e08b      	b.n	8000408 <main+0x1c4>
		  }
		  else
		  {
			  bl_usart_printf("BL_NACK\r\nCRC8 value of command data frame has not matched with the calculated one...\r\nError code: 0x%x\r\n", COMMAND_CRC8_ERROR);
 80002f0:	4b4d      	ldr	r3, [pc, #308]	@ (8000428 <main+0x1e4>)
 80002f2:	2103      	movs	r1, #3
 80002f4:	0018      	movs	r0, r3
 80002f6:	f002 feeb 	bl	80030d0 <bl_usart_printf>
			  Error_Handler();
 80002fa:	f000 fa31 	bl	8000760 <Error_Handler>
		  if(crc8_val == DataFrame[3])
 80002fe:	e083      	b.n	8000408 <main+0x1c4>
		  }
	  }
	  else if((data_ready_flag == 1) && (DataFrame[1] == BL_IND_DATA))
 8000300:	4b46      	ldr	r3, [pc, #280]	@ (800041c <main+0x1d8>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	b2db      	uxtb	r3, r3
 8000306:	2b01      	cmp	r3, #1
 8000308:	d156      	bne.n	80003b8 <main+0x174>
 800030a:	4b40      	ldr	r3, [pc, #256]	@ (800040c <main+0x1c8>)
 800030c:	785b      	ldrb	r3, [r3, #1]
 800030e:	2bdd      	cmp	r3, #221	@ 0xdd
 8000310:	d152      	bne.n	80003b8 <main+0x174>
	  {
		  data_ready_flag = 0;
 8000312:	4b42      	ldr	r3, [pc, #264]	@ (800041c <main+0x1d8>)
 8000314:	2200      	movs	r2, #0
 8000316:	701a      	strb	r2, [r3, #0]
		  crc16_val = crc_calc_crc16(&crc16);
 8000318:	4b3f      	ldr	r3, [pc, #252]	@ (8000418 <main+0x1d4>)
 800031a:	0018      	movs	r0, r3
 800031c:	f003 f84a 	bl	80033b4 <crc_calc_crc16>
 8000320:	0003      	movs	r3, r0
 8000322:	001a      	movs	r2, r3
 8000324:	4b41      	ldr	r3, [pc, #260]	@ (800042c <main+0x1e8>)
 8000326:	801a      	strh	r2, [r3, #0]
		  chunk_crc16_val_from_host = ((DataFrame[259] << 8) | (DataFrame[260]));
 8000328:	4a38      	ldr	r2, [pc, #224]	@ (800040c <main+0x1c8>)
 800032a:	2304      	movs	r3, #4
 800032c:	33ff      	adds	r3, #255	@ 0xff
 800032e:	5cd3      	ldrb	r3, [r2, r3]
 8000330:	b21b      	sxth	r3, r3
 8000332:	021b      	lsls	r3, r3, #8
 8000334:	b21a      	sxth	r2, r3
 8000336:	4935      	ldr	r1, [pc, #212]	@ (800040c <main+0x1c8>)
 8000338:	2382      	movs	r3, #130	@ 0x82
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	5ccb      	ldrb	r3, [r1, r3]
 800033e:	b21b      	sxth	r3, r3
 8000340:	4313      	orrs	r3, r2
 8000342:	b21b      	sxth	r3, r3
 8000344:	b29a      	uxth	r2, r3
 8000346:	4b3a      	ldr	r3, [pc, #232]	@ (8000430 <main+0x1ec>)
 8000348:	801a      	strh	r2, [r3, #0]

		  if(crc16_val == chunk_crc16_val_from_host)
 800034a:	4b38      	ldr	r3, [pc, #224]	@ (800042c <main+0x1e8>)
 800034c:	881a      	ldrh	r2, [r3, #0]
 800034e:	4b38      	ldr	r3, [pc, #224]	@ (8000430 <main+0x1ec>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	429a      	cmp	r2, r3
 8000354:	d125      	bne.n	80003a2 <main+0x15e>
		  {
			  erase_count++;
 8000356:	4b37      	ldr	r3, [pc, #220]	@ (8000434 <main+0x1f0>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	3301      	adds	r3, #1
 800035c:	b2da      	uxtb	r2, r3
 800035e:	4b35      	ldr	r3, [pc, #212]	@ (8000434 <main+0x1f0>)
 8000360:	701a      	strb	r2, [r3, #0]
			  if(erase_count == 1) bl_erase_35kB_mem();
 8000362:	4b34      	ldr	r3, [pc, #208]	@ (8000434 <main+0x1f0>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b01      	cmp	r3, #1
 8000368:	d101      	bne.n	800036e <main+0x12a>
 800036a:	f002 ff13 	bl	8003194 <bl_erase_35kB_mem>
			  bl_write_mem_256_bytes(&crc16.firmware[3], flash_fw_addr);
 800036e:	4b32      	ldr	r3, [pc, #200]	@ (8000438 <main+0x1f4>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b32      	ldr	r3, [pc, #200]	@ (800043c <main+0x1f8>)
 8000374:	0011      	movs	r1, r2
 8000376:	0018      	movs	r0, r3
 8000378:	f002 ff3a 	bl	80031f0 <bl_write_mem_256_bytes>
			  bl_usart_printf("BL_ACK\r\nFirmware chunk has written to flash area...\r\n\r\n");
 800037c:	4b30      	ldr	r3, [pc, #192]	@ (8000440 <main+0x1fc>)
 800037e:	0018      	movs	r0, r3
 8000380:	f002 fea6 	bl	80030d0 <bl_usart_printf>
			  flash_fw_addr += 0x100;
 8000384:	4b2c      	ldr	r3, [pc, #176]	@ (8000438 <main+0x1f4>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	1c5a      	adds	r2, r3, #1
 800038a:	32ff      	adds	r2, #255	@ 0xff
 800038c:	4b2a      	ldr	r3, [pc, #168]	@ (8000438 <main+0x1f4>)
 800038e:	601a      	str	r2, [r3, #0]
			  chunks_total_crc16_val += crc16_val;
 8000390:	4b2c      	ldr	r3, [pc, #176]	@ (8000444 <main+0x200>)
 8000392:	881a      	ldrh	r2, [r3, #0]
 8000394:	4b25      	ldr	r3, [pc, #148]	@ (800042c <main+0x1e8>)
 8000396:	881b      	ldrh	r3, [r3, #0]
 8000398:	18d3      	adds	r3, r2, r3
 800039a:	b29a      	uxth	r2, r3
 800039c:	4b29      	ldr	r3, [pc, #164]	@ (8000444 <main+0x200>)
 800039e:	801a      	strh	r2, [r3, #0]
		  if(crc16_val == chunk_crc16_val_from_host)
 80003a0:	e032      	b.n	8000408 <main+0x1c4>
		  }
		  else
		  {
			  bl_usart_printf("BL_NACK\r\nThe chunk number which is could not written to flash is %d\r\nError code: 0x%x\r\n", chunk_count, CHUNK_CRC16_ERROR);
 80003a2:	4b29      	ldr	r3, [pc, #164]	@ (8000448 <main+0x204>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	0019      	movs	r1, r3
 80003a8:	4b28      	ldr	r3, [pc, #160]	@ (800044c <main+0x208>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	0018      	movs	r0, r3
 80003ae:	f002 fe8f 	bl	80030d0 <bl_usart_printf>
			  Error_Handler();
 80003b2:	f000 f9d5 	bl	8000760 <Error_Handler>
		  if(crc16_val == chunk_crc16_val_from_host)
 80003b6:	e027      	b.n	8000408 <main+0x1c4>
		  }
	  }
	  else if((data_ready_flag == 1) && (DataFrame[1] == BL_IND_CRC))
 80003b8:	4b18      	ldr	r3, [pc, #96]	@ (800041c <main+0x1d8>)
 80003ba:	781b      	ldrb	r3, [r3, #0]
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d000      	beq.n	80003c4 <main+0x180>
 80003c2:	e76e      	b.n	80002a2 <main+0x5e>
 80003c4:	4b11      	ldr	r3, [pc, #68]	@ (800040c <main+0x1c8>)
 80003c6:	785b      	ldrb	r3, [r3, #1]
 80003c8:	2bff      	cmp	r3, #255	@ 0xff
 80003ca:	d000      	beq.n	80003ce <main+0x18a>
 80003cc:	e769      	b.n	80002a2 <main+0x5e>
	  {
		  if((chunk_count == num_of_chunks) && (chunks_total_crc16_val == total_crc16_from_host))
 80003ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000448 <main+0x204>)
 80003d0:	781a      	ldrb	r2, [r3, #0]
 80003d2:	4b1f      	ldr	r3, [pc, #124]	@ (8000450 <main+0x20c>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	429a      	cmp	r2, r3
 80003d8:	d10d      	bne.n	80003f6 <main+0x1b2>
 80003da:	4b1a      	ldr	r3, [pc, #104]	@ (8000444 <main+0x200>)
 80003dc:	881a      	ldrh	r2, [r3, #0]
 80003de:	4b1d      	ldr	r3, [pc, #116]	@ (8000454 <main+0x210>)
 80003e0:	881b      	ldrh	r3, [r3, #0]
 80003e2:	429a      	cmp	r2, r3
 80003e4:	d107      	bne.n	80003f6 <main+0x1b2>
		  {
			  data_ready_flag = 0;
 80003e6:	4b0d      	ldr	r3, [pc, #52]	@ (800041c <main+0x1d8>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	701a      	strb	r2, [r3, #0]
			  bl_usart_printf("BL_ACK\r\nTotal firmware chunk has matched wtih calculated...\r\n");
 80003ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000458 <main+0x214>)
 80003ee:	0018      	movs	r0, r3
 80003f0:	f002 fe6e 	bl	80030d0 <bl_usart_printf>
 80003f4:	e008      	b.n	8000408 <main+0x1c4>
		  }
		  else
		  {
			  bl_usart_printf("BL_NACK\r\nTotal CRC16 value doesn't match with calculated...\r\nError code: 0x%x\r\n", TOTAL_CRC16_ERROR);
 80003f6:	4b19      	ldr	r3, [pc, #100]	@ (800045c <main+0x218>)
 80003f8:	2102      	movs	r1, #2
 80003fa:	0018      	movs	r0, r3
 80003fc:	f002 fe68 	bl	80030d0 <bl_usart_printf>
			  bl_erase_35kB_mem();
 8000400:	f002 fec8 	bl	8003194 <bl_erase_35kB_mem>
			  Error_Handler();
 8000404:	f000 f9ac 	bl	8000760 <Error_Handler>
	  if((data_ready_flag == 1) && (DataFrame[1] == BL_IND_CMD))
 8000408:	e74b      	b.n	80002a2 <main+0x5e>
 800040a:	46c0      	nop			@ (mov r8, r8)
 800040c:	20000274 	.word	0x20000274
 8000410:	200001a8 	.word	0x200001a8
 8000414:	20000380 	.word	0x20000380
 8000418:	2000049c 	.word	0x2000049c
 800041c:	2000037a 	.word	0x2000037a
 8000420:	2000037b 	.word	0x2000037b
 8000424:	08003dd0 	.word	0x08003dd0
 8000428:	08003e20 	.word	0x08003e20
 800042c:	2000037c 	.word	0x2000037c
 8000430:	200005c0 	.word	0x200005c0
 8000434:	200005ba 	.word	0x200005ba
 8000438:	200000c0 	.word	0x200000c0
 800043c:	200004b2 	.word	0x200004b2
 8000440:	08003e8c 	.word	0x08003e8c
 8000444:	200005bc 	.word	0x200005bc
 8000448:	200005b9 	.word	0x200005b9
 800044c:	08003ec4 	.word	0x08003ec4
 8000450:	200005b8 	.word	0x200005b8
 8000454:	200005be 	.word	0x200005be
 8000458:	08003f1c 	.word	0x08003f1c
 800045c:	08003f5c 	.word	0x08003f5c

08000460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000460:	b590      	push	{r4, r7, lr}
 8000462:	b095      	sub	sp, #84	@ 0x54
 8000464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000466:	2420      	movs	r4, #32
 8000468:	193b      	adds	r3, r7, r4
 800046a:	0018      	movs	r0, r3
 800046c:	2330      	movs	r3, #48	@ 0x30
 800046e:	001a      	movs	r2, r3
 8000470:	2100      	movs	r1, #0
 8000472:	f003 f825 	bl	80034c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000476:	2310      	movs	r3, #16
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	0018      	movs	r0, r3
 800047c:	2310      	movs	r3, #16
 800047e:	001a      	movs	r2, r3
 8000480:	2100      	movs	r1, #0
 8000482:	f003 f81d 	bl	80034c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000486:	003b      	movs	r3, r7
 8000488:	0018      	movs	r0, r3
 800048a:	2310      	movs	r3, #16
 800048c:	001a      	movs	r2, r3
 800048e:	2100      	movs	r1, #0
 8000490:	f003 f816 	bl	80034c0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000494:	0021      	movs	r1, r4
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2202      	movs	r2, #2
 800049a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2201      	movs	r2, #1
 80004a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2210      	movs	r2, #16
 80004a6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2202      	movs	r2, #2
 80004ac:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2200      	movs	r2, #0
 80004b2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	22a0      	movs	r2, #160	@ 0xa0
 80004b8:	0392      	lsls	r2, r2, #14
 80004ba:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004bc:	187b      	adds	r3, r7, r1
 80004be:	2200      	movs	r2, #0
 80004c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	0018      	movs	r0, r3
 80004c6:	f001 f935 	bl	8001734 <HAL_RCC_OscConfig>
 80004ca:	1e03      	subs	r3, r0, #0
 80004cc:	d001      	beq.n	80004d2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80004ce:	f000 f947 	bl	8000760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d2:	2110      	movs	r1, #16
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2207      	movs	r2, #7
 80004d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2202      	movs	r2, #2
 80004de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2101      	movs	r1, #1
 80004f0:	0018      	movs	r0, r3
 80004f2:	f001 fc39 	bl	8001d68 <HAL_RCC_ClockConfig>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d001      	beq.n	80004fe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80004fa:	f000 f931 	bl	8000760 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004fe:	003b      	movs	r3, r7
 8000500:	2201      	movs	r2, #1
 8000502:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000504:	003b      	movs	r3, r7
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800050a:	003b      	movs	r3, r7
 800050c:	0018      	movs	r0, r3
 800050e:	f001 fd6f 	bl	8001ff0 <HAL_RCCEx_PeriphCLKConfig>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000516:	f000 f923 	bl	8000760 <Error_Handler>
  }
}
 800051a:	46c0      	nop			@ (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b015      	add	sp, #84	@ 0x54
 8000520:	bd90      	pop	{r4, r7, pc}
	...

08000524 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000528:	4b1c      	ldr	r3, [pc, #112]	@ (800059c <MX_SPI1_Init+0x78>)
 800052a:	4a1d      	ldr	r2, [pc, #116]	@ (80005a0 <MX_SPI1_Init+0x7c>)
 800052c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800052e:	4b1b      	ldr	r3, [pc, #108]	@ (800059c <MX_SPI1_Init+0x78>)
 8000530:	2282      	movs	r2, #130	@ 0x82
 8000532:	0052      	lsls	r2, r2, #1
 8000534:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000536:	4b19      	ldr	r3, [pc, #100]	@ (800059c <MX_SPI1_Init+0x78>)
 8000538:	2280      	movs	r2, #128	@ 0x80
 800053a:	0212      	lsls	r2, r2, #8
 800053c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800053e:	4b17      	ldr	r3, [pc, #92]	@ (800059c <MX_SPI1_Init+0x78>)
 8000540:	22c0      	movs	r2, #192	@ 0xc0
 8000542:	0092      	lsls	r2, r2, #2
 8000544:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000546:	4b15      	ldr	r3, [pc, #84]	@ (800059c <MX_SPI1_Init+0x78>)
 8000548:	2200      	movs	r2, #0
 800054a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800054c:	4b13      	ldr	r3, [pc, #76]	@ (800059c <MX_SPI1_Init+0x78>)
 800054e:	2200      	movs	r2, #0
 8000550:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000552:	4b12      	ldr	r3, [pc, #72]	@ (800059c <MX_SPI1_Init+0x78>)
 8000554:	2280      	movs	r2, #128	@ 0x80
 8000556:	0092      	lsls	r2, r2, #2
 8000558:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <MX_SPI1_Init+0x78>)
 800055c:	2210      	movs	r2, #16
 800055e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000560:	4b0e      	ldr	r3, [pc, #56]	@ (800059c <MX_SPI1_Init+0x78>)
 8000562:	2200      	movs	r2, #0
 8000564:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <MX_SPI1_Init+0x78>)
 8000568:	2200      	movs	r2, #0
 800056a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800056c:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <MX_SPI1_Init+0x78>)
 800056e:	2200      	movs	r2, #0
 8000570:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000572:	4b0a      	ldr	r3, [pc, #40]	@ (800059c <MX_SPI1_Init+0x78>)
 8000574:	2207      	movs	r2, #7
 8000576:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000578:	4b08      	ldr	r3, [pc, #32]	@ (800059c <MX_SPI1_Init+0x78>)
 800057a:	2200      	movs	r2, #0
 800057c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800057e:	4b07      	ldr	r3, [pc, #28]	@ (800059c <MX_SPI1_Init+0x78>)
 8000580:	2208      	movs	r2, #8
 8000582:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000584:	4b05      	ldr	r3, [pc, #20]	@ (800059c <MX_SPI1_Init+0x78>)
 8000586:	0018      	movs	r0, r3
 8000588:	f001 fe00 	bl	800218c <HAL_SPI_Init>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000590:	f000 f8e6 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000594:	46c0      	nop			@ (mov r8, r8)
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	20000144 	.word	0x20000144
 80005a0:	40013000 	.word	0x40013000

080005a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005a8:	4b14      	ldr	r3, [pc, #80]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005aa:	4a15      	ldr	r2, [pc, #84]	@ (8000600 <MX_USART1_UART_Init+0x5c>)
 80005ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005ae:	4b13      	ldr	r3, [pc, #76]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005b0:	22e1      	movs	r2, #225	@ 0xe1
 80005b2:	0252      	lsls	r2, r2, #9
 80005b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005b6:	4b11      	ldr	r3, [pc, #68]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005bc:	4b0f      	ldr	r3, [pc, #60]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005c2:	4b0e      	ldr	r3, [pc, #56]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005c8:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005ca:	220c      	movs	r2, #12
 80005cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ce:	4b0b      	ldr	r3, [pc, #44]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d4:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005da:	4b08      	ldr	r3, [pc, #32]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005dc:	2200      	movs	r2, #0
 80005de:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005e0:	4b06      	ldr	r3, [pc, #24]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005e6:	4b05      	ldr	r3, [pc, #20]	@ (80005fc <MX_USART1_UART_Init+0x58>)
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fe87 	bl	80022fc <HAL_UART_Init>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005f2:	f000 f8b5 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	200001a8 	.word	0x200001a8
 8000600:	40013800 	.word	0x40013800

08000604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800060a:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <MX_DMA_Init+0x38>)
 800060c:	695a      	ldr	r2, [r3, #20]
 800060e:	4b0b      	ldr	r3, [pc, #44]	@ (800063c <MX_DMA_Init+0x38>)
 8000610:	2101      	movs	r1, #1
 8000612:	430a      	orrs	r2, r1
 8000614:	615a      	str	r2, [r3, #20]
 8000616:	4b09      	ldr	r3, [pc, #36]	@ (800063c <MX_DMA_Init+0x38>)
 8000618:	695b      	ldr	r3, [r3, #20]
 800061a:	2201      	movs	r2, #1
 800061c:	4013      	ands	r3, r2
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000622:	2200      	movs	r2, #0
 8000624:	2100      	movs	r1, #0
 8000626:	200a      	movs	r0, #10
 8000628:	f000 fb48 	bl	8000cbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800062c:	200a      	movs	r0, #10
 800062e:	f000 fb5a 	bl	8000ce6 <HAL_NVIC_EnableIRQ>

}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b002      	add	sp, #8
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	40021000 	.word	0x40021000

08000640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <MX_GPIO_Init+0x2c>)
 8000648:	695a      	ldr	r2, [r3, #20]
 800064a:	4b08      	ldr	r3, [pc, #32]	@ (800066c <MX_GPIO_Init+0x2c>)
 800064c:	2180      	movs	r1, #128	@ 0x80
 800064e:	0289      	lsls	r1, r1, #10
 8000650:	430a      	orrs	r2, r1
 8000652:	615a      	str	r2, [r3, #20]
 8000654:	4b05      	ldr	r3, [pc, #20]	@ (800066c <MX_GPIO_Init+0x2c>)
 8000656:	695a      	ldr	r2, [r3, #20]
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	029b      	lsls	r3, r3, #10
 800065c:	4013      	ands	r3, r2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000662:	46c0      	nop			@ (mov r8, r8)
 8000664:	46bd      	mov	sp, r7
 8000666:	b002      	add	sp, #8
 8000668:	bd80      	pop	{r7, pc}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	40021000 	.word	0x40021000

08000670 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	if((huart->Instance == USART1) )
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a2f      	ldr	r2, [pc, #188]	@ (800073c <HAL_UART_RxCpltCallback+0xcc>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d150      	bne.n	8000724 <HAL_UART_RxCpltCallback+0xb4>
	{
		if((DataFrame[1] == BL_IND_CMD) && (DataFrame[0] == BL_START))
 8000682:	4b2f      	ldr	r3, [pc, #188]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 8000684:	785b      	ldrb	r3, [r3, #1]
 8000686:	2bcc      	cmp	r3, #204	@ 0xcc
 8000688:	d10f      	bne.n	80006aa <HAL_UART_RxCpltCallback+0x3a>
 800068a:	4b2d      	ldr	r3, [pc, #180]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b24      	cmp	r3, #36	@ 0x24
 8000690:	d10b      	bne.n	80006aa <HAL_UART_RxCpltCallback+0x3a>
		{
			data_ready_flag = 1;
 8000692:	4b2c      	ldr	r3, [pc, #176]	@ (8000744 <HAL_UART_RxCpltCallback+0xd4>)
 8000694:	2201      	movs	r2, #1
 8000696:	701a      	strb	r2, [r3, #0]
			memcpy(crc8.cmd, &DataFrame[0], 5);
 8000698:	4b2b      	ldr	r3, [pc, #172]	@ (8000748 <HAL_UART_RxCpltCallback+0xd8>)
 800069a:	220e      	movs	r2, #14
 800069c:	4928      	ldr	r1, [pc, #160]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 800069e:	189b      	adds	r3, r3, r2
 80006a0:	2205      	movs	r2, #5
 80006a2:	0018      	movs	r0, r3
 80006a4:	f002 ff40 	bl	8003528 <memcpy>
 80006a8:	e03c      	b.n	8000724 <HAL_UART_RxCpltCallback+0xb4>
		}
		else if((DataFrame[1] == BL_IND_DATA) && (DataFrame[0] == BL_START))
 80006aa:	4b25      	ldr	r3, [pc, #148]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006ac:	785b      	ldrb	r3, [r3, #1]
 80006ae:	2bdd      	cmp	r3, #221	@ 0xdd
 80006b0:	d118      	bne.n	80006e4 <HAL_UART_RxCpltCallback+0x74>
 80006b2:	4b23      	ldr	r3, [pc, #140]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b24      	cmp	r3, #36	@ 0x24
 80006b8:	d114      	bne.n	80006e4 <HAL_UART_RxCpltCallback+0x74>
		{
			data_ready_flag = 1;
 80006ba:	4b22      	ldr	r3, [pc, #136]	@ (8000744 <HAL_UART_RxCpltCallback+0xd4>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
			num_of_chunks = DataFrame[2];	// Number of chunks sent by host device
 80006c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006c2:	789a      	ldrb	r2, [r3, #2]
 80006c4:	4b21      	ldr	r3, [pc, #132]	@ (800074c <HAL_UART_RxCpltCallback+0xdc>)
 80006c6:	701a      	strb	r2, [r3, #0]
			memcpy(&crc16.firmware[0], &DataFrame[0], MAX_SIZE_OF_ARRAY);
 80006c8:	2383      	movs	r3, #131	@ 0x83
 80006ca:	005a      	lsls	r2, r3, #1
 80006cc:	491c      	ldr	r1, [pc, #112]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <HAL_UART_RxCpltCallback+0xe0>)
 80006d0:	0018      	movs	r0, r3
 80006d2:	f002 ff29 	bl	8003528 <memcpy>
			chunk_count++;
 80006d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <HAL_UART_RxCpltCallback+0xe4>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	3301      	adds	r3, #1
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <HAL_UART_RxCpltCallback+0xe4>)
 80006e0:	701a      	strb	r2, [r3, #0]
 80006e2:	e01f      	b.n	8000724 <HAL_UART_RxCpltCallback+0xb4>
		}
		else if((DataFrame[1] == BL_IND_CRC) && (DataFrame[0] == BL_START))
 80006e4:	4b16      	ldr	r3, [pc, #88]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006e6:	785b      	ldrb	r3, [r3, #1]
 80006e8:	2bff      	cmp	r3, #255	@ 0xff
 80006ea:	d114      	bne.n	8000716 <HAL_UART_RxCpltCallback+0xa6>
 80006ec:	4b14      	ldr	r3, [pc, #80]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b24      	cmp	r3, #36	@ 0x24
 80006f2:	d110      	bne.n	8000716 <HAL_UART_RxCpltCallback+0xa6>
		{
			data_ready_flag = 1;
 80006f4:	4b13      	ldr	r3, [pc, #76]	@ (8000744 <HAL_UART_RxCpltCallback+0xd4>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	701a      	strb	r2, [r3, #0]
			total_crc16_from_host = (DataFrame[2] << 8) | (DataFrame[3] & 0xFF);
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 80006fc:	789b      	ldrb	r3, [r3, #2]
 80006fe:	b21b      	sxth	r3, r3
 8000700:	021b      	lsls	r3, r3, #8
 8000702:	b21a      	sxth	r2, r3
 8000704:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 8000706:	78db      	ldrb	r3, [r3, #3]
 8000708:	b21b      	sxth	r3, r3
 800070a:	4313      	orrs	r3, r2
 800070c:	b21b      	sxth	r3, r3
 800070e:	b29a      	uxth	r2, r3
 8000710:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <HAL_UART_RxCpltCallback+0xe8>)
 8000712:	801a      	strh	r2, [r3, #0]
 8000714:	e006      	b.n	8000724 <HAL_UART_RxCpltCallback+0xb4>
		}
		else
		{
			memset((void*)&DataFrame[0], 0, 262);
 8000716:	2383      	movs	r3, #131	@ 0x83
 8000718:	005a      	lsls	r2, r3, #1
 800071a:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 800071c:	2100      	movs	r1, #0
 800071e:	0018      	movs	r0, r3
 8000720:	f002 fece 	bl	80034c0 <memset>
		}
	}
//	HAL_UART_Receive_IT(&huart1, DataFrame, 262);
	HAL_UART_Receive_DMA(&huart1, DataFrame, 262);
 8000724:	2383      	movs	r3, #131	@ 0x83
 8000726:	005a      	lsls	r2, r3, #1
 8000728:	4905      	ldr	r1, [pc, #20]	@ (8000740 <HAL_UART_RxCpltCallback+0xd0>)
 800072a:	4b0c      	ldr	r3, [pc, #48]	@ (800075c <HAL_UART_RxCpltCallback+0xec>)
 800072c:	0018      	movs	r0, r3
 800072e:	f001 fed8 	bl	80024e2 <HAL_UART_Receive_DMA>
}
 8000732:	46c0      	nop			@ (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b002      	add	sp, #8
 8000738:	bd80      	pop	{r7, pc}
 800073a:	46c0      	nop			@ (mov r8, r8)
 800073c:	40013800 	.word	0x40013800
 8000740:	20000274 	.word	0x20000274
 8000744:	2000037a 	.word	0x2000037a
 8000748:	20000380 	.word	0x20000380
 800074c:	200005b8 	.word	0x200005b8
 8000750:	200004af 	.word	0x200004af
 8000754:	200005b9 	.word	0x200005b9
 8000758:	200005be 	.word	0x200005be
 800075c:	200001a8 	.word	0x200001a8

08000760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000764:	b672      	cpsid	i
}
 8000766:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	e7fd      	b.n	8000768 <Error_Handler+0x8>

0800076c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000772:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <HAL_MspInit+0x44>)
 8000774:	699a      	ldr	r2, [r3, #24]
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <HAL_MspInit+0x44>)
 8000778:	2101      	movs	r1, #1
 800077a:	430a      	orrs	r2, r1
 800077c:	619a      	str	r2, [r3, #24]
 800077e:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <HAL_MspInit+0x44>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	2201      	movs	r2, #1
 8000784:	4013      	ands	r3, r2
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800078a:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <HAL_MspInit+0x44>)
 800078c:	69da      	ldr	r2, [r3, #28]
 800078e:	4b08      	ldr	r3, [pc, #32]	@ (80007b0 <HAL_MspInit+0x44>)
 8000790:	2180      	movs	r1, #128	@ 0x80
 8000792:	0549      	lsls	r1, r1, #21
 8000794:	430a      	orrs	r2, r1
 8000796:	61da      	str	r2, [r3, #28]
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <HAL_MspInit+0x44>)
 800079a:	69da      	ldr	r2, [r3, #28]
 800079c:	2380      	movs	r3, #128	@ 0x80
 800079e:	055b      	lsls	r3, r3, #21
 80007a0:	4013      	ands	r3, r2
 80007a2:	603b      	str	r3, [r7, #0]
 80007a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a6:	46c0      	nop			@ (mov r8, r8)
 80007a8:	46bd      	mov	sp, r7
 80007aa:	b002      	add	sp, #8
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			@ (mov r8, r8)
 80007b0:	40021000 	.word	0x40021000

080007b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007b4:	b590      	push	{r4, r7, lr}
 80007b6:	b08b      	sub	sp, #44	@ 0x2c
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007bc:	2414      	movs	r4, #20
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	0018      	movs	r0, r3
 80007c2:	2314      	movs	r3, #20
 80007c4:	001a      	movs	r2, r3
 80007c6:	2100      	movs	r1, #0
 80007c8:	f002 fe7a 	bl	80034c0 <memset>
  if(hspi->Instance==SPI1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a1c      	ldr	r2, [pc, #112]	@ (8000844 <HAL_SPI_MspInit+0x90>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d132      	bne.n	800083c <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80007d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 80007d8:	699a      	ldr	r2, [r3, #24]
 80007da:	4b1b      	ldr	r3, [pc, #108]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 80007dc:	2180      	movs	r1, #128	@ 0x80
 80007de:	0149      	lsls	r1, r1, #5
 80007e0:	430a      	orrs	r2, r1
 80007e2:	619a      	str	r2, [r3, #24]
 80007e4:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 80007e6:	699a      	ldr	r2, [r3, #24]
 80007e8:	2380      	movs	r3, #128	@ 0x80
 80007ea:	015b      	lsls	r3, r3, #5
 80007ec:	4013      	ands	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	4b15      	ldr	r3, [pc, #84]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 80007f4:	695a      	ldr	r2, [r3, #20]
 80007f6:	4b14      	ldr	r3, [pc, #80]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 80007f8:	2180      	movs	r1, #128	@ 0x80
 80007fa:	0289      	lsls	r1, r1, #10
 80007fc:	430a      	orrs	r2, r1
 80007fe:	615a      	str	r2, [r3, #20]
 8000800:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <HAL_SPI_MspInit+0x94>)
 8000802:	695a      	ldr	r2, [r3, #20]
 8000804:	2380      	movs	r3, #128	@ 0x80
 8000806:	029b      	lsls	r3, r3, #10
 8000808:	4013      	ands	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800080e:	0021      	movs	r1, r4
 8000810:	187b      	adds	r3, r7, r1
 8000812:	22a0      	movs	r2, #160	@ 0xa0
 8000814:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2202      	movs	r2, #2
 800081a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	187b      	adds	r3, r7, r1
 800081e:	2200      	movs	r2, #0
 8000820:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000822:	187b      	adds	r3, r7, r1
 8000824:	2203      	movs	r2, #3
 8000826:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000828:	187b      	adds	r3, r7, r1
 800082a:	2200      	movs	r2, #0
 800082c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082e:	187a      	adds	r2, r7, r1
 8000830:	2390      	movs	r3, #144	@ 0x90
 8000832:	05db      	lsls	r3, r3, #23
 8000834:	0011      	movs	r1, r2
 8000836:	0018      	movs	r0, r3
 8000838:	f000 fe0c 	bl	8001454 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800083c:	46c0      	nop			@ (mov r8, r8)
 800083e:	46bd      	mov	sp, r7
 8000840:	b00b      	add	sp, #44	@ 0x2c
 8000842:	bd90      	pop	{r4, r7, pc}
 8000844:	40013000 	.word	0x40013000
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b08b      	sub	sp, #44	@ 0x2c
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	2414      	movs	r4, #20
 8000856:	193b      	adds	r3, r7, r4
 8000858:	0018      	movs	r0, r3
 800085a:	2314      	movs	r3, #20
 800085c:	001a      	movs	r2, r3
 800085e:	2100      	movs	r1, #0
 8000860:	f002 fe2e 	bl	80034c0 <memset>
  if(huart->Instance==USART1)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a30      	ldr	r2, [pc, #192]	@ (800092c <HAL_UART_MspInit+0xe0>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d15a      	bne.n	8000924 <HAL_UART_MspInit+0xd8>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800086e:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 8000870:	699a      	ldr	r2, [r3, #24]
 8000872:	4b2f      	ldr	r3, [pc, #188]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 8000874:	2180      	movs	r1, #128	@ 0x80
 8000876:	01c9      	lsls	r1, r1, #7
 8000878:	430a      	orrs	r2, r1
 800087a:	619a      	str	r2, [r3, #24]
 800087c:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 800087e:	699a      	ldr	r2, [r3, #24]
 8000880:	2380      	movs	r3, #128	@ 0x80
 8000882:	01db      	lsls	r3, r3, #7
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	4b29      	ldr	r3, [pc, #164]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 800088c:	695a      	ldr	r2, [r3, #20]
 800088e:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 8000890:	2180      	movs	r1, #128	@ 0x80
 8000892:	0289      	lsls	r1, r1, #10
 8000894:	430a      	orrs	r2, r1
 8000896:	615a      	str	r2, [r3, #20]
 8000898:	4b25      	ldr	r3, [pc, #148]	@ (8000930 <HAL_UART_MspInit+0xe4>)
 800089a:	695a      	ldr	r2, [r3, #20]
 800089c:	2380      	movs	r3, #128	@ 0x80
 800089e:	029b      	lsls	r3, r3, #10
 80008a0:	4013      	ands	r3, r2
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	22c0      	movs	r2, #192	@ 0xc0
 80008aa:	00d2      	lsls	r2, r2, #3
 80008ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	0021      	movs	r1, r4
 80008b0:	187b      	adds	r3, r7, r1
 80008b2:	2202      	movs	r2, #2
 80008b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2203      	movs	r2, #3
 80008c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2201      	movs	r2, #1
 80008c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	187a      	adds	r2, r7, r1
 80008ca:	2390      	movs	r3, #144	@ 0x90
 80008cc:	05db      	lsls	r3, r3, #23
 80008ce:	0011      	movs	r1, r2
 80008d0:	0018      	movs	r0, r3
 80008d2:	f000 fdbf 	bl	8001454 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80008d6:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008d8:	4a17      	ldr	r2, [pc, #92]	@ (8000938 <HAL_UART_MspInit+0xec>)
 80008da:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008dc:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008de:	2200      	movs	r2, #0
 80008e0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 80008fc:	2220      	movs	r2, #32
 80008fe:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 8000902:	22c0      	movs	r2, #192	@ 0xc0
 8000904:	0192      	lsls	r2, r2, #6
 8000906:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 800090a:	0018      	movs	r0, r3
 800090c:	f000 fa08 	bl	8000d20 <HAL_DMA_Init>
 8000910:	1e03      	subs	r3, r0, #0
 8000912:	d001      	beq.n	8000918 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000914:	f7ff ff24 	bl	8000760 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4a06      	ldr	r2, [pc, #24]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 800091c:	675a      	str	r2, [r3, #116]	@ 0x74
 800091e:	4b05      	ldr	r3, [pc, #20]	@ (8000934 <HAL_UART_MspInit+0xe8>)
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	b00b      	add	sp, #44	@ 0x2c
 800092a:	bd90      	pop	{r4, r7, pc}
 800092c:	40013800 	.word	0x40013800
 8000930:	40021000 	.word	0x40021000
 8000934:	20000230 	.word	0x20000230
 8000938:	40020030 	.word	0x40020030

0800093c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000940:	46c0      	nop			@ (mov r8, r8)
 8000942:	e7fd      	b.n	8000940 <NMI_Handler+0x4>

08000944 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000948:	46c0      	nop			@ (mov r8, r8)
 800094a:	e7fd      	b.n	8000948 <HardFault_Handler+0x4>

0800094c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000950:	46c0      	nop			@ (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}

08000956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000956:	b580      	push	{r7, lr}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800095a:	46c0      	nop			@ (mov r8, r8)
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000964:	f000 f8be 	bl	8000ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000968:	46c0      	nop			@ (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000974:	4b03      	ldr	r3, [pc, #12]	@ (8000984 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000976:	0018      	movs	r0, r3
 8000978:	f000 fa80 	bl	8000e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800097c:	46c0      	nop			@ (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	20000230 	.word	0x20000230

08000988 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000990:	4a14      	ldr	r2, [pc, #80]	@ (80009e4 <_sbrk+0x5c>)
 8000992:	4b15      	ldr	r3, [pc, #84]	@ (80009e8 <_sbrk+0x60>)
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800099c:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <_sbrk+0x64>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d102      	bne.n	80009aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009a4:	4b11      	ldr	r3, [pc, #68]	@ (80009ec <_sbrk+0x64>)
 80009a6:	4a12      	ldr	r2, [pc, #72]	@ (80009f0 <_sbrk+0x68>)
 80009a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <_sbrk+0x64>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	18d3      	adds	r3, r2, r3
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	d207      	bcs.n	80009c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b8:	f002 fd8a 	bl	80034d0 <__errno>
 80009bc:	0003      	movs	r3, r0
 80009be:	220c      	movs	r2, #12
 80009c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009c2:	2301      	movs	r3, #1
 80009c4:	425b      	negs	r3, r3
 80009c6:	e009      	b.n	80009dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c8:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <_sbrk+0x64>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009ce:	4b07      	ldr	r3, [pc, #28]	@ (80009ec <_sbrk+0x64>)
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	18d2      	adds	r2, r2, r3
 80009d6:	4b05      	ldr	r3, [pc, #20]	@ (80009ec <_sbrk+0x64>)
 80009d8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009da:	68fb      	ldr	r3, [r7, #12]
}
 80009dc:	0018      	movs	r0, r3
 80009de:	46bd      	mov	sp, r7
 80009e0:	b006      	add	sp, #24
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20002000 	.word	0x20002000
 80009e8:	00000400 	.word	0x00000400
 80009ec:	200005c4 	.word	0x200005c4
 80009f0:	20000738 	.word	0x20000738

080009f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a00:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a04:	f7ff fff6 	bl	80009f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a08:	480c      	ldr	r0, [pc, #48]	@ (8000a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0a:	490d      	ldr	r1, [pc, #52]	@ (8000a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a44 <LoopForever+0xe>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a20:	4c0a      	ldr	r4, [pc, #40]	@ (8000a4c <LoopForever+0x16>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a2e:	f002 fd55 	bl	80034dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a32:	f7ff fc07 	bl	8000244 <main>

08000a36 <LoopForever>:

LoopForever:
    b LoopForever
 8000a36:	e7fe      	b.n	8000a36 <LoopForever>
  ldr   r0, =_estack
 8000a38:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a3c:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8000a40:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8000a44:	080040c4 	.word	0x080040c4
  ldr r2, =_sbss
 8000a48:	20000128 	.word	0x20000128
  ldr r4, =_ebss
 8000a4c:	20000738 	.word	0x20000738

08000a50 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC1_IRQHandler>
	...

08000a54 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <HAL_Init+0x24>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <HAL_Init+0x24>)
 8000a5e:	2110      	movs	r1, #16
 8000a60:	430a      	orrs	r2, r1
 8000a62:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a64:	2003      	movs	r0, #3
 8000a66:	f000 f809 	bl	8000a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a6a:	f7ff fe7f 	bl	800076c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	0018      	movs	r0, r3
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			@ (mov r8, r8)
 8000a78:	40022000 	.word	0x40022000

08000a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a84:	4b14      	ldr	r3, [pc, #80]	@ (8000ad8 <HAL_InitTick+0x5c>)
 8000a86:	681c      	ldr	r4, [r3, #0]
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <HAL_InitTick+0x60>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	23fa      	movs	r3, #250	@ 0xfa
 8000a90:	0098      	lsls	r0, r3, #2
 8000a92:	f7ff fb4b 	bl	800012c <__udivsi3>
 8000a96:	0003      	movs	r3, r0
 8000a98:	0019      	movs	r1, r3
 8000a9a:	0020      	movs	r0, r4
 8000a9c:	f7ff fb46 	bl	800012c <__udivsi3>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 f92f 	bl	8000d06 <HAL_SYSTICK_Config>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000aac:	2301      	movs	r3, #1
 8000aae:	e00f      	b.n	8000ad0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	d80b      	bhi.n	8000ace <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab6:	6879      	ldr	r1, [r7, #4]
 8000ab8:	2301      	movs	r3, #1
 8000aba:	425b      	negs	r3, r3
 8000abc:	2200      	movs	r2, #0
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f000 f8fc 	bl	8000cbc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac4:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <HAL_InitTick+0x64>)
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000aca:	2300      	movs	r3, #0
 8000acc:	e000      	b.n	8000ad0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
}
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	b003      	add	sp, #12
 8000ad6:	bd90      	pop	{r4, r7, pc}
 8000ad8:	200000c4 	.word	0x200000c4
 8000adc:	200000cc 	.word	0x200000cc
 8000ae0:	200000c8 	.word	0x200000c8

08000ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae8:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <HAL_IncTick+0x1c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	001a      	movs	r2, r3
 8000aee:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <HAL_IncTick+0x20>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	18d2      	adds	r2, r2, r3
 8000af4:	4b03      	ldr	r3, [pc, #12]	@ (8000b04 <HAL_IncTick+0x20>)
 8000af6:	601a      	str	r2, [r3, #0]
}
 8000af8:	46c0      	nop			@ (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	46c0      	nop			@ (mov r8, r8)
 8000b00:	200000cc 	.word	0x200000cc
 8000b04:	200005c8 	.word	0x200005c8

08000b08 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b0c:	4b02      	ldr	r3, [pc, #8]	@ (8000b18 <HAL_GetTick+0x10>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	0018      	movs	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	200005c8 	.word	0x200005c8

08000b1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b24:	f7ff fff0 	bl	8000b08 <HAL_GetTick>
 8000b28:	0003      	movs	r3, r0
 8000b2a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	3301      	adds	r3, #1
 8000b34:	d005      	beq.n	8000b42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <HAL_Delay+0x44>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	001a      	movs	r2, r3
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	189b      	adds	r3, r3, r2
 8000b40:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	f7ff ffe0 	bl	8000b08 <HAL_GetTick>
 8000b48:	0002      	movs	r2, r0
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d8f7      	bhi.n	8000b44 <HAL_Delay+0x28>
  {
  }
}
 8000b54:	46c0      	nop			@ (mov r8, r8)
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	b004      	add	sp, #16
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	200000cc 	.word	0x200000cc

08000b64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	0002      	movs	r2, r0
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b70:	1dfb      	adds	r3, r7, #7
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b76:	d809      	bhi.n	8000b8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b78:	1dfb      	adds	r3, r7, #7
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	231f      	movs	r3, #31
 8000b80:	401a      	ands	r2, r3
 8000b82:	4b04      	ldr	r3, [pc, #16]	@ (8000b94 <__NVIC_EnableIRQ+0x30>)
 8000b84:	2101      	movs	r1, #1
 8000b86:	4091      	lsls	r1, r2
 8000b88:	000a      	movs	r2, r1
 8000b8a:	601a      	str	r2, [r3, #0]
  }
}
 8000b8c:	46c0      	nop			@ (mov r8, r8)
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	b002      	add	sp, #8
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	e000e100 	.word	0xe000e100

08000b98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b98:	b590      	push	{r4, r7, lr}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	0002      	movs	r2, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bac:	d828      	bhi.n	8000c00 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bae:	4a2f      	ldr	r2, [pc, #188]	@ (8000c6c <__NVIC_SetPriority+0xd4>)
 8000bb0:	1dfb      	adds	r3, r7, #7
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b25b      	sxtb	r3, r3
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	33c0      	adds	r3, #192	@ 0xc0
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	589b      	ldr	r3, [r3, r2]
 8000bbe:	1dfa      	adds	r2, r7, #7
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	0011      	movs	r1, r2
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	400a      	ands	r2, r1
 8000bc8:	00d2      	lsls	r2, r2, #3
 8000bca:	21ff      	movs	r1, #255	@ 0xff
 8000bcc:	4091      	lsls	r1, r2
 8000bce:	000a      	movs	r2, r1
 8000bd0:	43d2      	mvns	r2, r2
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	019b      	lsls	r3, r3, #6
 8000bda:	22ff      	movs	r2, #255	@ 0xff
 8000bdc:	401a      	ands	r2, r3
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	0018      	movs	r0, r3
 8000be4:	2303      	movs	r3, #3
 8000be6:	4003      	ands	r3, r0
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bec:	481f      	ldr	r0, [pc, #124]	@ (8000c6c <__NVIC_SetPriority+0xd4>)
 8000bee:	1dfb      	adds	r3, r7, #7
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	b25b      	sxtb	r3, r3
 8000bf4:	089b      	lsrs	r3, r3, #2
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	33c0      	adds	r3, #192	@ 0xc0
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bfe:	e031      	b.n	8000c64 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c00:	4a1b      	ldr	r2, [pc, #108]	@ (8000c70 <__NVIC_SetPriority+0xd8>)
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	0019      	movs	r1, r3
 8000c08:	230f      	movs	r3, #15
 8000c0a:	400b      	ands	r3, r1
 8000c0c:	3b08      	subs	r3, #8
 8000c0e:	089b      	lsrs	r3, r3, #2
 8000c10:	3306      	adds	r3, #6
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	18d3      	adds	r3, r2, r3
 8000c16:	3304      	adds	r3, #4
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	1dfa      	adds	r2, r7, #7
 8000c1c:	7812      	ldrb	r2, [r2, #0]
 8000c1e:	0011      	movs	r1, r2
 8000c20:	2203      	movs	r2, #3
 8000c22:	400a      	ands	r2, r1
 8000c24:	00d2      	lsls	r2, r2, #3
 8000c26:	21ff      	movs	r1, #255	@ 0xff
 8000c28:	4091      	lsls	r1, r2
 8000c2a:	000a      	movs	r2, r1
 8000c2c:	43d2      	mvns	r2, r2
 8000c2e:	401a      	ands	r2, r3
 8000c30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	019b      	lsls	r3, r3, #6
 8000c36:	22ff      	movs	r2, #255	@ 0xff
 8000c38:	401a      	ands	r2, r3
 8000c3a:	1dfb      	adds	r3, r7, #7
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	0018      	movs	r0, r3
 8000c40:	2303      	movs	r3, #3
 8000c42:	4003      	ands	r3, r0
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c48:	4809      	ldr	r0, [pc, #36]	@ (8000c70 <__NVIC_SetPriority+0xd8>)
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	001c      	movs	r4, r3
 8000c50:	230f      	movs	r3, #15
 8000c52:	4023      	ands	r3, r4
 8000c54:	3b08      	subs	r3, #8
 8000c56:	089b      	lsrs	r3, r3, #2
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	3306      	adds	r3, #6
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	18c3      	adds	r3, r0, r3
 8000c60:	3304      	adds	r3, #4
 8000c62:	601a      	str	r2, [r3, #0]
}
 8000c64:	46c0      	nop			@ (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b003      	add	sp, #12
 8000c6a:	bd90      	pop	{r4, r7, pc}
 8000c6c:	e000e100 	.word	0xe000e100
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	1e5a      	subs	r2, r3, #1
 8000c80:	2380      	movs	r3, #128	@ 0x80
 8000c82:	045b      	lsls	r3, r3, #17
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d301      	bcc.n	8000c8c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e010      	b.n	8000cae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <SysTick_Config+0x44>)
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	3a01      	subs	r2, #1
 8000c92:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c94:	2301      	movs	r3, #1
 8000c96:	425b      	negs	r3, r3
 8000c98:	2103      	movs	r1, #3
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f7ff ff7c 	bl	8000b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <SysTick_Config+0x44>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca6:	4b04      	ldr	r3, [pc, #16]	@ (8000cb8 <SysTick_Config+0x44>)
 8000ca8:	2207      	movs	r2, #7
 8000caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cac:	2300      	movs	r3, #0
}
 8000cae:	0018      	movs	r0, r3
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	e000e010 	.word	0xe000e010

08000cbc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60b9      	str	r1, [r7, #8]
 8000cc4:	607a      	str	r2, [r7, #4]
 8000cc6:	210f      	movs	r1, #15
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	1c02      	adds	r2, r0, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	187b      	adds	r3, r7, r1
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	b25b      	sxtb	r3, r3
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f7ff ff5d 	bl	8000b98 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000cde:	46c0      	nop			@ (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b004      	add	sp, #16
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	0002      	movs	r2, r0
 8000cee:	1dfb      	adds	r3, r7, #7
 8000cf0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	b25b      	sxtb	r3, r3
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f7ff ff33 	bl	8000b64 <__NVIC_EnableIRQ>
}
 8000cfe:	46c0      	nop			@ (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b002      	add	sp, #8
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	0018      	movs	r0, r3
 8000d12:	f7ff ffaf 	bl	8000c74 <SysTick_Config>
 8000d16:	0003      	movs	r3, r0
}
 8000d18:	0018      	movs	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b002      	add	sp, #8
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d101      	bne.n	8000d36 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e036      	b.n	8000da4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2221      	movs	r2, #33	@ 0x21
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	4a18      	ldr	r2, [pc, #96]	@ (8000dac <HAL_DMA_Init+0x8c>)
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000d56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	695b      	ldr	r3, [r3, #20]
 8000d68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	69db      	ldr	r3, [r3, #28]
 8000d74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	68fa      	ldr	r2, [r7, #12]
 8000d82:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	0018      	movs	r0, r3
 8000d88:	f000 f946 	bl	8001018 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2221      	movs	r2, #33	@ 0x21
 8000d96:	2101      	movs	r1, #1
 8000d98:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2220      	movs	r2, #32
 8000d9e:	2100      	movs	r1, #0
 8000da0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b004      	add	sp, #16
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	ffffc00f 	.word	0xffffc00f

08000db0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	60f8      	str	r0, [r7, #12]
 8000db8:	60b9      	str	r1, [r7, #8]
 8000dba:	607a      	str	r2, [r7, #4]
 8000dbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000dbe:	2317      	movs	r3, #23
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2220      	movs	r2, #32
 8000dca:	5c9b      	ldrb	r3, [r3, r2]
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d101      	bne.n	8000dd4 <HAL_DMA_Start_IT+0x24>
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	e04f      	b.n	8000e74 <HAL_DMA_Start_IT+0xc4>
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2220      	movs	r2, #32
 8000dd8:	2101      	movs	r1, #1
 8000dda:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	2221      	movs	r2, #33	@ 0x21
 8000de0:	5c9b      	ldrb	r3, [r3, r2]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d13a      	bne.n	8000e5e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	2221      	movs	r2, #33	@ 0x21
 8000dec:	2102      	movs	r1, #2
 8000dee:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	2200      	movs	r2, #0
 8000df4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2101      	movs	r1, #1
 8000e02:	438a      	bics	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	68b9      	ldr	r1, [r7, #8]
 8000e0c:	68f8      	ldr	r0, [r7, #12]
 8000e0e:	f000 f8d7 	bl	8000fc0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d008      	beq.n	8000e2c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	210e      	movs	r1, #14
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	e00f      	b.n	8000e4c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	210a      	movs	r1, #10
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2104      	movs	r1, #4
 8000e48:	438a      	bics	r2, r1
 8000e4a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2101      	movs	r1, #1
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	e007      	b.n	8000e6e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2220      	movs	r2, #32
 8000e62:	2100      	movs	r1, #0
 8000e64:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000e66:	2317      	movs	r3, #23
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	2202      	movs	r2, #2
 8000e6c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000e6e:	2317      	movs	r3, #23
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	781b      	ldrb	r3, [r3, #0]
}
 8000e74:	0018      	movs	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b006      	add	sp, #24
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e98:	2204      	movs	r2, #4
 8000e9a:	409a      	lsls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	d024      	beq.n	8000eee <HAL_DMA_IRQHandler+0x72>
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d020      	beq.n	8000eee <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2220      	movs	r2, #32
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	d107      	bne.n	8000ec8 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	438a      	bics	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	4091      	lsls	r1, r2
 8000ed4:	000a      	movs	r2, r1
 8000ed6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d100      	bne.n	8000ee2 <HAL_DMA_IRQHandler+0x66>
 8000ee0:	e06a      	b.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	0010      	movs	r0, r2
 8000eea:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000eec:	e064      	b.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	68fa      	ldr	r2, [r7, #12]
 8000efa:	4013      	ands	r3, r2
 8000efc:	d02b      	beq.n	8000f56 <HAL_DMA_IRQHandler+0xda>
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	2202      	movs	r2, #2
 8000f02:	4013      	ands	r3, r2
 8000f04:	d027      	beq.n	8000f56 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2220      	movs	r2, #32
 8000f0e:	4013      	ands	r3, r2
 8000f10:	d10b      	bne.n	8000f2a <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	210a      	movs	r1, #10
 8000f1e:	438a      	bics	r2, r1
 8000f20:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2221      	movs	r2, #33	@ 0x21
 8000f26:	2101      	movs	r1, #1
 8000f28:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f32:	2102      	movs	r1, #2
 8000f34:	4091      	lsls	r1, r2
 8000f36:	000a      	movs	r2, r1
 8000f38:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2220      	movs	r2, #32
 8000f3e:	2100      	movs	r1, #0
 8000f40:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d036      	beq.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	0010      	movs	r0, r2
 8000f52:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000f54:	e030      	b.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5a:	2208      	movs	r2, #8
 8000f5c:	409a      	lsls	r2, r3
 8000f5e:	0013      	movs	r3, r2
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	4013      	ands	r3, r2
 8000f64:	d028      	beq.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	2208      	movs	r2, #8
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d024      	beq.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	210e      	movs	r1, #14
 8000f7a:	438a      	bics	r2, r1
 8000f7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f86:	2101      	movs	r1, #1
 8000f88:	4091      	lsls	r1, r2
 8000f8a:	000a      	movs	r2, r1
 8000f8c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2201      	movs	r2, #1
 8000f92:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2221      	movs	r2, #33	@ 0x21
 8000f98:	2101      	movs	r1, #1
 8000f9a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2220      	movs	r2, #32
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d005      	beq.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	0010      	movs	r0, r2
 8000fb4:	4798      	blx	r3
    }
  }
}
 8000fb6:	e7ff      	b.n	8000fb8 <HAL_DMA_IRQHandler+0x13c>
 8000fb8:	46c0      	nop			@ (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b004      	add	sp, #16
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fd6:	2101      	movs	r1, #1
 8000fd8:	4091      	lsls	r1, r2
 8000fda:	000a      	movs	r2, r1
 8000fdc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b10      	cmp	r3, #16
 8000fec:	d108      	bne.n	8001000 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	68ba      	ldr	r2, [r7, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000ffe:	e007      	b.n	8001010 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	68ba      	ldr	r2, [r7, #8]
 8001006:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	60da      	str	r2, [r3, #12]
}
 8001010:	46c0      	nop			@ (mov r8, r8)
 8001012:	46bd      	mov	sp, r7
 8001014:	b004      	add	sp, #16
 8001016:	bd80      	pop	{r7, pc}

08001018 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a08      	ldr	r2, [pc, #32]	@ (8001048 <DMA_CalcBaseAndBitshift+0x30>)
 8001026:	4694      	mov	ip, r2
 8001028:	4463      	add	r3, ip
 800102a:	2114      	movs	r1, #20
 800102c:	0018      	movs	r0, r3
 800102e:	f7ff f87d 	bl	800012c <__udivsi3>
 8001032:	0003      	movs	r3, r0
 8001034:	009a      	lsls	r2, r3, #2
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4a03      	ldr	r2, [pc, #12]	@ (800104c <DMA_CalcBaseAndBitshift+0x34>)
 800103e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001040:	46c0      	nop			@ (mov r8, r8)
 8001042:	46bd      	mov	sp, r7
 8001044:	b002      	add	sp, #8
 8001046:	bd80      	pop	{r7, pc}
 8001048:	bffdfff8 	.word	0xbffdfff8
 800104c:	40020000 	.word	0x40020000

08001050 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001052:	b087      	sub	sp, #28
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	603a      	str	r2, [r7, #0]
 800105c:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800105e:	2317      	movs	r3, #23
 8001060:	18fb      	adds	r3, r7, r3
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
  uint8_t index = 0U;
 8001066:	2316      	movs	r3, #22
 8001068:	18fb      	adds	r3, r7, r3
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
  uint8_t nbiterations = 0U;
 800106e:	2315      	movs	r3, #21
 8001070:	18fb      	adds	r3, r7, r3
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001076:	4b3e      	ldr	r3, [pc, #248]	@ (8001170 <HAL_FLASH_Program+0x120>)
 8001078:	7e1b      	ldrb	r3, [r3, #24]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d101      	bne.n	8001082 <HAL_FLASH_Program+0x32>
 800107e:	2302      	movs	r3, #2
 8001080:	e072      	b.n	8001168 <HAL_FLASH_Program+0x118>
 8001082:	4b3b      	ldr	r3, [pc, #236]	@ (8001170 <HAL_FLASH_Program+0x120>)
 8001084:	2201      	movs	r2, #1
 8001086:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001088:	2317      	movs	r3, #23
 800108a:	18fe      	adds	r6, r7, r3
 800108c:	4b39      	ldr	r3, [pc, #228]	@ (8001174 <HAL_FLASH_Program+0x124>)
 800108e:	0018      	movs	r0, r3
 8001090:	f000 f8c4 	bl	800121c <FLASH_WaitForLastOperation>
 8001094:	0003      	movs	r3, r0
 8001096:	7033      	strb	r3, [r6, #0]
  
  if(status == HAL_OK)
 8001098:	2317      	movs	r3, #23
 800109a:	18fb      	adds	r3, r7, r3
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d15c      	bne.n	800115c <HAL_FLASH_Program+0x10c>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d104      	bne.n	80010b2 <HAL_FLASH_Program+0x62>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80010a8:	2315      	movs	r3, #21
 80010aa:	18fb      	adds	r3, r7, r3
 80010ac:	2201      	movs	r2, #1
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e00b      	b.n	80010ca <HAL_FLASH_Program+0x7a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d104      	bne.n	80010c2 <HAL_FLASH_Program+0x72>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80010b8:	2315      	movs	r3, #21
 80010ba:	18fb      	adds	r3, r7, r3
 80010bc:	2202      	movs	r2, #2
 80010be:	701a      	strb	r2, [r3, #0]
 80010c0:	e003      	b.n	80010ca <HAL_FLASH_Program+0x7a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80010c2:	2315      	movs	r3, #21
 80010c4:	18fb      	adds	r3, r7, r3
 80010c6:	2204      	movs	r2, #4
 80010c8:	701a      	strb	r2, [r3, #0]
    }

    for (index = 0U; index < nbiterations; index++)
 80010ca:	2316      	movs	r3, #22
 80010cc:	18fb      	adds	r3, r7, r3
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	e039      	b.n	8001148 <HAL_FLASH_Program+0xf8>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80010d4:	2116      	movs	r1, #22
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	005a      	lsls	r2, r3, #1
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	18d0      	adds	r0, r2, r3
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	001a      	movs	r2, r3
 80010e8:	3a20      	subs	r2, #32
 80010ea:	2a00      	cmp	r2, #0
 80010ec:	db03      	blt.n	80010f6 <HAL_FLASH_Program+0xa6>
 80010ee:	6879      	ldr	r1, [r7, #4]
 80010f0:	40d1      	lsrs	r1, r2
 80010f2:	000c      	movs	r4, r1
 80010f4:	e008      	b.n	8001108 <HAL_FLASH_Program+0xb8>
 80010f6:	2220      	movs	r2, #32
 80010f8:	1ad2      	subs	r2, r2, r3
 80010fa:	6879      	ldr	r1, [r7, #4]
 80010fc:	4091      	lsls	r1, r2
 80010fe:	000a      	movs	r2, r1
 8001100:	6839      	ldr	r1, [r7, #0]
 8001102:	40d9      	lsrs	r1, r3
 8001104:	000c      	movs	r4, r1
 8001106:	4314      	orrs	r4, r2
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	40da      	lsrs	r2, r3
 800110c:	0015      	movs	r5, r2
 800110e:	b2a3      	uxth	r3, r4
 8001110:	0019      	movs	r1, r3
 8001112:	f000 f867 	bl	80011e4 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001116:	2317      	movs	r3, #23
 8001118:	18fe      	adds	r6, r7, r3
 800111a:	4b16      	ldr	r3, [pc, #88]	@ (8001174 <HAL_FLASH_Program+0x124>)
 800111c:	0018      	movs	r0, r3
 800111e:	f000 f87d 	bl	800121c <FLASH_WaitForLastOperation>
 8001122:	0003      	movs	r3, r0
 8001124:	7033      	strb	r3, [r6, #0]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001126:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <HAL_FLASH_Program+0x128>)
 8001128:	691a      	ldr	r2, [r3, #16]
 800112a:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <HAL_FLASH_Program+0x128>)
 800112c:	2101      	movs	r1, #1
 800112e:	438a      	bics	r2, r1
 8001130:	611a      	str	r2, [r3, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8001132:	2317      	movs	r3, #23
 8001134:	18fb      	adds	r3, r7, r3
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10e      	bne.n	800115a <HAL_FLASH_Program+0x10a>
    for (index = 0U; index < nbiterations; index++)
 800113c:	2116      	movs	r1, #22
 800113e:	187b      	adds	r3, r7, r1
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	187b      	adds	r3, r7, r1
 8001144:	3201      	adds	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
 8001148:	2316      	movs	r3, #22
 800114a:	18fa      	adds	r2, r7, r3
 800114c:	2315      	movs	r3, #21
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	7812      	ldrb	r2, [r2, #0]
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	429a      	cmp	r2, r3
 8001156:	d3bd      	bcc.n	80010d4 <HAL_FLASH_Program+0x84>
 8001158:	e000      	b.n	800115c <HAL_FLASH_Program+0x10c>
      {
        break;
 800115a:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800115c:	4b04      	ldr	r3, [pc, #16]	@ (8001170 <HAL_FLASH_Program+0x120>)
 800115e:	2200      	movs	r2, #0
 8001160:	761a      	strb	r2, [r3, #24]

  return status;
 8001162:	2317      	movs	r3, #23
 8001164:	18fb      	adds	r3, r7, r3
 8001166:	781b      	ldrb	r3, [r3, #0]
}
 8001168:	0018      	movs	r0, r3
 800116a:	46bd      	mov	sp, r7
 800116c:	b007      	add	sp, #28
 800116e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001170:	200005d0 	.word	0x200005d0
 8001174:	0000c350 	.word	0x0000c350
 8001178:	40022000 	.word	0x40022000

0800117c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001182:	1dfb      	adds	r3, r7, #7
 8001184:	2200      	movs	r2, #0
 8001186:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001188:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <HAL_FLASH_Unlock+0x40>)
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	2280      	movs	r2, #128	@ 0x80
 800118e:	4013      	ands	r3, r2
 8001190:	d00d      	beq.n	80011ae <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001192:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <HAL_FLASH_Unlock+0x40>)
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <HAL_FLASH_Unlock+0x44>)
 8001196:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001198:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <HAL_FLASH_Unlock+0x40>)
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <HAL_FLASH_Unlock+0x48>)
 800119c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <HAL_FLASH_Unlock+0x40>)
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	2280      	movs	r2, #128	@ 0x80
 80011a4:	4013      	ands	r3, r2
 80011a6:	d002      	beq.n	80011ae <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	781b      	ldrb	r3, [r3, #0]
}
 80011b2:	0018      	movs	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b002      	add	sp, #8
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	40022000 	.word	0x40022000
 80011c0:	45670123 	.word	0x45670123
 80011c4:	cdef89ab 	.word	0xcdef89ab

080011c8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80011cc:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <HAL_FLASH_Lock+0x18>)
 80011ce:	691a      	ldr	r2, [r3, #16]
 80011d0:	4b03      	ldr	r3, [pc, #12]	@ (80011e0 <HAL_FLASH_Lock+0x18>)
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	430a      	orrs	r2, r1
 80011d6:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 80011d8:	2300      	movs	r3, #0
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40022000 	.word	0x40022000

080011e4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	000a      	movs	r2, r1
 80011ee:	1cbb      	adds	r3, r7, #2
 80011f0:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	@ (8001214 <FLASH_Program_HalfWord+0x30>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80011f8:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <FLASH_Program_HalfWord+0x34>)
 80011fa:	691a      	ldr	r2, [r3, #16]
 80011fc:	4b06      	ldr	r3, [pc, #24]	@ (8001218 <FLASH_Program_HalfWord+0x34>)
 80011fe:	2101      	movs	r1, #1
 8001200:	430a      	orrs	r2, r1
 8001202:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	1cba      	adds	r2, r7, #2
 8001208:	8812      	ldrh	r2, [r2, #0]
 800120a:	801a      	strh	r2, [r3, #0]
}
 800120c:	46c0      	nop			@ (mov r8, r8)
 800120e:	46bd      	mov	sp, r7
 8001210:	b002      	add	sp, #8
 8001212:	bd80      	pop	{r7, pc}
 8001214:	200005d0 	.word	0x200005d0
 8001218:	40022000 	.word	0x40022000

0800121c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001224:	f7ff fc70 	bl	8000b08 <HAL_GetTick>
 8001228:	0003      	movs	r3, r0
 800122a:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800122c:	e00f      	b.n	800124e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3301      	adds	r3, #1
 8001232:	d00c      	beq.n	800124e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d007      	beq.n	800124a <FLASH_WaitForLastOperation+0x2e>
 800123a:	f7ff fc65 	bl	8000b08 <HAL_GetTick>
 800123e:	0002      	movs	r2, r0
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	1ad3      	subs	r3, r2, r3
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	429a      	cmp	r2, r3
 8001248:	d201      	bcs.n	800124e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e01f      	b.n	800128e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <FLASH_WaitForLastOperation+0x7c>)
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	2201      	movs	r2, #1
 8001254:	4013      	ands	r3, r2
 8001256:	2b01      	cmp	r3, #1
 8001258:	d0e9      	beq.n	800122e <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800125a:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <FLASH_WaitForLastOperation+0x7c>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	2220      	movs	r2, #32
 8001260:	4013      	ands	r3, r2
 8001262:	2b20      	cmp	r3, #32
 8001264:	d102      	bne.n	800126c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001266:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <FLASH_WaitForLastOperation+0x7c>)
 8001268:	2220      	movs	r2, #32
 800126a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800126c:	4b0a      	ldr	r3, [pc, #40]	@ (8001298 <FLASH_WaitForLastOperation+0x7c>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	2210      	movs	r2, #16
 8001272:	4013      	ands	r3, r2
 8001274:	2b10      	cmp	r3, #16
 8001276:	d005      	beq.n	8001284 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001278:	4b07      	ldr	r3, [pc, #28]	@ (8001298 <FLASH_WaitForLastOperation+0x7c>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	2204      	movs	r2, #4
 800127e:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001280:	2b04      	cmp	r3, #4
 8001282:	d103      	bne.n	800128c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001284:	f000 f80a 	bl	800129c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e000      	b.n	800128e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 800128c:	2300      	movs	r3, #0
}
 800128e:	0018      	movs	r0, r3
 8001290:	46bd      	mov	sp, r7
 8001292:	b004      	add	sp, #16
 8001294:	bd80      	pop	{r7, pc}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	40022000 	.word	0x40022000

0800129c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80012a2:	2300      	movs	r3, #0
 80012a4:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80012a6:	4b13      	ldr	r3, [pc, #76]	@ (80012f4 <FLASH_SetErrorCode+0x58>)
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	2210      	movs	r2, #16
 80012ac:	4013      	ands	r3, r2
 80012ae:	2b10      	cmp	r3, #16
 80012b0:	d109      	bne.n	80012c6 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <FLASH_SetErrorCode+0x5c>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	2202      	movs	r2, #2
 80012b8:	431a      	orrs	r2, r3
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <FLASH_SetErrorCode+0x5c>)
 80012bc:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2210      	movs	r2, #16
 80012c2:	4313      	orrs	r3, r2
 80012c4:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80012c6:	4b0b      	ldr	r3, [pc, #44]	@ (80012f4 <FLASH_SetErrorCode+0x58>)
 80012c8:	68db      	ldr	r3, [r3, #12]
 80012ca:	2204      	movs	r2, #4
 80012cc:	4013      	ands	r3, r2
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d109      	bne.n	80012e6 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <FLASH_SetErrorCode+0x5c>)
 80012d4:	69db      	ldr	r3, [r3, #28]
 80012d6:	2201      	movs	r2, #1
 80012d8:	431a      	orrs	r2, r3
 80012da:	4b07      	ldr	r3, [pc, #28]	@ (80012f8 <FLASH_SetErrorCode+0x5c>)
 80012dc:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2204      	movs	r2, #4
 80012e2:	4313      	orrs	r3, r2
 80012e4:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80012e6:	4b03      	ldr	r3, [pc, #12]	@ (80012f4 <FLASH_SetErrorCode+0x58>)
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	60da      	str	r2, [r3, #12]
}  
 80012ec:	46c0      	nop			@ (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	b002      	add	sp, #8
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40022000 	.word	0x40022000
 80012f8:	200005d0 	.word	0x200005d0

080012fc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80012fc:	b5b0      	push	{r4, r5, r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001306:	230f      	movs	r3, #15
 8001308:	18fb      	adds	r3, r7, r3
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001312:	4b32      	ldr	r3, [pc, #200]	@ (80013dc <HAL_FLASHEx_Erase+0xe0>)
 8001314:	7e1b      	ldrb	r3, [r3, #24]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d101      	bne.n	800131e <HAL_FLASHEx_Erase+0x22>
 800131a:	2302      	movs	r3, #2
 800131c:	e05a      	b.n	80013d4 <HAL_FLASHEx_Erase+0xd8>
 800131e:	4b2f      	ldr	r3, [pc, #188]	@ (80013dc <HAL_FLASHEx_Erase+0xe0>)
 8001320:	2201      	movs	r2, #1
 8001322:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d116      	bne.n	800135a <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800132c:	4b2c      	ldr	r3, [pc, #176]	@ (80013e0 <HAL_FLASHEx_Erase+0xe4>)
 800132e:	0018      	movs	r0, r3
 8001330:	f7ff ff74 	bl	800121c <FLASH_WaitForLastOperation>
 8001334:	1e03      	subs	r3, r0, #0
 8001336:	d147      	bne.n	80013c8 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8001338:	f000 f856 	bl	80013e8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800133c:	230f      	movs	r3, #15
 800133e:	18fc      	adds	r4, r7, r3
 8001340:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <HAL_FLASHEx_Erase+0xe4>)
 8001342:	0018      	movs	r0, r3
 8001344:	f7ff ff6a 	bl	800121c <FLASH_WaitForLastOperation>
 8001348:	0003      	movs	r3, r0
 800134a:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800134c:	4b25      	ldr	r3, [pc, #148]	@ (80013e4 <HAL_FLASHEx_Erase+0xe8>)
 800134e:	691a      	ldr	r2, [r3, #16]
 8001350:	4b24      	ldr	r3, [pc, #144]	@ (80013e4 <HAL_FLASHEx_Erase+0xe8>)
 8001352:	2104      	movs	r1, #4
 8001354:	438a      	bics	r2, r1
 8001356:	611a      	str	r2, [r3, #16]
 8001358:	e036      	b.n	80013c8 <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <HAL_FLASHEx_Erase+0xe4>)
 800135c:	0018      	movs	r0, r3
 800135e:	f7ff ff5d 	bl	800121c <FLASH_WaitForLastOperation>
 8001362:	1e03      	subs	r3, r0, #0
 8001364:	d130      	bne.n	80013c8 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	2201      	movs	r2, #1
 800136a:	4252      	negs	r2, r2
 800136c:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	60bb      	str	r3, [r7, #8]
 8001374:	e01f      	b.n	80013b6 <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	0018      	movs	r0, r3
 800137a:	f000 f84d 	bl	8001418 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800137e:	250f      	movs	r5, #15
 8001380:	197c      	adds	r4, r7, r5
 8001382:	4b17      	ldr	r3, [pc, #92]	@ (80013e0 <HAL_FLASHEx_Erase+0xe4>)
 8001384:	0018      	movs	r0, r3
 8001386:	f7ff ff49 	bl	800121c <FLASH_WaitForLastOperation>
 800138a:	0003      	movs	r3, r0
 800138c:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800138e:	4b15      	ldr	r3, [pc, #84]	@ (80013e4 <HAL_FLASHEx_Erase+0xe8>)
 8001390:	691a      	ldr	r2, [r3, #16]
 8001392:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <HAL_FLASHEx_Erase+0xe8>)
 8001394:	2102      	movs	r1, #2
 8001396:	438a      	bics	r2, r1
 8001398:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 800139a:	197b      	adds	r3, r7, r5
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	601a      	str	r2, [r3, #0]
            break;
 80013a8:	e00e      	b.n	80013c8 <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	2280      	movs	r2, #128	@ 0x80
 80013ae:	00d2      	lsls	r2, r2, #3
 80013b0:	4694      	mov	ip, r2
 80013b2:	4463      	add	r3, ip
 80013b4:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	029a      	lsls	r2, r3, #10
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	18d3      	adds	r3, r2, r3
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d3d6      	bcc.n	8001376 <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80013c8:	4b04      	ldr	r3, [pc, #16]	@ (80013dc <HAL_FLASHEx_Erase+0xe0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	761a      	strb	r2, [r3, #24]

  return status;
 80013ce:	230f      	movs	r3, #15
 80013d0:	18fb      	adds	r3, r7, r3
 80013d2:	781b      	ldrb	r3, [r3, #0]
}
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b004      	add	sp, #16
 80013da:	bdb0      	pop	{r4, r5, r7, pc}
 80013dc:	200005d0 	.word	0x200005d0
 80013e0:	0000c350 	.word	0x0000c350
 80013e4:	40022000 	.word	0x40022000

080013e8 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <FLASH_MassErase+0x28>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80013f2:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <FLASH_MassErase+0x2c>)
 80013f4:	691a      	ldr	r2, [r3, #16]
 80013f6:	4b07      	ldr	r3, [pc, #28]	@ (8001414 <FLASH_MassErase+0x2c>)
 80013f8:	2104      	movs	r1, #4
 80013fa:	430a      	orrs	r2, r1
 80013fc:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80013fe:	4b05      	ldr	r3, [pc, #20]	@ (8001414 <FLASH_MassErase+0x2c>)
 8001400:	691a      	ldr	r2, [r3, #16]
 8001402:	4b04      	ldr	r3, [pc, #16]	@ (8001414 <FLASH_MassErase+0x2c>)
 8001404:	2140      	movs	r1, #64	@ 0x40
 8001406:	430a      	orrs	r2, r1
 8001408:	611a      	str	r2, [r3, #16]
}
 800140a:	46c0      	nop			@ (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	200005d0 	.word	0x200005d0
 8001414:	40022000 	.word	0x40022000

08001418 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <FLASH_PageErase+0x34>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001426:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <FLASH_PageErase+0x38>)
 8001428:	691a      	ldr	r2, [r3, #16]
 800142a:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <FLASH_PageErase+0x38>)
 800142c:	2102      	movs	r1, #2
 800142e:	430a      	orrs	r2, r1
 8001430:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001432:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <FLASH_PageErase+0x38>)
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001438:	4b05      	ldr	r3, [pc, #20]	@ (8001450 <FLASH_PageErase+0x38>)
 800143a:	691a      	ldr	r2, [r3, #16]
 800143c:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <FLASH_PageErase+0x38>)
 800143e:	2140      	movs	r1, #64	@ 0x40
 8001440:	430a      	orrs	r2, r1
 8001442:	611a      	str	r2, [r3, #16]
}
 8001444:	46c0      	nop			@ (mov r8, r8)
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200005d0 	.word	0x200005d0
 8001450:	40022000 	.word	0x40022000

08001454 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001462:	e14f      	b.n	8001704 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2101      	movs	r1, #1
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4091      	lsls	r1, r2
 800146e:	000a      	movs	r2, r1
 8001470:	4013      	ands	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d100      	bne.n	800147c <HAL_GPIO_Init+0x28>
 800147a:	e140      	b.n	80016fe <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2203      	movs	r2, #3
 8001482:	4013      	ands	r3, r2
 8001484:	2b01      	cmp	r3, #1
 8001486:	d005      	beq.n	8001494 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2203      	movs	r2, #3
 800148e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001490:	2b02      	cmp	r3, #2
 8001492:	d130      	bne.n	80014f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	2203      	movs	r2, #3
 80014a0:	409a      	lsls	r2, r3
 80014a2:	0013      	movs	r3, r2
 80014a4:	43da      	mvns	r2, r3
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	409a      	lsls	r2, r3
 80014b6:	0013      	movs	r3, r2
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ca:	2201      	movs	r2, #1
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	43da      	mvns	r2, r3
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4013      	ands	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	091b      	lsrs	r3, r3, #4
 80014e0:	2201      	movs	r2, #1
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	2203      	movs	r2, #3
 80014fc:	4013      	ands	r3, r2
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d017      	beq.n	8001532 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2203      	movs	r2, #3
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	43da      	mvns	r2, r3
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	409a      	lsls	r2, r3
 8001524:	0013      	movs	r3, r2
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2203      	movs	r2, #3
 8001538:	4013      	ands	r3, r2
 800153a:	2b02      	cmp	r3, #2
 800153c:	d123      	bne.n	8001586 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	08da      	lsrs	r2, r3, #3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3208      	adds	r2, #8
 8001546:	0092      	lsls	r2, r2, #2
 8001548:	58d3      	ldr	r3, [r2, r3]
 800154a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2207      	movs	r2, #7
 8001550:	4013      	ands	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	220f      	movs	r2, #15
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	43da      	mvns	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	691a      	ldr	r2, [r3, #16]
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	2107      	movs	r1, #7
 800156a:	400b      	ands	r3, r1
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	08da      	lsrs	r2, r3, #3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3208      	adds	r2, #8
 8001580:	0092      	lsls	r2, r2, #2
 8001582:	6939      	ldr	r1, [r7, #16]
 8001584:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	2203      	movs	r2, #3
 8001592:	409a      	lsls	r2, r3
 8001594:	0013      	movs	r3, r2
 8001596:	43da      	mvns	r2, r3
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	4013      	ands	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2203      	movs	r2, #3
 80015a4:	401a      	ands	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	409a      	lsls	r2, r3
 80015ac:	0013      	movs	r3, r2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	23c0      	movs	r3, #192	@ 0xc0
 80015c0:	029b      	lsls	r3, r3, #10
 80015c2:	4013      	ands	r3, r2
 80015c4:	d100      	bne.n	80015c8 <HAL_GPIO_Init+0x174>
 80015c6:	e09a      	b.n	80016fe <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c8:	4b54      	ldr	r3, [pc, #336]	@ (800171c <HAL_GPIO_Init+0x2c8>)
 80015ca:	699a      	ldr	r2, [r3, #24]
 80015cc:	4b53      	ldr	r3, [pc, #332]	@ (800171c <HAL_GPIO_Init+0x2c8>)
 80015ce:	2101      	movs	r1, #1
 80015d0:	430a      	orrs	r2, r1
 80015d2:	619a      	str	r2, [r3, #24]
 80015d4:	4b51      	ldr	r3, [pc, #324]	@ (800171c <HAL_GPIO_Init+0x2c8>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	2201      	movs	r2, #1
 80015da:	4013      	ands	r3, r2
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015e0:	4a4f      	ldr	r2, [pc, #316]	@ (8001720 <HAL_GPIO_Init+0x2cc>)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3302      	adds	r3, #2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	589b      	ldr	r3, [r3, r2]
 80015ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2203      	movs	r2, #3
 80015f2:	4013      	ands	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	220f      	movs	r2, #15
 80015f8:	409a      	lsls	r2, r3
 80015fa:	0013      	movs	r3, r2
 80015fc:	43da      	mvns	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	4013      	ands	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	2390      	movs	r3, #144	@ 0x90
 8001608:	05db      	lsls	r3, r3, #23
 800160a:	429a      	cmp	r2, r3
 800160c:	d013      	beq.n	8001636 <HAL_GPIO_Init+0x1e2>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a44      	ldr	r2, [pc, #272]	@ (8001724 <HAL_GPIO_Init+0x2d0>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d00d      	beq.n	8001632 <HAL_GPIO_Init+0x1de>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a43      	ldr	r2, [pc, #268]	@ (8001728 <HAL_GPIO_Init+0x2d4>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d007      	beq.n	800162e <HAL_GPIO_Init+0x1da>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a42      	ldr	r2, [pc, #264]	@ (800172c <HAL_GPIO_Init+0x2d8>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d101      	bne.n	800162a <HAL_GPIO_Init+0x1d6>
 8001626:	2303      	movs	r3, #3
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x1e4>
 800162a:	2305      	movs	r3, #5
 800162c:	e004      	b.n	8001638 <HAL_GPIO_Init+0x1e4>
 800162e:	2302      	movs	r3, #2
 8001630:	e002      	b.n	8001638 <HAL_GPIO_Init+0x1e4>
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_GPIO_Init+0x1e4>
 8001636:	2300      	movs	r3, #0
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	2103      	movs	r1, #3
 800163c:	400a      	ands	r2, r1
 800163e:	0092      	lsls	r2, r2, #2
 8001640:	4093      	lsls	r3, r2
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	4313      	orrs	r3, r2
 8001646:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001648:	4935      	ldr	r1, [pc, #212]	@ (8001720 <HAL_GPIO_Init+0x2cc>)
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	3302      	adds	r3, #2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	43da      	mvns	r2, r3
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685a      	ldr	r2, [r3, #4]
 800166a:	2380      	movs	r3, #128	@ 0x80
 800166c:	035b      	lsls	r3, r3, #13
 800166e:	4013      	ands	r3, r2
 8001670:	d003      	beq.n	800167a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4313      	orrs	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800167a:	4b2d      	ldr	r3, [pc, #180]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001680:	4b2b      	ldr	r3, [pc, #172]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	43da      	mvns	r2, r3
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685a      	ldr	r2, [r3, #4]
 8001694:	2380      	movs	r3, #128	@ 0x80
 8001696:	039b      	lsls	r3, r3, #14
 8001698:	4013      	ands	r3, r2
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80016a4:	4b22      	ldr	r3, [pc, #136]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80016aa:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	43da      	mvns	r2, r3
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	2380      	movs	r3, #128	@ 0x80
 80016c0:	029b      	lsls	r3, r3, #10
 80016c2:	4013      	ands	r3, r2
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016ce:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80016d4:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	43da      	mvns	r2, r3
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	2380      	movs	r3, #128	@ 0x80
 80016ea:	025b      	lsls	r3, r3, #9
 80016ec:	4013      	ands	r3, r2
 80016ee:	d003      	beq.n	80016f8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <HAL_GPIO_Init+0x2dc>)
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	40da      	lsrs	r2, r3
 800170c:	1e13      	subs	r3, r2, #0
 800170e:	d000      	beq.n	8001712 <HAL_GPIO_Init+0x2be>
 8001710:	e6a8      	b.n	8001464 <HAL_GPIO_Init+0x10>
  } 
}
 8001712:	46c0      	nop			@ (mov r8, r8)
 8001714:	46c0      	nop			@ (mov r8, r8)
 8001716:	46bd      	mov	sp, r7
 8001718:	b006      	add	sp, #24
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40021000 	.word	0x40021000
 8001720:	40010000 	.word	0x40010000
 8001724:	48000400 	.word	0x48000400
 8001728:	48000800 	.word	0x48000800
 800172c:	48000c00 	.word	0x48000c00
 8001730:	40010400 	.word	0x40010400

08001734 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e301      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2201      	movs	r2, #1
 800174c:	4013      	ands	r3, r2
 800174e:	d100      	bne.n	8001752 <HAL_RCC_OscConfig+0x1e>
 8001750:	e08d      	b.n	800186e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001752:	4bc3      	ldr	r3, [pc, #780]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	220c      	movs	r2, #12
 8001758:	4013      	ands	r3, r2
 800175a:	2b04      	cmp	r3, #4
 800175c:	d00e      	beq.n	800177c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800175e:	4bc0      	ldr	r3, [pc, #768]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	220c      	movs	r2, #12
 8001764:	4013      	ands	r3, r2
 8001766:	2b08      	cmp	r3, #8
 8001768:	d116      	bne.n	8001798 <HAL_RCC_OscConfig+0x64>
 800176a:	4bbd      	ldr	r3, [pc, #756]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800176c:	685a      	ldr	r2, [r3, #4]
 800176e:	2380      	movs	r3, #128	@ 0x80
 8001770:	025b      	lsls	r3, r3, #9
 8001772:	401a      	ands	r2, r3
 8001774:	2380      	movs	r3, #128	@ 0x80
 8001776:	025b      	lsls	r3, r3, #9
 8001778:	429a      	cmp	r2, r3
 800177a:	d10d      	bne.n	8001798 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800177c:	4bb8      	ldr	r3, [pc, #736]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	2380      	movs	r3, #128	@ 0x80
 8001782:	029b      	lsls	r3, r3, #10
 8001784:	4013      	ands	r3, r2
 8001786:	d100      	bne.n	800178a <HAL_RCC_OscConfig+0x56>
 8001788:	e070      	b.n	800186c <HAL_RCC_OscConfig+0x138>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d000      	beq.n	8001794 <HAL_RCC_OscConfig+0x60>
 8001792:	e06b      	b.n	800186c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e2d8      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d107      	bne.n	80017b0 <HAL_RCC_OscConfig+0x7c>
 80017a0:	4baf      	ldr	r3, [pc, #700]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4bae      	ldr	r3, [pc, #696]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017a6:	2180      	movs	r1, #128	@ 0x80
 80017a8:	0249      	lsls	r1, r1, #9
 80017aa:	430a      	orrs	r2, r1
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	e02f      	b.n	8001810 <HAL_RCC_OscConfig+0xdc>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d10c      	bne.n	80017d2 <HAL_RCC_OscConfig+0x9e>
 80017b8:	4ba9      	ldr	r3, [pc, #676]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4ba8      	ldr	r3, [pc, #672]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017be:	49a9      	ldr	r1, [pc, #676]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 80017c0:	400a      	ands	r2, r1
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	4ba6      	ldr	r3, [pc, #664]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4ba5      	ldr	r3, [pc, #660]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017ca:	49a7      	ldr	r1, [pc, #668]	@ (8001a68 <HAL_RCC_OscConfig+0x334>)
 80017cc:	400a      	ands	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	e01e      	b.n	8001810 <HAL_RCC_OscConfig+0xdc>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d10e      	bne.n	80017f8 <HAL_RCC_OscConfig+0xc4>
 80017da:	4ba1      	ldr	r3, [pc, #644]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	4ba0      	ldr	r3, [pc, #640]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017e0:	2180      	movs	r1, #128	@ 0x80
 80017e2:	02c9      	lsls	r1, r1, #11
 80017e4:	430a      	orrs	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	4b9d      	ldr	r3, [pc, #628]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b9c      	ldr	r3, [pc, #624]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017ee:	2180      	movs	r1, #128	@ 0x80
 80017f0:	0249      	lsls	r1, r1, #9
 80017f2:	430a      	orrs	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	e00b      	b.n	8001810 <HAL_RCC_OscConfig+0xdc>
 80017f8:	4b99      	ldr	r3, [pc, #612]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b98      	ldr	r3, [pc, #608]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	4999      	ldr	r1, [pc, #612]	@ (8001a64 <HAL_RCC_OscConfig+0x330>)
 8001800:	400a      	ands	r2, r1
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	4b96      	ldr	r3, [pc, #600]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	4b95      	ldr	r3, [pc, #596]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800180a:	4997      	ldr	r1, [pc, #604]	@ (8001a68 <HAL_RCC_OscConfig+0x334>)
 800180c:	400a      	ands	r2, r1
 800180e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d014      	beq.n	8001842 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff f976 	bl	8000b08 <HAL_GetTick>
 800181c:	0003      	movs	r3, r0
 800181e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001822:	f7ff f971 	bl	8000b08 <HAL_GetTick>
 8001826:	0002      	movs	r2, r0
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b64      	cmp	r3, #100	@ 0x64
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e28a      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001834:	4b8a      	ldr	r3, [pc, #552]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2380      	movs	r3, #128	@ 0x80
 800183a:	029b      	lsls	r3, r3, #10
 800183c:	4013      	ands	r3, r2
 800183e:	d0f0      	beq.n	8001822 <HAL_RCC_OscConfig+0xee>
 8001840:	e015      	b.n	800186e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001842:	f7ff f961 	bl	8000b08 <HAL_GetTick>
 8001846:	0003      	movs	r3, r0
 8001848:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800184c:	f7ff f95c 	bl	8000b08 <HAL_GetTick>
 8001850:	0002      	movs	r2, r0
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b64      	cmp	r3, #100	@ 0x64
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e275      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800185e:	4b80      	ldr	r3, [pc, #512]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	2380      	movs	r3, #128	@ 0x80
 8001864:	029b      	lsls	r3, r3, #10
 8001866:	4013      	ands	r3, r2
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0x118>
 800186a:	e000      	b.n	800186e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800186c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2202      	movs	r2, #2
 8001874:	4013      	ands	r3, r2
 8001876:	d100      	bne.n	800187a <HAL_RCC_OscConfig+0x146>
 8001878:	e069      	b.n	800194e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800187a:	4b79      	ldr	r3, [pc, #484]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	220c      	movs	r2, #12
 8001880:	4013      	ands	r3, r2
 8001882:	d00b      	beq.n	800189c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001884:	4b76      	ldr	r3, [pc, #472]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	220c      	movs	r2, #12
 800188a:	4013      	ands	r3, r2
 800188c:	2b08      	cmp	r3, #8
 800188e:	d11c      	bne.n	80018ca <HAL_RCC_OscConfig+0x196>
 8001890:	4b73      	ldr	r3, [pc, #460]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	2380      	movs	r3, #128	@ 0x80
 8001896:	025b      	lsls	r3, r3, #9
 8001898:	4013      	ands	r3, r2
 800189a:	d116      	bne.n	80018ca <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189c:	4b70      	ldr	r3, [pc, #448]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2202      	movs	r2, #2
 80018a2:	4013      	ands	r3, r2
 80018a4:	d005      	beq.n	80018b2 <HAL_RCC_OscConfig+0x17e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d001      	beq.n	80018b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e24b      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b2:	4b6b      	ldr	r3, [pc, #428]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	22f8      	movs	r2, #248	@ 0xf8
 80018b8:	4393      	bics	r3, r2
 80018ba:	0019      	movs	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	00da      	lsls	r2, r3, #3
 80018c2:	4b67      	ldr	r3, [pc, #412]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80018c4:	430a      	orrs	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018c8:	e041      	b.n	800194e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d024      	beq.n	800191c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d2:	4b63      	ldr	r3, [pc, #396]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	4b62      	ldr	r3, [pc, #392]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80018d8:	2101      	movs	r1, #1
 80018da:	430a      	orrs	r2, r1
 80018dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff f913 	bl	8000b08 <HAL_GetTick>
 80018e2:	0003      	movs	r3, r0
 80018e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018e6:	e008      	b.n	80018fa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018e8:	f7ff f90e 	bl	8000b08 <HAL_GetTick>
 80018ec:	0002      	movs	r2, r0
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e227      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fa:	4b59      	ldr	r3, [pc, #356]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2202      	movs	r2, #2
 8001900:	4013      	ands	r3, r2
 8001902:	d0f1      	beq.n	80018e8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001904:	4b56      	ldr	r3, [pc, #344]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	22f8      	movs	r2, #248	@ 0xf8
 800190a:	4393      	bics	r3, r2
 800190c:	0019      	movs	r1, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	00da      	lsls	r2, r3, #3
 8001914:	4b52      	ldr	r3, [pc, #328]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001916:	430a      	orrs	r2, r1
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	e018      	b.n	800194e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800191c:	4b50      	ldr	r3, [pc, #320]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4b4f      	ldr	r3, [pc, #316]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001922:	2101      	movs	r1, #1
 8001924:	438a      	bics	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001928:	f7ff f8ee 	bl	8000b08 <HAL_GetTick>
 800192c:	0003      	movs	r3, r0
 800192e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001932:	f7ff f8e9 	bl	8000b08 <HAL_GetTick>
 8001936:	0002      	movs	r2, r0
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e202      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001944:	4b46      	ldr	r3, [pc, #280]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2202      	movs	r2, #2
 800194a:	4013      	ands	r3, r2
 800194c:	d1f1      	bne.n	8001932 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2208      	movs	r2, #8
 8001954:	4013      	ands	r3, r2
 8001956:	d036      	beq.n	80019c6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	69db      	ldr	r3, [r3, #28]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d019      	beq.n	8001994 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001960:	4b3f      	ldr	r3, [pc, #252]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001962:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001964:	4b3e      	ldr	r3, [pc, #248]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001966:	2101      	movs	r1, #1
 8001968:	430a      	orrs	r2, r1
 800196a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800196c:	f7ff f8cc 	bl	8000b08 <HAL_GetTick>
 8001970:	0003      	movs	r3, r0
 8001972:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001976:	f7ff f8c7 	bl	8000b08 <HAL_GetTick>
 800197a:	0002      	movs	r2, r0
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e1e0      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001988:	4b35      	ldr	r3, [pc, #212]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800198a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198c:	2202      	movs	r2, #2
 800198e:	4013      	ands	r3, r2
 8001990:	d0f1      	beq.n	8001976 <HAL_RCC_OscConfig+0x242>
 8001992:	e018      	b.n	80019c6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001994:	4b32      	ldr	r3, [pc, #200]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001996:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001998:	4b31      	ldr	r3, [pc, #196]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 800199a:	2101      	movs	r1, #1
 800199c:	438a      	bics	r2, r1
 800199e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a0:	f7ff f8b2 	bl	8000b08 <HAL_GetTick>
 80019a4:	0003      	movs	r3, r0
 80019a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019aa:	f7ff f8ad 	bl	8000b08 <HAL_GetTick>
 80019ae:	0002      	movs	r2, r0
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e1c6      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019bc:	4b28      	ldr	r3, [pc, #160]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80019be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c0:	2202      	movs	r2, #2
 80019c2:	4013      	ands	r3, r2
 80019c4:	d1f1      	bne.n	80019aa <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2204      	movs	r2, #4
 80019cc:	4013      	ands	r3, r2
 80019ce:	d100      	bne.n	80019d2 <HAL_RCC_OscConfig+0x29e>
 80019d0:	e0b4      	b.n	8001b3c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019d2:	201f      	movs	r0, #31
 80019d4:	183b      	adds	r3, r7, r0
 80019d6:	2200      	movs	r2, #0
 80019d8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019da:	4b21      	ldr	r3, [pc, #132]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80019dc:	69da      	ldr	r2, [r3, #28]
 80019de:	2380      	movs	r3, #128	@ 0x80
 80019e0:	055b      	lsls	r3, r3, #21
 80019e2:	4013      	ands	r3, r2
 80019e4:	d110      	bne.n	8001a08 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80019e8:	69da      	ldr	r2, [r3, #28]
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80019ec:	2180      	movs	r1, #128	@ 0x80
 80019ee:	0549      	lsls	r1, r1, #21
 80019f0:	430a      	orrs	r2, r1
 80019f2:	61da      	str	r2, [r3, #28]
 80019f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 80019f6:	69da      	ldr	r2, [r3, #28]
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	055b      	lsls	r3, r3, #21
 80019fc:	4013      	ands	r3, r2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a02:	183b      	adds	r3, r7, r0
 8001a04:	2201      	movs	r2, #1
 8001a06:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a08:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_RCC_OscConfig+0x338>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	2380      	movs	r3, #128	@ 0x80
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	4013      	ands	r3, r2
 8001a12:	d11a      	bne.n	8001a4a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_RCC_OscConfig+0x338>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <HAL_RCC_OscConfig+0x338>)
 8001a1a:	2180      	movs	r1, #128	@ 0x80
 8001a1c:	0049      	lsls	r1, r1, #1
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a22:	f7ff f871 	bl	8000b08 <HAL_GetTick>
 8001a26:	0003      	movs	r3, r0
 8001a28:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a2c:	f7ff f86c 	bl	8000b08 <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b64      	cmp	r3, #100	@ 0x64
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e185      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <HAL_RCC_OscConfig+0x338>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	2380      	movs	r3, #128	@ 0x80
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4013      	ands	r3, r2
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d10e      	bne.n	8001a70 <HAL_RCC_OscConfig+0x33c>
 8001a52:	4b03      	ldr	r3, [pc, #12]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001a54:	6a1a      	ldr	r2, [r3, #32]
 8001a56:	4b02      	ldr	r3, [pc, #8]	@ (8001a60 <HAL_RCC_OscConfig+0x32c>)
 8001a58:	2101      	movs	r1, #1
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	621a      	str	r2, [r3, #32]
 8001a5e:	e035      	b.n	8001acc <HAL_RCC_OscConfig+0x398>
 8001a60:	40021000 	.word	0x40021000
 8001a64:	fffeffff 	.word	0xfffeffff
 8001a68:	fffbffff 	.word	0xfffbffff
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d10c      	bne.n	8001a92 <HAL_RCC_OscConfig+0x35e>
 8001a78:	4bb6      	ldr	r3, [pc, #728]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001a7a:	6a1a      	ldr	r2, [r3, #32]
 8001a7c:	4bb5      	ldr	r3, [pc, #724]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001a7e:	2101      	movs	r1, #1
 8001a80:	438a      	bics	r2, r1
 8001a82:	621a      	str	r2, [r3, #32]
 8001a84:	4bb3      	ldr	r3, [pc, #716]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001a86:	6a1a      	ldr	r2, [r3, #32]
 8001a88:	4bb2      	ldr	r3, [pc, #712]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001a8a:	2104      	movs	r1, #4
 8001a8c:	438a      	bics	r2, r1
 8001a8e:	621a      	str	r2, [r3, #32]
 8001a90:	e01c      	b.n	8001acc <HAL_RCC_OscConfig+0x398>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b05      	cmp	r3, #5
 8001a98:	d10c      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x380>
 8001a9a:	4bae      	ldr	r3, [pc, #696]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001a9c:	6a1a      	ldr	r2, [r3, #32]
 8001a9e:	4bad      	ldr	r3, [pc, #692]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001aa0:	2104      	movs	r1, #4
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	621a      	str	r2, [r3, #32]
 8001aa6:	4bab      	ldr	r3, [pc, #684]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001aa8:	6a1a      	ldr	r2, [r3, #32]
 8001aaa:	4baa      	ldr	r3, [pc, #680]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001aac:	2101      	movs	r1, #1
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	621a      	str	r2, [r3, #32]
 8001ab2:	e00b      	b.n	8001acc <HAL_RCC_OscConfig+0x398>
 8001ab4:	4ba7      	ldr	r3, [pc, #668]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001ab6:	6a1a      	ldr	r2, [r3, #32]
 8001ab8:	4ba6      	ldr	r3, [pc, #664]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001aba:	2101      	movs	r1, #1
 8001abc:	438a      	bics	r2, r1
 8001abe:	621a      	str	r2, [r3, #32]
 8001ac0:	4ba4      	ldr	r3, [pc, #656]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001ac2:	6a1a      	ldr	r2, [r3, #32]
 8001ac4:	4ba3      	ldr	r3, [pc, #652]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001ac6:	2104      	movs	r1, #4
 8001ac8:	438a      	bics	r2, r1
 8001aca:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d014      	beq.n	8001afe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad4:	f7ff f818 	bl	8000b08 <HAL_GetTick>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001adc:	e009      	b.n	8001af2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ade:	f7ff f813 	bl	8000b08 <HAL_GetTick>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	4a9b      	ldr	r2, [pc, #620]	@ (8001d58 <HAL_RCC_OscConfig+0x624>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e12b      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af2:	4b98      	ldr	r3, [pc, #608]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	2202      	movs	r2, #2
 8001af8:	4013      	ands	r3, r2
 8001afa:	d0f0      	beq.n	8001ade <HAL_RCC_OscConfig+0x3aa>
 8001afc:	e013      	b.n	8001b26 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001afe:	f7ff f803 	bl	8000b08 <HAL_GetTick>
 8001b02:	0003      	movs	r3, r0
 8001b04:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b06:	e009      	b.n	8001b1c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b08:	f7fe fffe 	bl	8000b08 <HAL_GetTick>
 8001b0c:	0002      	movs	r2, r0
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	4a91      	ldr	r2, [pc, #580]	@ (8001d58 <HAL_RCC_OscConfig+0x624>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e116      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b1c:	4b8d      	ldr	r3, [pc, #564]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	2202      	movs	r2, #2
 8001b22:	4013      	ands	r3, r2
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b26:	231f      	movs	r3, #31
 8001b28:	18fb      	adds	r3, r7, r3
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d105      	bne.n	8001b3c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b30:	4b88      	ldr	r3, [pc, #544]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b32:	69da      	ldr	r2, [r3, #28]
 8001b34:	4b87      	ldr	r3, [pc, #540]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b36:	4989      	ldr	r1, [pc, #548]	@ (8001d5c <HAL_RCC_OscConfig+0x628>)
 8001b38:	400a      	ands	r2, r1
 8001b3a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2210      	movs	r2, #16
 8001b42:	4013      	ands	r3, r2
 8001b44:	d063      	beq.n	8001c0e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	2b01      	cmp	r3, #1
 8001b4c:	d12a      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b4e:	4b81      	ldr	r3, [pc, #516]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b52:	4b80      	ldr	r3, [pc, #512]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b54:	2104      	movs	r1, #4
 8001b56:	430a      	orrs	r2, r1
 8001b58:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b5a:	4b7e      	ldr	r3, [pc, #504]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b5e:	4b7d      	ldr	r3, [pc, #500]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b60:	2101      	movs	r1, #1
 8001b62:	430a      	orrs	r2, r1
 8001b64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b66:	f7fe ffcf 	bl	8000b08 <HAL_GetTick>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b70:	f7fe ffca 	bl	8000b08 <HAL_GetTick>
 8001b74:	0002      	movs	r2, r0
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e0e3      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001b82:	4b74      	ldr	r3, [pc, #464]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b86:	2202      	movs	r2, #2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d0f1      	beq.n	8001b70 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b8c:	4b71      	ldr	r3, [pc, #452]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b90:	22f8      	movs	r2, #248	@ 0xf8
 8001b92:	4393      	bics	r3, r2
 8001b94:	0019      	movs	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	00da      	lsls	r2, r3, #3
 8001b9c:	4b6d      	ldr	r3, [pc, #436]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ba2:	e034      	b.n	8001c0e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	695b      	ldr	r3, [r3, #20]
 8001ba8:	3305      	adds	r3, #5
 8001baa:	d111      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001bac:	4b69      	ldr	r3, [pc, #420]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bb0:	4b68      	ldr	r3, [pc, #416]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	438a      	bics	r2, r1
 8001bb6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bb8:	4b66      	ldr	r3, [pc, #408]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbc:	22f8      	movs	r2, #248	@ 0xf8
 8001bbe:	4393      	bics	r3, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	699b      	ldr	r3, [r3, #24]
 8001bc6:	00da      	lsls	r2, r3, #3
 8001bc8:	4b62      	ldr	r3, [pc, #392]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bce:	e01e      	b.n	8001c0e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bd0:	4b60      	ldr	r3, [pc, #384]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bd4:	4b5f      	ldr	r3, [pc, #380]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bd6:	2104      	movs	r1, #4
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001bde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001be0:	4b5c      	ldr	r3, [pc, #368]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001be2:	2101      	movs	r1, #1
 8001be4:	438a      	bics	r2, r1
 8001be6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be8:	f7fe ff8e 	bl	8000b08 <HAL_GetTick>
 8001bec:	0003      	movs	r3, r0
 8001bee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001bf0:	e008      	b.n	8001c04 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001bf2:	f7fe ff89 	bl	8000b08 <HAL_GetTick>
 8001bf6:	0002      	movs	r2, r0
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d901      	bls.n	8001c04 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001c00:	2303      	movs	r3, #3
 8001c02:	e0a2      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c04:	4b53      	ldr	r3, [pc, #332]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c08:	2202      	movs	r2, #2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d1f1      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d100      	bne.n	8001c18 <HAL_RCC_OscConfig+0x4e4>
 8001c16:	e097      	b.n	8001d48 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c18:	4b4e      	ldr	r3, [pc, #312]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	220c      	movs	r2, #12
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d100      	bne.n	8001c26 <HAL_RCC_OscConfig+0x4f2>
 8001c24:	e06b      	b.n	8001cfe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a1b      	ldr	r3, [r3, #32]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d14c      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2e:	4b49      	ldr	r3, [pc, #292]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4b48      	ldr	r3, [pc, #288]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c34:	494a      	ldr	r1, [pc, #296]	@ (8001d60 <HAL_RCC_OscConfig+0x62c>)
 8001c36:	400a      	ands	r2, r1
 8001c38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c3a:	f7fe ff65 	bl	8000b08 <HAL_GetTick>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c44:	f7fe ff60 	bl	8000b08 <HAL_GetTick>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e079      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c56:	4b3f      	ldr	r3, [pc, #252]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	2380      	movs	r3, #128	@ 0x80
 8001c5c:	049b      	lsls	r3, r3, #18
 8001c5e:	4013      	ands	r3, r2
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c62:	4b3c      	ldr	r3, [pc, #240]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c66:	220f      	movs	r2, #15
 8001c68:	4393      	bics	r3, r2
 8001c6a:	0019      	movs	r1, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c70:	4b38      	ldr	r3, [pc, #224]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c72:	430a      	orrs	r2, r1
 8001c74:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c76:	4b37      	ldr	r3, [pc, #220]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4a3a      	ldr	r2, [pc, #232]	@ (8001d64 <HAL_RCC_OscConfig+0x630>)
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	0019      	movs	r1, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	4b32      	ldr	r3, [pc, #200]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c90:	4b30      	ldr	r3, [pc, #192]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	4b2f      	ldr	r3, [pc, #188]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001c96:	2180      	movs	r1, #128	@ 0x80
 8001c98:	0449      	lsls	r1, r1, #17
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9e:	f7fe ff33 	bl	8000b08 <HAL_GetTick>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ca6:	e008      	b.n	8001cba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca8:	f7fe ff2e 	bl	8000b08 <HAL_GetTick>
 8001cac:	0002      	movs	r2, r0
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e047      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	2380      	movs	r3, #128	@ 0x80
 8001cc0:	049b      	lsls	r3, r3, #18
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d0f0      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x574>
 8001cc6:	e03f      	b.n	8001d48 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cc8:	4b22      	ldr	r3, [pc, #136]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b21      	ldr	r3, [pc, #132]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001cce:	4924      	ldr	r1, [pc, #144]	@ (8001d60 <HAL_RCC_OscConfig+0x62c>)
 8001cd0:	400a      	ands	r2, r1
 8001cd2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7fe ff18 	bl	8000b08 <HAL_GetTick>
 8001cd8:	0003      	movs	r3, r0
 8001cda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cde:	f7fe ff13 	bl	8000b08 <HAL_GetTick>
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e02c      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cf0:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	2380      	movs	r3, #128	@ 0x80
 8001cf6:	049b      	lsls	r3, r3, #18
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d1f0      	bne.n	8001cde <HAL_RCC_OscConfig+0x5aa>
 8001cfc:	e024      	b.n	8001d48 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d101      	bne.n	8001d0a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e01f      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d0a:	4b12      	ldr	r3, [pc, #72]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d10:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <HAL_RCC_OscConfig+0x620>)
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	025b      	lsls	r3, r3, #9
 8001d1c:	401a      	ands	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d10e      	bne.n	8001d44 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	220f      	movs	r2, #15
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d107      	bne.n	8001d44 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	23f0      	movs	r3, #240	@ 0xf0
 8001d38:	039b      	lsls	r3, r3, #14
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b008      	add	sp, #32
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			@ (mov r8, r8)
 8001d54:	40021000 	.word	0x40021000
 8001d58:	00001388 	.word	0x00001388
 8001d5c:	efffffff 	.word	0xefffffff
 8001d60:	feffffff 	.word	0xfeffffff
 8001d64:	ffc2ffff 	.word	0xffc2ffff

08001d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b084      	sub	sp, #16
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d101      	bne.n	8001d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e0b3      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2201      	movs	r2, #1
 8001d82:	4013      	ands	r3, r2
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d911      	bls.n	8001dae <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8a:	4b58      	ldr	r3, [pc, #352]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	4393      	bics	r3, r2
 8001d92:	0019      	movs	r1, r3
 8001d94:	4b55      	ldr	r3, [pc, #340]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9c:	4b53      	ldr	r3, [pc, #332]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2201      	movs	r2, #1
 8001da2:	4013      	ands	r3, r2
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d001      	beq.n	8001dae <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e09a      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	2202      	movs	r2, #2
 8001db4:	4013      	ands	r3, r2
 8001db6:	d015      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2204      	movs	r2, #4
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d006      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dc2:	4b4b      	ldr	r3, [pc, #300]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001dc8:	21e0      	movs	r1, #224	@ 0xe0
 8001dca:	00c9      	lsls	r1, r1, #3
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dd0:	4b47      	ldr	r3, [pc, #284]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	22f0      	movs	r2, #240	@ 0xf0
 8001dd6:	4393      	bics	r3, r2
 8001dd8:	0019      	movs	r1, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	4b44      	ldr	r3, [pc, #272]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001de0:	430a      	orrs	r2, r1
 8001de2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2201      	movs	r2, #1
 8001dea:	4013      	ands	r3, r2
 8001dec:	d040      	beq.n	8001e70 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d107      	bne.n	8001e06 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	2380      	movs	r3, #128	@ 0x80
 8001dfc:	029b      	lsls	r3, r3, #10
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d114      	bne.n	8001e2c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e06e      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d107      	bne.n	8001e1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0e:	4b38      	ldr	r3, [pc, #224]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	2380      	movs	r3, #128	@ 0x80
 8001e14:	049b      	lsls	r3, r3, #18
 8001e16:	4013      	ands	r3, r2
 8001e18:	d108      	bne.n	8001e2c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e062      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e1e:	4b34      	ldr	r3, [pc, #208]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2202      	movs	r2, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d101      	bne.n	8001e2c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e05b      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e2c:	4b30      	ldr	r3, [pc, #192]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2203      	movs	r2, #3
 8001e32:	4393      	bics	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685a      	ldr	r2, [r3, #4]
 8001e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e40:	f7fe fe62 	bl	8000b08 <HAL_GetTick>
 8001e44:	0003      	movs	r3, r0
 8001e46:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e48:	e009      	b.n	8001e5e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e4a:	f7fe fe5d 	bl	8000b08 <HAL_GetTick>
 8001e4e:	0002      	movs	r2, r0
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	4a27      	ldr	r2, [pc, #156]	@ (8001ef4 <HAL_RCC_ClockConfig+0x18c>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e042      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5e:	4b24      	ldr	r3, [pc, #144]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	220c      	movs	r2, #12
 8001e64:	401a      	ands	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d1ec      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e70:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2201      	movs	r2, #1
 8001e76:	4013      	ands	r3, r2
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d211      	bcs.n	8001ea2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2201      	movs	r2, #1
 8001e84:	4393      	bics	r3, r2
 8001e86:	0019      	movs	r1, r3
 8001e88:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e90:	4b16      	ldr	r3, [pc, #88]	@ (8001eec <HAL_RCC_ClockConfig+0x184>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2201      	movs	r2, #1
 8001e96:	4013      	ands	r3, r2
 8001e98:	683a      	ldr	r2, [r7, #0]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d001      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e020      	b.n	8001ee4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2204      	movs	r2, #4
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d009      	beq.n	8001ec0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001eac:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	4a11      	ldr	r2, [pc, #68]	@ (8001ef8 <HAL_RCC_ClockConfig+0x190>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ec0:	f000 f820 	bl	8001f04 <HAL_RCC_GetSysClockFreq>
 8001ec4:	0001      	movs	r1, r0
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef0 <HAL_RCC_ClockConfig+0x188>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	091b      	lsrs	r3, r3, #4
 8001ecc:	220f      	movs	r2, #15
 8001ece:	4013      	ands	r3, r2
 8001ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <HAL_RCC_ClockConfig+0x194>)
 8001ed2:	5cd3      	ldrb	r3, [r2, r3]
 8001ed4:	000a      	movs	r2, r1
 8001ed6:	40da      	lsrs	r2, r3
 8001ed8:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <HAL_RCC_ClockConfig+0x198>)
 8001eda:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001edc:	2003      	movs	r0, #3
 8001ede:	f7fe fdcd 	bl	8000a7c <HAL_InitTick>
  
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	b004      	add	sp, #16
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40022000 	.word	0x40022000
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	00001388 	.word	0x00001388
 8001ef8:	fffff8ff 	.word	0xfffff8ff
 8001efc:	08004050 	.word	0x08004050
 8001f00:	200000c4 	.word	0x200000c4

08001f04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	2300      	movs	r3, #0
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	2300      	movs	r3, #0
 8001f18:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f1e:	4b20      	ldr	r3, [pc, #128]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	220c      	movs	r2, #12
 8001f28:	4013      	ands	r3, r2
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	d002      	beq.n	8001f34 <HAL_RCC_GetSysClockFreq+0x30>
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d003      	beq.n	8001f3a <HAL_RCC_GetSysClockFreq+0x36>
 8001f32:	e02c      	b.n	8001f8e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f34:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f36:	613b      	str	r3, [r7, #16]
      break;
 8001f38:	e02c      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	0c9b      	lsrs	r3, r3, #18
 8001f3e:	220f      	movs	r2, #15
 8001f40:	4013      	ands	r3, r2
 8001f42:	4a19      	ldr	r2, [pc, #100]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f44:	5cd3      	ldrb	r3, [r2, r3]
 8001f46:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f48:	4b15      	ldr	r3, [pc, #84]	@ (8001fa0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	220f      	movs	r2, #15
 8001f4e:	4013      	ands	r3, r2
 8001f50:	4a16      	ldr	r2, [pc, #88]	@ (8001fac <HAL_RCC_GetSysClockFreq+0xa8>)
 8001f52:	5cd3      	ldrb	r3, [r2, r3]
 8001f54:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	025b      	lsls	r3, r3, #9
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d009      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f60:	68b9      	ldr	r1, [r7, #8]
 8001f62:	4810      	ldr	r0, [pc, #64]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f64:	f7fe f8e2 	bl	800012c <__udivsi3>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	001a      	movs	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4353      	muls	r3, r2
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	e009      	b.n	8001f88 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	000a      	movs	r2, r1
 8001f78:	0152      	lsls	r2, r2, #5
 8001f7a:	1a52      	subs	r2, r2, r1
 8001f7c:	0193      	lsls	r3, r2, #6
 8001f7e:	1a9b      	subs	r3, r3, r2
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	185b      	adds	r3, r3, r1
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	613b      	str	r3, [r7, #16]
      break;
 8001f8c:	e002      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f8e:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f90:	613b      	str	r3, [r7, #16]
      break;
 8001f92:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f94:	693b      	ldr	r3, [r7, #16]
}
 8001f96:	0018      	movs	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	b006      	add	sp, #24
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			@ (mov r8, r8)
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	007a1200 	.word	0x007a1200
 8001fa8:	08004068 	.word	0x08004068
 8001fac:	08004078 	.word	0x08004078

08001fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fb4:	4b02      	ldr	r3, [pc, #8]	@ (8001fc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
}
 8001fb8:	0018      	movs	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	46c0      	nop			@ (mov r8, r8)
 8001fc0:	200000c4 	.word	0x200000c4

08001fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001fc8:	f7ff fff2 	bl	8001fb0 <HAL_RCC_GetHCLKFreq>
 8001fcc:	0001      	movs	r1, r0
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	0a1b      	lsrs	r3, r3, #8
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	4a04      	ldr	r2, [pc, #16]	@ (8001fec <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fda:	5cd3      	ldrb	r3, [r2, r3]
 8001fdc:	40d9      	lsrs	r1, r3
 8001fde:	000b      	movs	r3, r1
}    
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			@ (mov r8, r8)
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	08004060 	.word	0x08004060

08001ff0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	2380      	movs	r3, #128	@ 0x80
 8002006:	025b      	lsls	r3, r3, #9
 8002008:	4013      	ands	r3, r2
 800200a:	d100      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800200c:	e08e      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800200e:	2017      	movs	r0, #23
 8002010:	183b      	adds	r3, r7, r0
 8002012:	2200      	movs	r2, #0
 8002014:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002016:	4b57      	ldr	r3, [pc, #348]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002018:	69da      	ldr	r2, [r3, #28]
 800201a:	2380      	movs	r3, #128	@ 0x80
 800201c:	055b      	lsls	r3, r3, #21
 800201e:	4013      	ands	r3, r2
 8002020:	d110      	bne.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	4b54      	ldr	r3, [pc, #336]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	4b53      	ldr	r3, [pc, #332]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002028:	2180      	movs	r1, #128	@ 0x80
 800202a:	0549      	lsls	r1, r1, #21
 800202c:	430a      	orrs	r2, r1
 800202e:	61da      	str	r2, [r3, #28]
 8002030:	4b50      	ldr	r3, [pc, #320]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002032:	69da      	ldr	r2, [r3, #28]
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	055b      	lsls	r3, r3, #21
 8002038:	4013      	ands	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]
 800203c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800203e:	183b      	adds	r3, r7, r0
 8002040:	2201      	movs	r2, #1
 8002042:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002044:	4b4c      	ldr	r3, [pc, #304]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	@ 0x80
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	4013      	ands	r3, r2
 800204e:	d11a      	bne.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002050:	4b49      	ldr	r3, [pc, #292]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4b48      	ldr	r3, [pc, #288]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002056:	2180      	movs	r1, #128	@ 0x80
 8002058:	0049      	lsls	r1, r1, #1
 800205a:	430a      	orrs	r2, r1
 800205c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800205e:	f7fe fd53 	bl	8000b08 <HAL_GetTick>
 8002062:	0003      	movs	r3, r0
 8002064:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002066:	e008      	b.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002068:	f7fe fd4e 	bl	8000b08 <HAL_GetTick>
 800206c:	0002      	movs	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b64      	cmp	r3, #100	@ 0x64
 8002074:	d901      	bls.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e077      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800207a:	4b3f      	ldr	r3, [pc, #252]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	4013      	ands	r3, r2
 8002084:	d0f0      	beq.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002086:	4b3b      	ldr	r3, [pc, #236]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002088:	6a1a      	ldr	r2, [r3, #32]
 800208a:	23c0      	movs	r3, #192	@ 0xc0
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	4013      	ands	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d034      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	23c0      	movs	r3, #192	@ 0xc0
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	4013      	ands	r3, r2
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d02c      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020a8:	4b32      	ldr	r3, [pc, #200]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020aa:	6a1b      	ldr	r3, [r3, #32]
 80020ac:	4a33      	ldr	r2, [pc, #204]	@ (800217c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80020ae:	4013      	ands	r3, r2
 80020b0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020b2:	4b30      	ldr	r3, [pc, #192]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b4:	6a1a      	ldr	r2, [r3, #32]
 80020b6:	4b2f      	ldr	r3, [pc, #188]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b8:	2180      	movs	r1, #128	@ 0x80
 80020ba:	0249      	lsls	r1, r1, #9
 80020bc:	430a      	orrs	r2, r1
 80020be:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020c0:	4b2c      	ldr	r3, [pc, #176]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c2:	6a1a      	ldr	r2, [r3, #32]
 80020c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020c6:	492e      	ldr	r1, [pc, #184]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80020c8:	400a      	ands	r2, r1
 80020ca:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80020cc:	4b29      	ldr	r3, [pc, #164]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2201      	movs	r2, #1
 80020d6:	4013      	ands	r3, r2
 80020d8:	d013      	beq.n	8002102 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7fe fd15 	bl	8000b08 <HAL_GetTick>
 80020de:	0003      	movs	r3, r0
 80020e0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e2:	e009      	b.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020e4:	f7fe fd10 	bl	8000b08 <HAL_GetTick>
 80020e8:	0002      	movs	r2, r0
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	4a25      	ldr	r2, [pc, #148]	@ (8002184 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e038      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	2202      	movs	r2, #2
 80020fe:	4013      	ands	r3, r2
 8002100:	d0f0      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002102:	4b1c      	ldr	r3, [pc, #112]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	4a1d      	ldr	r2, [pc, #116]	@ (800217c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002108:	4013      	ands	r3, r2
 800210a:	0019      	movs	r1, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002112:	430a      	orrs	r2, r1
 8002114:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002116:	2317      	movs	r3, #23
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d105      	bne.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002120:	4b14      	ldr	r3, [pc, #80]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002122:	69da      	ldr	r2, [r3, #28]
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002126:	4918      	ldr	r1, [pc, #96]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002128:	400a      	ands	r2, r1
 800212a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2201      	movs	r2, #1
 8002132:	4013      	ands	r3, r2
 8002134:	d009      	beq.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002136:	4b0f      	ldr	r3, [pc, #60]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213a:	2203      	movs	r2, #3
 800213c:	4393      	bics	r3, r2
 800213e:	0019      	movs	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002146:	430a      	orrs	r2, r1
 8002148:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2220      	movs	r2, #32
 8002150:	4013      	ands	r3, r2
 8002152:	d009      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002154:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002158:	2210      	movs	r2, #16
 800215a:	4393      	bics	r3, r2
 800215c:	0019      	movs	r1, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68da      	ldr	r2, [r3, #12]
 8002162:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002164:	430a      	orrs	r2, r1
 8002166:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	0018      	movs	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	b006      	add	sp, #24
 8002170:	bd80      	pop	{r7, pc}
 8002172:	46c0      	nop			@ (mov r8, r8)
 8002174:	40021000 	.word	0x40021000
 8002178:	40007000 	.word	0x40007000
 800217c:	fffffcff 	.word	0xfffffcff
 8002180:	fffeffff 	.word	0xfffeffff
 8002184:	00001388 	.word	0x00001388
 8002188:	efffffff 	.word	0xefffffff

0800218c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b084      	sub	sp, #16
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e0a8      	b.n	80022f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	2382      	movs	r3, #130	@ 0x82
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	429a      	cmp	r2, r3
 80021b0:	d009      	beq.n	80021c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	61da      	str	r2, [r3, #28]
 80021b8:	e005      	b.n	80021c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	225d      	movs	r2, #93	@ 0x5d
 80021d0:	5c9b      	ldrb	r3, [r3, r2]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d107      	bne.n	80021e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	225c      	movs	r2, #92	@ 0x5c
 80021dc:	2100      	movs	r1, #0
 80021de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	0018      	movs	r0, r3
 80021e4:	f7fe fae6 	bl	80007b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	225d      	movs	r2, #93	@ 0x5d
 80021ec:	2102      	movs	r1, #2
 80021ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2140      	movs	r1, #64	@ 0x40
 80021fc:	438a      	bics	r2, r1
 80021fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	23e0      	movs	r3, #224	@ 0xe0
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	429a      	cmp	r2, r3
 800220a:	d902      	bls.n	8002212 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800220c:	2300      	movs	r3, #0
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	e002      	b.n	8002218 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002212:	2380      	movs	r3, #128	@ 0x80
 8002214:	015b      	lsls	r3, r3, #5
 8002216:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	23f0      	movs	r3, #240	@ 0xf0
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	429a      	cmp	r2, r3
 8002222:	d008      	beq.n	8002236 <HAL_SPI_Init+0xaa>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	23e0      	movs	r3, #224	@ 0xe0
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	429a      	cmp	r2, r3
 800222e:	d002      	beq.n	8002236 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	2382      	movs	r3, #130	@ 0x82
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	401a      	ands	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6899      	ldr	r1, [r3, #8]
 8002244:	2384      	movs	r3, #132	@ 0x84
 8002246:	021b      	lsls	r3, r3, #8
 8002248:	400b      	ands	r3, r1
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	2102      	movs	r1, #2
 8002252:	400b      	ands	r3, r1
 8002254:	431a      	orrs	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	695b      	ldr	r3, [r3, #20]
 800225a:	2101      	movs	r1, #1
 800225c:	400b      	ands	r3, r1
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6999      	ldr	r1, [r3, #24]
 8002264:	2380      	movs	r3, #128	@ 0x80
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	400b      	ands	r3, r1
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	2138      	movs	r1, #56	@ 0x38
 8002272:	400b      	ands	r3, r1
 8002274:	431a      	orrs	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a1b      	ldr	r3, [r3, #32]
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	400b      	ands	r3, r1
 800227e:	431a      	orrs	r2, r3
 8002280:	0011      	movs	r1, r2
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002286:	2380      	movs	r3, #128	@ 0x80
 8002288:	019b      	lsls	r3, r3, #6
 800228a:	401a      	ands	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	699b      	ldr	r3, [r3, #24]
 8002298:	0c1b      	lsrs	r3, r3, #16
 800229a:	2204      	movs	r2, #4
 800229c:	401a      	ands	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	2110      	movs	r1, #16
 80022a4:	400b      	ands	r3, r1
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ac:	2108      	movs	r1, #8
 80022ae:	400b      	ands	r3, r1
 80022b0:	431a      	orrs	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68d9      	ldr	r1, [r3, #12]
 80022b6:	23f0      	movs	r3, #240	@ 0xf0
 80022b8:	011b      	lsls	r3, r3, #4
 80022ba:	400b      	ands	r3, r1
 80022bc:	431a      	orrs	r2, r3
 80022be:	0011      	movs	r1, r2
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	015b      	lsls	r3, r3, #5
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	69da      	ldr	r2, [r3, #28]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4907      	ldr	r1, [pc, #28]	@ (80022f8 <HAL_SPI_Init+0x16c>)
 80022dc:	400a      	ands	r2, r1
 80022de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	225d      	movs	r2, #93	@ 0x5d
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	0018      	movs	r0, r3
 80022f2:	46bd      	mov	sp, r7
 80022f4:	b004      	add	sp, #16
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	fffff7ff 	.word	0xfffff7ff

080022fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e044      	b.n	8002398 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002312:	2b00      	cmp	r3, #0
 8002314:	d107      	bne.n	8002326 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2278      	movs	r2, #120	@ 0x78
 800231a:	2100      	movs	r1, #0
 800231c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	0018      	movs	r0, r3
 8002322:	f7fe fa93 	bl	800084c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2224      	movs	r2, #36	@ 0x24
 800232a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2101      	movs	r1, #1
 8002338:	438a      	bics	r2, r1
 800233a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	0018      	movs	r0, r3
 8002348:	f000 fa7e 	bl	8002848 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	0018      	movs	r0, r3
 8002350:	f000 f93a 	bl	80025c8 <UART_SetConfig>
 8002354:	0003      	movs	r3, r0
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e01c      	b.n	8002398 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	490d      	ldr	r1, [pc, #52]	@ (80023a0 <HAL_UART_Init+0xa4>)
 800236a:	400a      	ands	r2, r1
 800236c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2108      	movs	r1, #8
 800237a:	438a      	bics	r2, r1
 800237c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2101      	movs	r1, #1
 800238a:	430a      	orrs	r2, r1
 800238c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	0018      	movs	r0, r3
 8002392:	f000 fb0d 	bl	80029b0 <UART_CheckIdleState>
 8002396:	0003      	movs	r3, r0
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	b002      	add	sp, #8
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	fffff7ff 	.word	0xfffff7ff

080023a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	@ 0x28
 80023a8:	af02      	add	r7, sp, #8
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	603b      	str	r3, [r7, #0]
 80023b0:	1dbb      	adds	r3, r7, #6
 80023b2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80023b8:	2b20      	cmp	r3, #32
 80023ba:	d000      	beq.n	80023be <HAL_UART_Transmit+0x1a>
 80023bc:	e08c      	b.n	80024d8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d003      	beq.n	80023cc <HAL_UART_Transmit+0x28>
 80023c4:	1dbb      	adds	r3, r7, #6
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e084      	b.n	80024da <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	2380      	movs	r3, #128	@ 0x80
 80023d6:	015b      	lsls	r3, r3, #5
 80023d8:	429a      	cmp	r2, r3
 80023da:	d109      	bne.n	80023f0 <HAL_UART_Transmit+0x4c>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d105      	bne.n	80023f0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	2201      	movs	r2, #1
 80023e8:	4013      	ands	r3, r2
 80023ea:	d001      	beq.n	80023f0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e074      	b.n	80024da <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2284      	movs	r2, #132	@ 0x84
 80023f4:	2100      	movs	r1, #0
 80023f6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2221      	movs	r2, #33	@ 0x21
 80023fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023fe:	f7fe fb83 	bl	8000b08 <HAL_GetTick>
 8002402:	0003      	movs	r3, r0
 8002404:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	1dba      	adds	r2, r7, #6
 800240a:	2150      	movs	r1, #80	@ 0x50
 800240c:	8812      	ldrh	r2, [r2, #0]
 800240e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	1dba      	adds	r2, r7, #6
 8002414:	2152      	movs	r1, #82	@ 0x52
 8002416:	8812      	ldrh	r2, [r2, #0]
 8002418:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	015b      	lsls	r3, r3, #5
 8002422:	429a      	cmp	r2, r3
 8002424:	d108      	bne.n	8002438 <HAL_UART_Transmit+0x94>
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d104      	bne.n	8002438 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800242e:	2300      	movs	r3, #0
 8002430:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	61bb      	str	r3, [r7, #24]
 8002436:	e003      	b.n	8002440 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800243c:	2300      	movs	r3, #0
 800243e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002440:	e02f      	b.n	80024a2 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	0013      	movs	r3, r2
 800244c:	2200      	movs	r2, #0
 800244e:	2180      	movs	r1, #128	@ 0x80
 8002450:	f000 fb56 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 8002454:	1e03      	subs	r3, r0, #0
 8002456:	d004      	beq.n	8002462 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2220      	movs	r2, #32
 800245c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e03b      	b.n	80024da <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10b      	bne.n	8002480 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	881a      	ldrh	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	05d2      	lsls	r2, r2, #23
 8002472:	0dd2      	lsrs	r2, r2, #23
 8002474:	b292      	uxth	r2, r2
 8002476:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	3302      	adds	r3, #2
 800247c:	61bb      	str	r3, [r7, #24]
 800247e:	e007      	b.n	8002490 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	781a      	ldrb	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	3301      	adds	r3, #1
 800248e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2252      	movs	r2, #82	@ 0x52
 8002494:	5a9b      	ldrh	r3, [r3, r2]
 8002496:	b29b      	uxth	r3, r3
 8002498:	3b01      	subs	r3, #1
 800249a:	b299      	uxth	r1, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2252      	movs	r2, #82	@ 0x52
 80024a0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2252      	movs	r2, #82	@ 0x52
 80024a6:	5a9b      	ldrh	r3, [r3, r2]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1c9      	bne.n	8002442 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	0013      	movs	r3, r2
 80024b8:	2200      	movs	r2, #0
 80024ba:	2140      	movs	r1, #64	@ 0x40
 80024bc:	f000 fb20 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 80024c0:	1e03      	subs	r3, r0, #0
 80024c2:	d004      	beq.n	80024ce <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2220      	movs	r2, #32
 80024c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e005      	b.n	80024da <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2220      	movs	r2, #32
 80024d2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e000      	b.n	80024da <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80024d8:	2302      	movs	r3, #2
  }
}
 80024da:	0018      	movs	r0, r3
 80024dc:	46bd      	mov	sp, r7
 80024de:	b008      	add	sp, #32
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b088      	sub	sp, #32
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	60f8      	str	r0, [r7, #12]
 80024ea:	60b9      	str	r1, [r7, #8]
 80024ec:	1dbb      	adds	r3, r7, #6
 80024ee:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	2280      	movs	r2, #128	@ 0x80
 80024f4:	589b      	ldr	r3, [r3, r2]
 80024f6:	2b20      	cmp	r3, #32
 80024f8:	d145      	bne.n	8002586 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <HAL_UART_Receive_DMA+0x26>
 8002500:	1dbb      	adds	r3, r7, #6
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e03d      	b.n	8002588 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	2380      	movs	r3, #128	@ 0x80
 8002512:	015b      	lsls	r3, r3, #5
 8002514:	429a      	cmp	r2, r3
 8002516:	d109      	bne.n	800252c <HAL_UART_Receive_DMA+0x4a>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d105      	bne.n	800252c <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2201      	movs	r2, #1
 8002524:	4013      	ands	r3, r2
 8002526:	d001      	beq.n	800252c <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e02d      	b.n	8002588 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	2380      	movs	r3, #128	@ 0x80
 800253a:	041b      	lsls	r3, r3, #16
 800253c:	4013      	ands	r3, r2
 800253e:	d019      	beq.n	8002574 <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002540:	f3ef 8310 	mrs	r3, PRIMASK
 8002544:	613b      	str	r3, [r7, #16]
  return(result);
 8002546:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002548:	61fb      	str	r3, [r7, #28]
 800254a:	2301      	movs	r3, #1
 800254c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f383 8810 	msr	PRIMASK, r3
}
 8002554:	46c0      	nop			@ (mov r8, r8)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2180      	movs	r1, #128	@ 0x80
 8002562:	04c9      	lsls	r1, r1, #19
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	f383 8810 	msr	PRIMASK, r3
}
 8002572:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002574:	1dbb      	adds	r3, r7, #6
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	68b9      	ldr	r1, [r7, #8]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	0018      	movs	r0, r3
 800257e:	f000 fb2f 	bl	8002be0 <UART_Start_Receive_DMA>
 8002582:	0003      	movs	r3, r0
 8002584:	e000      	b.n	8002588 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002586:	2302      	movs	r3, #2
  }
}
 8002588:	0018      	movs	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	b008      	add	sp, #32
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002598:	46c0      	nop			@ (mov r8, r8)
 800259a:	46bd      	mov	sp, r7
 800259c:	b002      	add	sp, #8
 800259e:	bd80      	pop	{r7, pc}

080025a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80025a8:	46c0      	nop			@ (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	b002      	add	sp, #8
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	000a      	movs	r2, r1
 80025ba:	1cbb      	adds	r3, r7, #2
 80025bc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80025be:	46c0      	nop			@ (mov r8, r8)
 80025c0:	46bd      	mov	sp, r7
 80025c2:	b002      	add	sp, #8
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025d0:	231e      	movs	r3, #30
 80025d2:	18fb      	adds	r3, r7, r3
 80025d4:	2200      	movs	r2, #0
 80025d6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a8d      	ldr	r2, [pc, #564]	@ (800282c <UART_SetConfig+0x264>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	0019      	movs	r1, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	430a      	orrs	r2, r1
 8002604:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	4a88      	ldr	r2, [pc, #544]	@ (8002830 <UART_SetConfig+0x268>)
 800260e:	4013      	ands	r3, r2
 8002610:	0019      	movs	r1, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	4313      	orrs	r3, r2
 800262c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	4a7f      	ldr	r2, [pc, #508]	@ (8002834 <UART_SetConfig+0x26c>)
 8002636:	4013      	ands	r3, r2
 8002638:	0019      	movs	r1, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	697a      	ldr	r2, [r7, #20]
 8002640:	430a      	orrs	r2, r1
 8002642:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a7b      	ldr	r2, [pc, #492]	@ (8002838 <UART_SetConfig+0x270>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d127      	bne.n	800269e <UART_SetConfig+0xd6>
 800264e:	4b7b      	ldr	r3, [pc, #492]	@ (800283c <UART_SetConfig+0x274>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	2203      	movs	r2, #3
 8002654:	4013      	ands	r3, r2
 8002656:	2b03      	cmp	r3, #3
 8002658:	d00d      	beq.n	8002676 <UART_SetConfig+0xae>
 800265a:	d81b      	bhi.n	8002694 <UART_SetConfig+0xcc>
 800265c:	2b02      	cmp	r3, #2
 800265e:	d014      	beq.n	800268a <UART_SetConfig+0xc2>
 8002660:	d818      	bhi.n	8002694 <UART_SetConfig+0xcc>
 8002662:	2b00      	cmp	r3, #0
 8002664:	d002      	beq.n	800266c <UART_SetConfig+0xa4>
 8002666:	2b01      	cmp	r3, #1
 8002668:	d00a      	beq.n	8002680 <UART_SetConfig+0xb8>
 800266a:	e013      	b.n	8002694 <UART_SetConfig+0xcc>
 800266c:	231f      	movs	r3, #31
 800266e:	18fb      	adds	r3, r7, r3
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e021      	b.n	80026ba <UART_SetConfig+0xf2>
 8002676:	231f      	movs	r3, #31
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	2202      	movs	r2, #2
 800267c:	701a      	strb	r2, [r3, #0]
 800267e:	e01c      	b.n	80026ba <UART_SetConfig+0xf2>
 8002680:	231f      	movs	r3, #31
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	2204      	movs	r2, #4
 8002686:	701a      	strb	r2, [r3, #0]
 8002688:	e017      	b.n	80026ba <UART_SetConfig+0xf2>
 800268a:	231f      	movs	r3, #31
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	2208      	movs	r2, #8
 8002690:	701a      	strb	r2, [r3, #0]
 8002692:	e012      	b.n	80026ba <UART_SetConfig+0xf2>
 8002694:	231f      	movs	r3, #31
 8002696:	18fb      	adds	r3, r7, r3
 8002698:	2210      	movs	r2, #16
 800269a:	701a      	strb	r2, [r3, #0]
 800269c:	e00d      	b.n	80026ba <UART_SetConfig+0xf2>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a67      	ldr	r2, [pc, #412]	@ (8002840 <UART_SetConfig+0x278>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d104      	bne.n	80026b2 <UART_SetConfig+0xea>
 80026a8:	231f      	movs	r3, #31
 80026aa:	18fb      	adds	r3, r7, r3
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
 80026b0:	e003      	b.n	80026ba <UART_SetConfig+0xf2>
 80026b2:	231f      	movs	r3, #31
 80026b4:	18fb      	adds	r3, r7, r3
 80026b6:	2210      	movs	r2, #16
 80026b8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69da      	ldr	r2, [r3, #28]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	021b      	lsls	r3, r3, #8
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d15c      	bne.n	8002780 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80026c6:	231f      	movs	r3, #31
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d015      	beq.n	80026fc <UART_SetConfig+0x134>
 80026d0:	dc18      	bgt.n	8002704 <UART_SetConfig+0x13c>
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d00d      	beq.n	80026f2 <UART_SetConfig+0x12a>
 80026d6:	dc15      	bgt.n	8002704 <UART_SetConfig+0x13c>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <UART_SetConfig+0x11a>
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d005      	beq.n	80026ec <UART_SetConfig+0x124>
 80026e0:	e010      	b.n	8002704 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026e2:	f7ff fc6f 	bl	8001fc4 <HAL_RCC_GetPCLK1Freq>
 80026e6:	0003      	movs	r3, r0
 80026e8:	61bb      	str	r3, [r7, #24]
        break;
 80026ea:	e012      	b.n	8002712 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026ec:	4b55      	ldr	r3, [pc, #340]	@ (8002844 <UART_SetConfig+0x27c>)
 80026ee:	61bb      	str	r3, [r7, #24]
        break;
 80026f0:	e00f      	b.n	8002712 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026f2:	f7ff fc07 	bl	8001f04 <HAL_RCC_GetSysClockFreq>
 80026f6:	0003      	movs	r3, r0
 80026f8:	61bb      	str	r3, [r7, #24]
        break;
 80026fa:	e00a      	b.n	8002712 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026fc:	2380      	movs	r3, #128	@ 0x80
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	61bb      	str	r3, [r7, #24]
        break;
 8002702:	e006      	b.n	8002712 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002708:	231e      	movs	r3, #30
 800270a:	18fb      	adds	r3, r7, r3
 800270c:	2201      	movs	r2, #1
 800270e:	701a      	strb	r2, [r3, #0]
        break;
 8002710:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d100      	bne.n	800271a <UART_SetConfig+0x152>
 8002718:	e07a      	b.n	8002810 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	005a      	lsls	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	085b      	lsrs	r3, r3, #1
 8002724:	18d2      	adds	r2, r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	0019      	movs	r1, r3
 800272c:	0010      	movs	r0, r2
 800272e:	f7fd fcfd 	bl	800012c <__udivsi3>
 8002732:	0003      	movs	r3, r0
 8002734:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	2b0f      	cmp	r3, #15
 800273a:	d91c      	bls.n	8002776 <UART_SetConfig+0x1ae>
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	2380      	movs	r3, #128	@ 0x80
 8002740:	025b      	lsls	r3, r3, #9
 8002742:	429a      	cmp	r2, r3
 8002744:	d217      	bcs.n	8002776 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	b29a      	uxth	r2, r3
 800274a:	200e      	movs	r0, #14
 800274c:	183b      	adds	r3, r7, r0
 800274e:	210f      	movs	r1, #15
 8002750:	438a      	bics	r2, r1
 8002752:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	085b      	lsrs	r3, r3, #1
 8002758:	b29b      	uxth	r3, r3
 800275a:	2207      	movs	r2, #7
 800275c:	4013      	ands	r3, r2
 800275e:	b299      	uxth	r1, r3
 8002760:	183b      	adds	r3, r7, r0
 8002762:	183a      	adds	r2, r7, r0
 8002764:	8812      	ldrh	r2, [r2, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	183a      	adds	r2, r7, r0
 8002770:	8812      	ldrh	r2, [r2, #0]
 8002772:	60da      	str	r2, [r3, #12]
 8002774:	e04c      	b.n	8002810 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002776:	231e      	movs	r3, #30
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	2201      	movs	r2, #1
 800277c:	701a      	strb	r2, [r3, #0]
 800277e:	e047      	b.n	8002810 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002780:	231f      	movs	r3, #31
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	781b      	ldrb	r3, [r3, #0]
 8002786:	2b08      	cmp	r3, #8
 8002788:	d015      	beq.n	80027b6 <UART_SetConfig+0x1ee>
 800278a:	dc18      	bgt.n	80027be <UART_SetConfig+0x1f6>
 800278c:	2b04      	cmp	r3, #4
 800278e:	d00d      	beq.n	80027ac <UART_SetConfig+0x1e4>
 8002790:	dc15      	bgt.n	80027be <UART_SetConfig+0x1f6>
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <UART_SetConfig+0x1d4>
 8002796:	2b02      	cmp	r3, #2
 8002798:	d005      	beq.n	80027a6 <UART_SetConfig+0x1de>
 800279a:	e010      	b.n	80027be <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800279c:	f7ff fc12 	bl	8001fc4 <HAL_RCC_GetPCLK1Freq>
 80027a0:	0003      	movs	r3, r0
 80027a2:	61bb      	str	r3, [r7, #24]
        break;
 80027a4:	e012      	b.n	80027cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027a6:	4b27      	ldr	r3, [pc, #156]	@ (8002844 <UART_SetConfig+0x27c>)
 80027a8:	61bb      	str	r3, [r7, #24]
        break;
 80027aa:	e00f      	b.n	80027cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027ac:	f7ff fbaa 	bl	8001f04 <HAL_RCC_GetSysClockFreq>
 80027b0:	0003      	movs	r3, r0
 80027b2:	61bb      	str	r3, [r7, #24]
        break;
 80027b4:	e00a      	b.n	80027cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027b6:	2380      	movs	r3, #128	@ 0x80
 80027b8:	021b      	lsls	r3, r3, #8
 80027ba:	61bb      	str	r3, [r7, #24]
        break;
 80027bc:	e006      	b.n	80027cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027c2:	231e      	movs	r3, #30
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	2201      	movs	r2, #1
 80027c8:	701a      	strb	r2, [r3, #0]
        break;
 80027ca:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d01e      	beq.n	8002810 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	085a      	lsrs	r2, r3, #1
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	18d2      	adds	r2, r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	0019      	movs	r1, r3
 80027e2:	0010      	movs	r0, r2
 80027e4:	f7fd fca2 	bl	800012c <__udivsi3>
 80027e8:	0003      	movs	r3, r0
 80027ea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	2b0f      	cmp	r3, #15
 80027f0:	d90a      	bls.n	8002808 <UART_SetConfig+0x240>
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	2380      	movs	r3, #128	@ 0x80
 80027f6:	025b      	lsls	r3, r3, #9
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d205      	bcs.n	8002808 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	b29a      	uxth	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	e003      	b.n	8002810 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002808:	231e      	movs	r3, #30
 800280a:	18fb      	adds	r3, r7, r3
 800280c:	2201      	movs	r2, #1
 800280e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800281c:	231e      	movs	r3, #30
 800281e:	18fb      	adds	r3, r7, r3
 8002820:	781b      	ldrb	r3, [r3, #0]
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	b008      	add	sp, #32
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	ffff69f3 	.word	0xffff69f3
 8002830:	ffffcfff 	.word	0xffffcfff
 8002834:	fffff4ff 	.word	0xfffff4ff
 8002838:	40013800 	.word	0x40013800
 800283c:	40021000 	.word	0x40021000
 8002840:	40004400 	.word	0x40004400
 8002844:	007a1200 	.word	0x007a1200

08002848 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002854:	2208      	movs	r2, #8
 8002856:	4013      	ands	r3, r2
 8002858:	d00b      	beq.n	8002872 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	4a4a      	ldr	r2, [pc, #296]	@ (800298c <UART_AdvFeatureConfig+0x144>)
 8002862:	4013      	ands	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	2201      	movs	r2, #1
 8002878:	4013      	ands	r3, r2
 800287a:	d00b      	beq.n	8002894 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	4a43      	ldr	r2, [pc, #268]	@ (8002990 <UART_AdvFeatureConfig+0x148>)
 8002884:	4013      	ands	r3, r2
 8002886:	0019      	movs	r1, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	2202      	movs	r2, #2
 800289a:	4013      	ands	r3, r2
 800289c:	d00b      	beq.n	80028b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	4a3b      	ldr	r2, [pc, #236]	@ (8002994 <UART_AdvFeatureConfig+0x14c>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	0019      	movs	r1, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ba:	2204      	movs	r2, #4
 80028bc:	4013      	ands	r3, r2
 80028be:	d00b      	beq.n	80028d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	4a34      	ldr	r2, [pc, #208]	@ (8002998 <UART_AdvFeatureConfig+0x150>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	0019      	movs	r1, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028dc:	2210      	movs	r2, #16
 80028de:	4013      	ands	r3, r2
 80028e0:	d00b      	beq.n	80028fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	4a2c      	ldr	r2, [pc, #176]	@ (800299c <UART_AdvFeatureConfig+0x154>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	0019      	movs	r1, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fe:	2220      	movs	r2, #32
 8002900:	4013      	ands	r3, r2
 8002902:	d00b      	beq.n	800291c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	4a25      	ldr	r2, [pc, #148]	@ (80029a0 <UART_AdvFeatureConfig+0x158>)
 800290c:	4013      	ands	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	2240      	movs	r2, #64	@ 0x40
 8002922:	4013      	ands	r3, r2
 8002924:	d01d      	beq.n	8002962 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	4a1d      	ldr	r2, [pc, #116]	@ (80029a4 <UART_AdvFeatureConfig+0x15c>)
 800292e:	4013      	ands	r3, r2
 8002930:	0019      	movs	r1, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	430a      	orrs	r2, r1
 800293c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	035b      	lsls	r3, r3, #13
 8002946:	429a      	cmp	r2, r3
 8002948:	d10b      	bne.n	8002962 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	4a15      	ldr	r2, [pc, #84]	@ (80029a8 <UART_AdvFeatureConfig+0x160>)
 8002952:	4013      	ands	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002966:	2280      	movs	r2, #128	@ 0x80
 8002968:	4013      	ands	r3, r2
 800296a:	d00b      	beq.n	8002984 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	4a0e      	ldr	r2, [pc, #56]	@ (80029ac <UART_AdvFeatureConfig+0x164>)
 8002974:	4013      	ands	r3, r2
 8002976:	0019      	movs	r1, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	605a      	str	r2, [r3, #4]
  }
}
 8002984:	46c0      	nop			@ (mov r8, r8)
 8002986:	46bd      	mov	sp, r7
 8002988:	b002      	add	sp, #8
 800298a:	bd80      	pop	{r7, pc}
 800298c:	ffff7fff 	.word	0xffff7fff
 8002990:	fffdffff 	.word	0xfffdffff
 8002994:	fffeffff 	.word	0xfffeffff
 8002998:	fffbffff 	.word	0xfffbffff
 800299c:	ffffefff 	.word	0xffffefff
 80029a0:	ffffdfff 	.word	0xffffdfff
 80029a4:	ffefffff 	.word	0xffefffff
 80029a8:	ff9fffff 	.word	0xff9fffff
 80029ac:	fff7ffff 	.word	0xfff7ffff

080029b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b092      	sub	sp, #72	@ 0x48
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2284      	movs	r2, #132	@ 0x84
 80029bc:	2100      	movs	r1, #0
 80029be:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029c0:	f7fe f8a2 	bl	8000b08 <HAL_GetTick>
 80029c4:	0003      	movs	r3, r0
 80029c6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2208      	movs	r2, #8
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d12c      	bne.n	8002a30 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d8:	2280      	movs	r2, #128	@ 0x80
 80029da:	0391      	lsls	r1, r2, #14
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	4a46      	ldr	r2, [pc, #280]	@ (8002af8 <UART_CheckIdleState+0x148>)
 80029e0:	9200      	str	r2, [sp, #0]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f000 f88c 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 80029e8:	1e03      	subs	r3, r0, #0
 80029ea:	d021      	beq.n	8002a30 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029ec:	f3ef 8310 	mrs	r3, PRIMASK
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80029f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80029f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029f6:	2301      	movs	r3, #1
 80029f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029fc:	f383 8810 	msr	PRIMASK, r3
}
 8002a00:	46c0      	nop			@ (mov r8, r8)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2180      	movs	r1, #128	@ 0x80
 8002a0e:	438a      	bics	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a18:	f383 8810 	msr	PRIMASK, r3
}
 8002a1c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2220      	movs	r2, #32
 8002a22:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2278      	movs	r2, #120	@ 0x78
 8002a28:	2100      	movs	r1, #0
 8002a2a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e05f      	b.n	8002af0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2204      	movs	r2, #4
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	d146      	bne.n	8002acc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a40:	2280      	movs	r2, #128	@ 0x80
 8002a42:	03d1      	lsls	r1, r2, #15
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4a2c      	ldr	r2, [pc, #176]	@ (8002af8 <UART_CheckIdleState+0x148>)
 8002a48:	9200      	str	r2, [sp, #0]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f000 f858 	bl	8002b00 <UART_WaitOnFlagUntilTimeout>
 8002a50:	1e03      	subs	r3, r0, #0
 8002a52:	d03b      	beq.n	8002acc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a54:	f3ef 8310 	mrs	r3, PRIMASK
 8002a58:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a5e:	2301      	movs	r3, #1
 8002a60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f383 8810 	msr	PRIMASK, r3
}
 8002a68:	46c0      	nop			@ (mov r8, r8)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4921      	ldr	r1, [pc, #132]	@ (8002afc <UART_CheckIdleState+0x14c>)
 8002a76:	400a      	ands	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f383 8810 	msr	PRIMASK, r3
}
 8002a84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a86:	f3ef 8310 	mrs	r3, PRIMASK
 8002a8a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a8c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a90:	2301      	movs	r3, #1
 8002a92:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	f383 8810 	msr	PRIMASK, r3
}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aae:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	f383 8810 	msr	PRIMASK, r3
}
 8002ab6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2280      	movs	r2, #128	@ 0x80
 8002abc:	2120      	movs	r1, #32
 8002abe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2278      	movs	r2, #120	@ 0x78
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e011      	b.n	8002af0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2280      	movs	r2, #128	@ 0x80
 8002ad6:	2120      	movs	r1, #32
 8002ad8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2278      	movs	r2, #120	@ 0x78
 8002aea:	2100      	movs	r1, #0
 8002aec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	0018      	movs	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	b010      	add	sp, #64	@ 0x40
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	01ffffff 	.word	0x01ffffff
 8002afc:	fffffedf 	.word	0xfffffedf

08002b00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b10:	e051      	b.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	3301      	adds	r3, #1
 8002b16:	d04e      	beq.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b18:	f7fd fff6 	bl	8000b08 <HAL_GetTick>
 8002b1c:	0002      	movs	r2, r0
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d302      	bcc.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e051      	b.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d03b      	beq.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b80      	cmp	r3, #128	@ 0x80
 8002b42:	d038      	beq.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d035      	beq.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69db      	ldr	r3, [r3, #28]
 8002b50:	2208      	movs	r2, #8
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d111      	bne.n	8002b7c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	0018      	movs	r0, r3
 8002b64:	f000 f900 	bl	8002d68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2284      	movs	r2, #132	@ 0x84
 8002b6c:	2108      	movs	r1, #8
 8002b6e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2278      	movs	r2, #120	@ 0x78
 8002b74:	2100      	movs	r1, #0
 8002b76:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e02c      	b.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	69da      	ldr	r2, [r3, #28]
 8002b82:	2380      	movs	r3, #128	@ 0x80
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	401a      	ands	r2, r3
 8002b88:	2380      	movs	r3, #128	@ 0x80
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d112      	bne.n	8002bb6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2280      	movs	r2, #128	@ 0x80
 8002b96:	0112      	lsls	r2, r2, #4
 8002b98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f000 f8e3 	bl	8002d68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2284      	movs	r2, #132	@ 0x84
 8002ba6:	2120      	movs	r1, #32
 8002ba8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2278      	movs	r2, #120	@ 0x78
 8002bae:	2100      	movs	r1, #0
 8002bb0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e00f      	b.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69db      	ldr	r3, [r3, #28]
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	425a      	negs	r2, r3
 8002bc6:	4153      	adcs	r3, r2
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	001a      	movs	r2, r3
 8002bcc:	1dfb      	adds	r3, r7, #7
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d09e      	beq.n	8002b12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	b004      	add	sp, #16
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b090      	sub	sp, #64	@ 0x40
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	1dbb      	adds	r3, r7, #6
 8002bec:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1dba      	adds	r2, r7, #6
 8002bf8:	2158      	movs	r1, #88	@ 0x58
 8002bfa:	8812      	ldrh	r2, [r2, #0]
 8002bfc:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2284      	movs	r2, #132	@ 0x84
 8002c02:	2100      	movs	r1, #0
 8002c04:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2280      	movs	r2, #128	@ 0x80
 8002c0a:	2122      	movs	r1, #34	@ 0x22
 8002c0c:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d028      	beq.n	8002c68 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c1a:	4a3e      	ldr	r2, [pc, #248]	@ (8002d14 <UART_Start_Receive_DMA+0x134>)
 8002c1c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c22:	4a3d      	ldr	r2, [pc, #244]	@ (8002d18 <UART_Start_Receive_DMA+0x138>)
 8002c24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002d1c <UART_Start_Receive_DMA+0x13c>)
 8002c2c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c32:	2200      	movs	r2, #0
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	3324      	adds	r3, #36	@ 0x24
 8002c40:	0019      	movs	r1, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c46:	001a      	movs	r2, r3
 8002c48:	1dbb      	adds	r3, r7, #6
 8002c4a:	881b      	ldrh	r3, [r3, #0]
 8002c4c:	f7fe f8b0 	bl	8000db0 <HAL_DMA_Start_IT>
 8002c50:	1e03      	subs	r3, r0, #0
 8002c52:	d009      	beq.n	8002c68 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2284      	movs	r2, #132	@ 0x84
 8002c58:	2110      	movs	r1, #16
 8002c5a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2280      	movs	r2, #128	@ 0x80
 8002c60:	2120      	movs	r1, #32
 8002c62:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e050      	b.n	8002d0a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d019      	beq.n	8002ca4 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c70:	f3ef 8310 	mrs	r3, PRIMASK
 8002c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c80:	f383 8810 	msr	PRIMASK, r3
}
 8002c84:	46c0      	nop			@ (mov r8, r8)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2180      	movs	r1, #128	@ 0x80
 8002c92:	0049      	lsls	r1, r1, #1
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c9a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ca2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ca4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ca8:	613b      	str	r3, [r7, #16]
  return(result);
 8002caa:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cac:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cae:	2301      	movs	r3, #1
 8002cb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f383 8810 	msr	PRIMASK, r3
}
 8002cb8:	46c0      	nop			@ (mov r8, r8)
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689a      	ldr	r2, [r3, #8]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	609a      	str	r2, [r3, #8]
 8002cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ccc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	f383 8810 	msr	PRIMASK, r3
}
 8002cd4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002cda:	61fb      	str	r3, [r7, #28]
  return(result);
 8002cdc:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	f383 8810 	msr	PRIMASK, r3
}
 8002cea:	46c0      	nop			@ (mov r8, r8)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2140      	movs	r1, #64	@ 0x40
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	f383 8810 	msr	PRIMASK, r3
}
 8002d06:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b010      	add	sp, #64	@ 0x40
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	08002e31 	.word	0x08002e31
 8002d18:	08002f5d 	.word	0x08002f5d
 8002d1c:	08002f9f 	.word	0x08002f9f

08002d20 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d28:	f3ef 8310 	mrs	r3, PRIMASK
 8002d2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d2e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	2301      	movs	r3, #1
 8002d34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f383 8810 	msr	PRIMASK, r3
}
 8002d3c:	46c0      	nop			@ (mov r8, r8)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	21c0      	movs	r1, #192	@ 0xc0
 8002d4a:	438a      	bics	r2, r1
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	f383 8810 	msr	PRIMASK, r3
}
 8002d58:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2220      	movs	r2, #32
 8002d5e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8002d60:	46c0      	nop			@ (mov r8, r8)
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b006      	add	sp, #24
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08e      	sub	sp, #56	@ 0x38
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d70:	f3ef 8310 	mrs	r3, PRIMASK
 8002d74:	617b      	str	r3, [r7, #20]
  return(result);
 8002d76:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f383 8810 	msr	PRIMASK, r3
}
 8002d84:	46c0      	nop			@ (mov r8, r8)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4926      	ldr	r1, [pc, #152]	@ (8002e2c <UART_EndRxTransfer+0xc4>)
 8002d92:	400a      	ands	r2, r1
 8002d94:	601a      	str	r2, [r3, #0]
 8002d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f383 8810 	msr	PRIMASK, r3
}
 8002da0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002da2:	f3ef 8310 	mrs	r3, PRIMASK
 8002da6:	623b      	str	r3, [r7, #32]
  return(result);
 8002da8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002daa:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dac:	2301      	movs	r3, #1
 8002dae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db2:	f383 8810 	msr	PRIMASK, r3
}
 8002db6:	46c0      	nop			@ (mov r8, r8)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	438a      	bics	r2, r1
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dce:	f383 8810 	msr	PRIMASK, r3
}
 8002dd2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d118      	bne.n	8002e0e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ddc:	f3ef 8310 	mrs	r3, PRIMASK
 8002de0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002de2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002de6:	2301      	movs	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f383 8810 	msr	PRIMASK, r3
}
 8002df0:	46c0      	nop			@ (mov r8, r8)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2110      	movs	r1, #16
 8002dfe:	438a      	bics	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]
 8002e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f383 8810 	msr	PRIMASK, r3
}
 8002e0c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2280      	movs	r2, #128	@ 0x80
 8002e12:	2120      	movs	r1, #32
 8002e14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e22:	46c0      	nop			@ (mov r8, r8)
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b00e      	add	sp, #56	@ 0x38
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	fffffedf 	.word	0xfffffedf

08002e30 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b094      	sub	sp, #80	@ 0x50
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d06f      	beq.n	8002f26 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8002e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e48:	225a      	movs	r2, #90	@ 0x5a
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002e52:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e54:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e58:	2301      	movs	r3, #1
 8002e5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f383 8810 	msr	PRIMASK, r3
}
 8002e62:	46c0      	nop			@ (mov r8, r8)
 8002e64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	493a      	ldr	r1, [pc, #232]	@ (8002f58 <UART_DMAReceiveCplt+0x128>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e76:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e78:	6a3b      	ldr	r3, [r7, #32]
 8002e7a:	f383 8810 	msr	PRIMASK, r3
}
 8002e7e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e80:	f3ef 8310 	mrs	r3, PRIMASK
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e90:	f383 8810 	msr	PRIMASK, r3
}
 8002e94:	46c0      	nop			@ (mov r8, r8)
 8002e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	438a      	bics	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
 8002ea6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eac:	f383 8810 	msr	PRIMASK, r3
}
 8002eb0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eb2:	f3ef 8310 	mrs	r3, PRIMASK
 8002eb6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eba:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec2:	f383 8810 	msr	PRIMASK, r3
}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2140      	movs	r1, #64	@ 0x40
 8002ed4:	438a      	bics	r2, r1
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eda:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ede:	f383 8810 	msr	PRIMASK, r3
}
 8002ee2:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ee6:	2280      	movs	r2, #128	@ 0x80
 8002ee8:	2120      	movs	r1, #32
 8002eea:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d118      	bne.n	8002f26 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ef8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002efa:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002efe:	2301      	movs	r3, #1
 8002f00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	f383 8810 	msr	PRIMASK, r3
}
 8002f08:	46c0      	nop			@ (mov r8, r8)
 8002f0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2110      	movs	r1, #16
 8002f16:	438a      	bics	r2, r1
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f383 8810 	msr	PRIMASK, r3
}
 8002f24:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f28:	2200      	movs	r2, #0
 8002f2a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d108      	bne.n	8002f46 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f36:	2258      	movs	r2, #88	@ 0x58
 8002f38:	5a9a      	ldrh	r2, [r3, r2]
 8002f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f3c:	0011      	movs	r1, r2
 8002f3e:	0018      	movs	r0, r3
 8002f40:	f7ff fb36 	bl	80025b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f44:	e003      	b.n	8002f4e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8002f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f7fd fb91 	bl	8000670 <HAL_UART_RxCpltCallback>
}
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	46bd      	mov	sp, r7
 8002f52:	b014      	add	sp, #80	@ 0x50
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	46c0      	nop			@ (mov r8, r8)
 8002f58:	fffffeff 	.word	0xfffffeff

08002f5c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d10a      	bne.n	8002f8e <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2258      	movs	r2, #88	@ 0x58
 8002f7c:	5a9b      	ldrh	r3, [r3, r2]
 8002f7e:	085b      	lsrs	r3, r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	0011      	movs	r1, r2
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7ff fb12 	bl	80025b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f8c:	e003      	b.n	8002f96 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	0018      	movs	r0, r3
 8002f92:	f7ff fafd 	bl	8002590 <HAL_UART_RxHalfCpltCallback>
}
 8002f96:	46c0      	nop			@ (mov r8, r8)
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b004      	add	sp, #16
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002faa:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fb0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	2280      	movs	r2, #128	@ 0x80
 8002fb6:	589b      	ldr	r3, [r3, r2]
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2280      	movs	r2, #128	@ 0x80
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b80      	cmp	r3, #128	@ 0x80
 8002fc6:	d10a      	bne.n	8002fde <UART_DMAError+0x40>
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	2b21      	cmp	r3, #33	@ 0x21
 8002fcc:	d107      	bne.n	8002fde <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2252      	movs	r2, #82	@ 0x52
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7ff fea1 	bl	8002d20 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2240      	movs	r2, #64	@ 0x40
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b40      	cmp	r3, #64	@ 0x40
 8002fea:	d10a      	bne.n	8003002 <UART_DMAError+0x64>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b22      	cmp	r3, #34	@ 0x22
 8002ff0:	d107      	bne.n	8003002 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	225a      	movs	r2, #90	@ 0x5a
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f7ff feb3 	bl	8002d68 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2284      	movs	r2, #132	@ 0x84
 8003006:	589b      	ldr	r3, [r3, r2]
 8003008:	2210      	movs	r2, #16
 800300a:	431a      	orrs	r2, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2184      	movs	r1, #132	@ 0x84
 8003010:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	0018      	movs	r0, r3
 8003016:	f7ff fac3 	bl	80025a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800301a:	46c0      	nop			@ (mov r8, r8)
 800301c:	46bd      	mov	sp, r7
 800301e:	b006      	add	sp, #24
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <disable_unpend_all_ints>:
}

// ICTR values F401:2

static inline void disable_unpend_all_ints(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 800302a:	4b13      	ldr	r3, [pc, #76]	@ (8003078 <disable_unpend_all_ints+0x54>)
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
	SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk | SCB_ICSR_PENDSVCLR_Msk;
 8003030:	4b12      	ldr	r3, [pc, #72]	@ (800307c <disable_unpend_all_ints+0x58>)
 8003032:	22a0      	movs	r2, #160	@ 0xa0
 8003034:	0512      	lsls	r2, r2, #20
 8003036:	605a      	str	r2, [r3, #4]

	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 8003038:	1dfb      	adds	r3, r7, #7
 800303a:	2200      	movs	r2, #0
 800303c:	701a      	strb	r2, [r3, #0]
 800303e:	e012      	b.n	8003066 <disable_unpend_all_ints+0x42>
	{
		NVIC->ICER[i] = 0;
 8003040:	4a0f      	ldr	r2, [pc, #60]	@ (8003080 <disable_unpend_all_ints+0x5c>)
 8003042:	1dfb      	adds	r3, r7, #7
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	3320      	adds	r3, #32
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	2100      	movs	r1, #0
 800304c:	5099      	str	r1, [r3, r2]
		NVIC->ICPR[i] = 0;
 800304e:	4a0c      	ldr	r2, [pc, #48]	@ (8003080 <disable_unpend_all_ints+0x5c>)
 8003050:	1dfb      	adds	r3, r7, #7
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	3360      	adds	r3, #96	@ 0x60
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	2100      	movs	r1, #0
 800305a:	5099      	str	r1, [r3, r2]
	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 800305c:	1dfb      	adds	r3, r7, #7
 800305e:	781a      	ldrb	r2, [r3, #0]
 8003060:	1dfb      	adds	r3, r7, #7
 8003062:	3201      	adds	r2, #1
 8003064:	701a      	strb	r2, [r3, #0]
 8003066:	1dfb      	adds	r3, r7, #7
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0e8      	beq.n	8003040 <disable_unpend_all_ints+0x1c>
	}
}
 800306e:	46c0      	nop			@ (mov r8, r8)
 8003070:	46c0      	nop			@ (mov r8, r8)
 8003072:	46bd      	mov	sp, r7
 8003074:	b002      	add	sp, #8
 8003076:	bd80      	pop	{r7, pc}
 8003078:	e000e010 	.word	0xe000e010
 800307c:	e000ed00 	.word	0xe000ed00
 8003080:	e000e100 	.word	0xe000e100

08003084 <vectable_setup>:

extern struct cm0_vectable_ g_pfnVectors;
#endif

static inline void vectable_setup(uint32_t addr)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
#ifdef __VTOR_PRESENT
	SCB->VTOR = addr;
#else	// Cortex-M0
	// define with __attribute__((section(".ram_isr_vector")))
	extern struct cm0_vectable_ ram_vectable;
	ram_vectable = *(const struct cm0_vectable_ *)addr;	// copy vectors to start of RAM
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a05      	ldr	r2, [pc, #20]	@ (80030a4 <vectable_setup+0x20>)
 8003090:	0010      	movs	r0, r2
 8003092:	0019      	movs	r1, r3
 8003094:	23c0      	movs	r3, #192	@ 0xc0
 8003096:	001a      	movs	r2, r3
 8003098:	f000 fa46 	bl	8003528 <memcpy>
#endif
}
 800309c:	46c0      	nop			@ (mov r8, r8)
 800309e:	46bd      	mov	sp, r7
 80030a0:	b002      	add	sp, #8
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000000 	.word	0x20000000

080030a8 <app_start>:

static inline void app_start(uint32_t addr)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
	// at this point all interrupts must be disabled (NVIC, SysTick)
	const struct cm_init_ *app_init = (const struct cm_init_ *) addr;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	60fb      	str	r3, [r7, #12]
	__set_MSP(app_init->Init_SP);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f383 8808 	msr	MSP, r3
}
 80030c0:	46c0      	nop			@ (mov r8, r8)
	// SP register should not be used in the assembly instructions implementing the statement below
	app_init->Reset_Handler();
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	4798      	blx	r3
}
 80030c8:	46c0      	nop			@ (mov r8, r8)
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b004      	add	sp, #16
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <bl_usart_printf>:
uint32_t APP_START_ADDR	 = 	FLASH_SECTOR5_ADDR;
uint32_t  flash_addr	 = 	(uint32_t)0x08006000U; 			// Variable for erasing and flashing flash memory

// Function for printing messages to terminal via USART
void bl_usart_printf(char *format,...)
{
 80030d0:	b40f      	push	{r0, r1, r2, r3}
 80030d2:	b590      	push	{r4, r7, lr}
 80030d4:	b097      	sub	sp, #92	@ 0x5c
 80030d6:	af00      	add	r7, sp, #0
	char str[80] = {0};														// Created array variable in type of "char"
 80030d8:	2408      	movs	r4, #8
 80030da:	193b      	adds	r3, r7, r4
 80030dc:	0018      	movs	r0, r3
 80030de:	2350      	movs	r3, #80	@ 0x50
 80030e0:	001a      	movs	r2, r3
 80030e2:	2100      	movs	r1, #0
 80030e4:	f000 f9ec 	bl	80034c0 <memset>
	va_list	args;															// Creates an object of the type of va_list
	va_start(args, format);													// Begins to reading arguments which is given to this functions
 80030e8:	2364      	movs	r3, #100	@ 0x64
 80030ea:	2208      	movs	r2, #8
 80030ec:	189b      	adds	r3, r3, r2
 80030ee:	19db      	adds	r3, r3, r7
 80030f0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);											// Writes the arguments from args to str array in the format of "format"
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80030f6:	193b      	adds	r3, r7, r4
 80030f8:	0018      	movs	r0, r3
 80030fa:	f000 f9d5 	bl	80034a8 <vsiprintf>
	HAL_UART_Transmit(_USART1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);	// Tranmits data
 80030fe:	193b      	adds	r3, r7, r4
 8003100:	0018      	movs	r0, r3
 8003102:	f7fd f801 	bl	8000108 <strlen>
 8003106:	0003      	movs	r3, r0
 8003108:	b29a      	uxth	r2, r3
 800310a:	2301      	movs	r3, #1
 800310c:	425b      	negs	r3, r3
 800310e:	1939      	adds	r1, r7, r4
 8003110:	4804      	ldr	r0, [pc, #16]	@ (8003124 <bl_usart_printf+0x54>)
 8003112:	f7ff f947 	bl	80023a4 <HAL_UART_Transmit>
	/*
	 * Usage of this function:
	 *
	 * usart_printf("Hello World = %d", int_value);
	 */
}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	46bd      	mov	sp, r7
 800311a:	b017      	add	sp, #92	@ 0x5c
 800311c:	bc90      	pop	{r4, r7}
 800311e:	bc08      	pop	{r3}
 8003120:	b004      	add	sp, #16
 8003122:	4718      	bx	r3
 8003124:	200001a8 	.word	0x200001a8

08003128 <bl_jump_to_app>:

// Function for jumping bootloader to application code
void bl_jump_to_app(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0

    uint32_t app_reset   = *((uint32_t *)(APP_START_ADDR + 4));
 800312e:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <bl_jump_to_app+0x58>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3304      	adds	r3, #4
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	607b      	str	r3, [r7, #4]
    void (*reset_handler)(void) = (void (*)(void))app_reset;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	603b      	str	r3, [r7, #0]

	bl_usart_printf("BL_DBG_MSG: Bootloader jump to user app\r\n");
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <bl_jump_to_app+0x5c>)
 800313e:	0018      	movs	r0, r3
 8003140:	f7ff ffc6 	bl	80030d0 <bl_usart_printf>
	bl_usart_printf("BL_DBG_MSG: App reset handler addr: %#x\r\n\n\n\n", reset_handler);
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	4b10      	ldr	r3, [pc, #64]	@ (8003188 <bl_jump_to_app+0x60>)
 8003148:	0011      	movs	r1, r2
 800314a:	0018      	movs	r0, r3
 800314c:	f7ff ffc0 	bl	80030d0 <bl_usart_printf>
	HAL_Delay(3000);
 8003150:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <bl_jump_to_app+0x64>)
 8003152:	0018      	movs	r0, r3
 8003154:	f7fd fce2 	bl	8000b1c <HAL_Delay>

	disable_unpend_all_ints();
 8003158:	f7ff ff64 	bl	8003024 <disable_unpend_all_ints>
	vectable_setup(APP_START_ADDR);
 800315c:	4b08      	ldr	r3, [pc, #32]	@ (8003180 <bl_jump_to_app+0x58>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	0018      	movs	r0, r3
 8003162:	f7ff ff8f 	bl	8003084 <vectable_setup>
	SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE;	// map RAM at 0
 8003166:	4b0a      	ldr	r3, [pc, #40]	@ (8003190 <bl_jump_to_app+0x68>)
 8003168:	2203      	movs	r2, #3
 800316a:	601a      	str	r2, [r3, #0]
	app_start(APP_START_ADDR);
 800316c:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <bl_jump_to_app+0x58>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0018      	movs	r0, r3
 8003172:	f7ff ff99 	bl	80030a8 <app_start>
}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	46bd      	mov	sp, r7
 800317a:	b002      	add	sp, #8
 800317c:	bd80      	pop	{r7, pc}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	200000d0 	.word	0x200000d0
 8003184:	08003fac 	.word	0x08003fac
 8003188:	08003fd8 	.word	0x08003fd8
 800318c:	00000bb8 	.word	0x00000bb8
 8003190:	40010000 	.word	0x40010000

08003194 <bl_erase_35kB_mem>:

// Function for erase 20kB application code area in flash
void bl_erase_35kB_mem(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef flash = {0};				// Flash erasing object
 800319a:	1d3b      	adds	r3, r7, #4
 800319c:	0018      	movs	r0, r3
 800319e:	230c      	movs	r3, #12
 80031a0:	001a      	movs	r2, r3
 80031a2:	2100      	movs	r1, #0
 80031a4:	f000 f98c 	bl	80034c0 <memset>
	HAL_FLASH_Unlock();								// Unlocks the flash to erase
 80031a8:	f7fd ffe8 	bl	800117c <HAL_FLASH_Unlock>

	// Erasing flash area of code
	flash.TypeErase  	= 	FLASH_TYPEERASE_PAGES;	// Erase type is page erase
 80031ac:	1d3b      	adds	r3, r7, #4
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
	flash.PageAddress	= 	APP_START_ADDR;			// Erasing start address
 80031b2:	4b0d      	ldr	r3, [pc, #52]	@ (80031e8 <bl_erase_35kB_mem+0x54>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	1d3b      	adds	r3, r7, #4
 80031b8:	605a      	str	r2, [r3, #4]
	flash.NbPages		=	APP_PAGE_COUNT;			// Number of pages to be erased
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	2223      	movs	r2, #35	@ 0x23
 80031be:	609a      	str	r2, [r3, #8]
	uint32_t PageError	= 0;						// Error flag definition
 80031c0:	2300      	movs	r3, #0
 80031c2:	603b      	str	r3, [r7, #0]
	HAL_FLASHEx_Erase(&flash, &PageError);
 80031c4:	003a      	movs	r2, r7
 80031c6:	1d3b      	adds	r3, r7, #4
 80031c8:	0011      	movs	r1, r2
 80031ca:	0018      	movs	r0, r3
 80031cc:	f7fe f896 	bl	80012fc <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();								// Locks the flash
 80031d0:	f7fd fffa 	bl	80011c8 <HAL_FLASH_Lock>
	bl_usart_printf("### Erased 35kB application code pages. Page error code: 0x%08lX ###\r\n", PageError);
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <bl_erase_35kB_mem+0x58>)
 80031d8:	0011      	movs	r1, r2
 80031da:	0018      	movs	r0, r3
 80031dc:	f7ff ff78 	bl	80030d0 <bl_usart_printf>
}
 80031e0:	46c0      	nop			@ (mov r8, r8)
 80031e2:	46bd      	mov	sp, r7
 80031e4:	b004      	add	sp, #16
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	200000d0 	.word	0x200000d0
 80031ec:	08004008 	.word	0x08004008

080031f0 <bl_write_mem_256_bytes>:

// Function for write firmware to flash area
void bl_write_mem_256_bytes(uint8_t* data, uint32_t addr)
{
 80031f0:	b5b0      	push	{r4, r5, r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
	uint32_t word = 0;								// 32-bit variable to store 4 bytes
 80031fa:	2300      	movs	r3, #0
 80031fc:	60bb      	str	r3, [r7, #8]


	HAL_FLASH_Unlock();
 80031fe:	f7fd ffbd 	bl	800117c <HAL_FLASH_Unlock>
	// Flashing the flash area of code
	for(uint16_t i=0; i<256; i+=4)
 8003202:	230e      	movs	r3, #14
 8003204:	18fb      	adds	r3, r7, r3
 8003206:	2200      	movs	r2, #0
 8003208:	801a      	strh	r2, [r3, #0]
 800320a:	e037      	b.n	800327c <bl_write_mem_256_bytes+0x8c>
	{
		/*
		 * Writing firmware to flash word by word
		 */
		word = data[i]				// LSB byte
 800320c:	200e      	movs	r0, #14
 800320e:	183b      	adds	r3, r7, r0
 8003210:	881b      	ldrh	r3, [r3, #0]
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	18d3      	adds	r3, r2, r3
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	0019      	movs	r1, r3
			 | (data[i+1] << 8)		// Next byte
 800321a:	183b      	adds	r3, r7, r0
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	3301      	adds	r3, #1
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	18d3      	adds	r3, r2, r3
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	000a      	movs	r2, r1
 800322a:	431a      	orrs	r2, r3
			 | (data[i+2] << 16)	// Next byte
 800322c:	183b      	adds	r3, r7, r0
 800322e:	881b      	ldrh	r3, [r3, #0]
 8003230:	3302      	adds	r3, #2
 8003232:	6879      	ldr	r1, [r7, #4]
 8003234:	18cb      	adds	r3, r1, r3
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	041b      	lsls	r3, r3, #16
 800323a:	431a      	orrs	r2, r3
			 | (data[i+3] << 24);	// MSB byte
 800323c:	183b      	adds	r3, r7, r0
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	3303      	adds	r3, #3
 8003242:	6879      	ldr	r1, [r7, #4]
 8003244:	18cb      	adds	r3, r1, r3
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	061b      	lsls	r3, r3, #24
 800324a:	4313      	orrs	r3, r2
		word = data[i]				// LSB byte
 800324c:	60bb      	str	r3, [r7, #8]
		 * As total we have 4 bytes at once. So flashing 4 bytes to flash at once, there will be 64 iterations
		 * to write 256 bytes to flash memory.
		 */

		// Flashing flash memory
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, word) != HAL_OK)
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	001c      	movs	r4, r3
 8003252:	2300      	movs	r3, #0
 8003254:	001d      	movs	r5, r3
 8003256:	6839      	ldr	r1, [r7, #0]
 8003258:	0022      	movs	r2, r4
 800325a:	002b      	movs	r3, r5
 800325c:	2002      	movs	r0, #2
 800325e:	f7fd fef7 	bl	8001050 <HAL_FLASH_Program>
 8003262:	1e03      	subs	r3, r0, #0
 8003264:	d001      	beq.n	800326a <bl_write_mem_256_bytes+0x7a>
		{
			Error_Handler();
 8003266:	f7fd fa7b 	bl	8000760 <Error_Handler>
		}

		// Increasing the address of memory to write next memory area
		addr += 4;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	3304      	adds	r3, #4
 800326e:	603b      	str	r3, [r7, #0]
	for(uint16_t i=0; i<256; i+=4)
 8003270:	220e      	movs	r2, #14
 8003272:	18bb      	adds	r3, r7, r2
 8003274:	18ba      	adds	r2, r7, r2
 8003276:	8812      	ldrh	r2, [r2, #0]
 8003278:	3204      	adds	r2, #4
 800327a:	801a      	strh	r2, [r3, #0]
 800327c:	230e      	movs	r3, #14
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	881b      	ldrh	r3, [r3, #0]
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d9c2      	bls.n	800320c <bl_write_mem_256_bytes+0x1c>
	}
	HAL_FLASH_Lock();								// Locking the flash
 8003286:	f7fd ff9f 	bl	80011c8 <HAL_FLASH_Lock>
}
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	46bd      	mov	sp, r7
 800328e:	b004      	add	sp, #16
 8003290:	bdb0      	pop	{r4, r5, r7, pc}

08003292 <bl_execute_cmd>:

// Function for executing commands
void bl_execute_cmd(uint8_t cmd)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b082      	sub	sp, #8
 8003296:	af00      	add	r7, sp, #0
 8003298:	0002      	movs	r2, r0
 800329a:	1dfb      	adds	r3, r7, #7
 800329c:	701a      	strb	r2, [r3, #0]
	switch(cmd)
 800329e:	1dfb      	adds	r3, r7, #7
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d008      	beq.n	80032b8 <bl_execute_cmd+0x26>
 80032a6:	dc0d      	bgt.n	80032c4 <bl_execute_cmd+0x32>
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d00e      	beq.n	80032ca <bl_execute_cmd+0x38>
 80032ac:	dc0a      	bgt.n	80032c4 <bl_execute_cmd+0x32>
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00d      	beq.n	80032ce <bl_execute_cmd+0x3c>
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d003      	beq.n	80032be <bl_execute_cmd+0x2c>
 80032b6:	e005      	b.n	80032c4 <bl_execute_cmd+0x32>
	{
	case BL_CMD_JMP_TO_APP:	// Jumping application code
		bl_jump_to_app();
 80032b8:	f7ff ff36 	bl	8003128 <bl_jump_to_app>
		break;
 80032bc:	e008      	b.n	80032d0 <bl_execute_cmd+0x3e>
	case BL_CMD_ERASE_MEM:	// Erasing 20kB application code area
		bl_erase_35kB_mem();
 80032be:	f7ff ff69 	bl	8003194 <bl_erase_35kB_mem>
		break;
 80032c2:	e005      	b.n	80032d0 <bl_execute_cmd+0x3e>
		break;
	case BL_CMD_GET_CRC16:
		// Calculate CRC16 value of last firmware and send to host
		break;
	default:
		Error_Handler();
 80032c4:	f7fd fa4c 	bl	8000760 <Error_Handler>
		break;
 80032c8:	e002      	b.n	80032d0 <bl_execute_cmd+0x3e>
		break;
 80032ca:	46c0      	nop			@ (mov r8, r8)
 80032cc:	e000      	b.n	80032d0 <bl_execute_cmd+0x3e>
		break;
 80032ce:	46c0      	nop			@ (mov r8, r8)
	}
}
 80032d0:	46c0      	nop			@ (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b002      	add	sp, #8
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <crc_calc_crc8>:
extern uint8_t DataFrame[262];
extern uint16_t crc16_test_data[2];

// CRC8 Calculation function
uint8_t crc_calc_crc8(struct crc_s* crc8)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
	uint8_t crc_reg = 0x00;				// CRC value initialization
 80032e0:	2317      	movs	r3, #23
 80032e2:	18fb      	adds	r3, r7, r3
 80032e4:	2200      	movs	r2, #0
 80032e6:	701a      	strb	r2, [r3, #0]
	uint8_t poly  	= 0x07;				// Generator polynom initialization
 80032e8:	230c      	movs	r3, #12
 80032ea:	18fb      	adds	r3, r7, r3
 80032ec:	2207      	movs	r2, #7
 80032ee:	701a      	strb	r2, [r3, #0]
	uint8_t* src;

	if(DataFrame[1] == 0xCC)			// Is data frame command frame?
 80032f0:	4b2f      	ldr	r3, [pc, #188]	@ (80033b0 <crc_calc_crc8+0xd8>)
 80032f2:	785b      	ldrb	r3, [r3, #1]
 80032f4:	2bcc      	cmp	r3, #204	@ 0xcc
 80032f6:	d103      	bne.n	8003300 <crc_calc_crc8+0x28>
	{
		src = crc8->cmd;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	330e      	adds	r3, #14
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	e005      	b.n	800330c <crc_calc_crc8+0x34>
	}
	else if(DataFrame[1] == 0xDD)		// Is data frame firmware frame?
 8003300:	4b2b      	ldr	r3, [pc, #172]	@ (80033b0 <crc_calc_crc8+0xd8>)
 8003302:	785b      	ldrb	r3, [r3, #1]
 8003304:	2bdd      	cmp	r3, #221	@ 0xdd
 8003306:	d101      	bne.n	800330c <crc_calc_crc8+0x34>
	{									// If it's true then code enters to Error Handler function.
		Error_Handler();				// Because in command frame there is no CRC16 calculation.
 8003308:	f7fd fa2a 	bl	8000760 <Error_Handler>
	}


	for(uint16_t B=0; B<crc8->length; B++)			// Bytes of message
 800330c:	230e      	movs	r3, #14
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	2200      	movs	r2, #0
 8003312:	801a      	strh	r2, [r3, #0]
 8003314:	e03b      	b.n	800338e <crc_calc_crc8+0xb6>
	{
		crc_reg ^= src[B];							// Bytes of messages
 8003316:	230e      	movs	r3, #14
 8003318:	18fb      	adds	r3, r7, r3
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	18d3      	adds	r3, r2, r3
 8003320:	7819      	ldrb	r1, [r3, #0]
 8003322:	2217      	movs	r2, #23
 8003324:	18bb      	adds	r3, r7, r2
 8003326:	18ba      	adds	r2, r7, r2
 8003328:	7812      	ldrb	r2, [r2, #0]
 800332a:	404a      	eors	r2, r1
 800332c:	701a      	strb	r2, [r3, #0]

		for(uint8_t b=0; b<8; b++)					// bits of message's byte
 800332e:	230d      	movs	r3, #13
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	2200      	movs	r2, #0
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	e01f      	b.n	8003378 <crc_calc_crc8+0xa0>
		{
			if(crc_reg & 0x80)						// Controlling first bit of dividend if it is 1 or not
 8003338:	2117      	movs	r1, #23
 800333a:	187b      	adds	r3, r7, r1
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	b25b      	sxtb	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	da0d      	bge.n	8003360 <crc_calc_crc8+0x88>
			{
				crc_reg = (crc_reg << 1) ^ poly;	// Shifting by 1 and XOR operation with divisor
 8003344:	187b      	adds	r3, r7, r1
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	b25b      	sxtb	r3, r3
 800334a:	18db      	adds	r3, r3, r3
 800334c:	b25a      	sxtb	r2, r3
 800334e:	230c      	movs	r3, #12
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	b25b      	sxtb	r3, r3
 8003356:	4053      	eors	r3, r2
 8003358:	b25a      	sxtb	r2, r3
 800335a:	187b      	adds	r3, r7, r1
 800335c:	701a      	strb	r2, [r3, #0]
 800335e:	e005      	b.n	800336c <crc_calc_crc8+0x94>
			}
			else
			{
				crc_reg <<= 1;						// CRC value (message) shifting by 1 if firts bit is not 1
 8003360:	2317      	movs	r3, #23
 8003362:	18fa      	adds	r2, r7, r3
 8003364:	18fb      	adds	r3, r7, r3
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	18db      	adds	r3, r3, r3
 800336a:	7013      	strb	r3, [r2, #0]
		for(uint8_t b=0; b<8; b++)					// bits of message's byte
 800336c:	210d      	movs	r1, #13
 800336e:	187b      	adds	r3, r7, r1
 8003370:	781a      	ldrb	r2, [r3, #0]
 8003372:	187b      	adds	r3, r7, r1
 8003374:	3201      	adds	r2, #1
 8003376:	701a      	strb	r2, [r3, #0]
 8003378:	230d      	movs	r3, #13
 800337a:	18fb      	adds	r3, r7, r3
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b07      	cmp	r3, #7
 8003380:	d9da      	bls.n	8003338 <crc_calc_crc8+0x60>
	for(uint16_t B=0; B<crc8->length; B++)			// Bytes of message
 8003382:	210e      	movs	r1, #14
 8003384:	187b      	adds	r3, r7, r1
 8003386:	881a      	ldrh	r2, [r3, #0]
 8003388:	187b      	adds	r3, r7, r1
 800338a:	3201      	adds	r2, #1
 800338c:	801a      	strh	r2, [r3, #0]
 800338e:	230e      	movs	r3, #14
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	881a      	ldrh	r2, [r3, #0]
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	238c      	movs	r3, #140	@ 0x8c
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	58cb      	ldr	r3, [r1, r3]
 800339c:	429a      	cmp	r2, r3
 800339e:	d3ba      	bcc.n	8003316 <crc_calc_crc8+0x3e>
			}
		}
	}

	return crc_reg;
 80033a0:	2317      	movs	r3, #23
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	781b      	ldrb	r3, [r3, #0]
}
 80033a6:	0018      	movs	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	b006      	add	sp, #24
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	46c0      	nop			@ (mov r8, r8)
 80033b0:	20000274 	.word	0x20000274

080033b4 <crc_calc_crc16>:

// CRC16 Calculation function
uint16_t crc_calc_crc16(struct crc_s* crc16)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
	uint16_t crc_reg = 0xFFFF;			// Initial value
 80033bc:	230e      	movs	r3, #14
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	2201      	movs	r2, #1
 80033c2:	4252      	negs	r2, r2
 80033c4:	801a      	strh	r2, [r3, #0]
	uint16_t poly	 = 0x1021;			// CRC16 polynom
 80033c6:	2308      	movs	r3, #8
 80033c8:	18fb      	adds	r3, r7, r3
 80033ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003478 <crc_calc_crc16+0xc4>)
 80033cc:	801a      	strh	r2, [r3, #0]

	for(uint16_t B=0; B<259; B++)					// Bytes of message
 80033ce:	230c      	movs	r3, #12
 80033d0:	18fb      	adds	r3, r7, r3
 80033d2:	2200      	movs	r2, #0
 80033d4:	801a      	strh	r2, [r3, #0]
 80033d6:	e040      	b.n	800345a <crc_calc_crc16+0xa6>
	{
		crc_reg ^= (crc16->firmware[B] << 8);				// Bytes of messages
 80033d8:	230c      	movs	r3, #12
 80033da:	18fb      	adds	r3, r7, r3
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	18d3      	adds	r3, r2, r3
 80033e2:	7cdb      	ldrb	r3, [r3, #19]
 80033e4:	b21b      	sxth	r3, r3
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	b21a      	sxth	r2, r3
 80033ea:	210e      	movs	r1, #14
 80033ec:	187b      	adds	r3, r7, r1
 80033ee:	2000      	movs	r0, #0
 80033f0:	5e1b      	ldrsh	r3, [r3, r0]
 80033f2:	4053      	eors	r3, r2
 80033f4:	b21a      	sxth	r2, r3
 80033f6:	187b      	adds	r3, r7, r1
 80033f8:	801a      	strh	r2, [r3, #0]

		for(uint8_t b=0; b<8; b++)							// bits of message's byte
 80033fa:	230b      	movs	r3, #11
 80033fc:	18fb      	adds	r3, r7, r3
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e01f      	b.n	8003444 <crc_calc_crc16+0x90>
		{
			if(crc_reg & 0x8000)							// Controlling first bit of dividend if it is 1 or not
 8003404:	210e      	movs	r1, #14
 8003406:	187b      	adds	r3, r7, r1
 8003408:	2200      	movs	r2, #0
 800340a:	5e9b      	ldrsh	r3, [r3, r2]
 800340c:	2b00      	cmp	r3, #0
 800340e:	da0d      	bge.n	800342c <crc_calc_crc16+0x78>
			{
				crc_reg = (crc_reg << 1) ^ poly;			// Shifting by 1 and XOR operation with divisor
 8003410:	187b      	adds	r3, r7, r1
 8003412:	2200      	movs	r2, #0
 8003414:	5e9b      	ldrsh	r3, [r3, r2]
 8003416:	18db      	adds	r3, r3, r3
 8003418:	b21a      	sxth	r2, r3
 800341a:	2308      	movs	r3, #8
 800341c:	18fb      	adds	r3, r7, r3
 800341e:	2000      	movs	r0, #0
 8003420:	5e1b      	ldrsh	r3, [r3, r0]
 8003422:	4053      	eors	r3, r2
 8003424:	b21a      	sxth	r2, r3
 8003426:	187b      	adds	r3, r7, r1
 8003428:	801a      	strh	r2, [r3, #0]
 800342a:	e005      	b.n	8003438 <crc_calc_crc16+0x84>
			}
			else
			{
				crc_reg <<= 1;								// CRC value (message) shifting by 1 if firts bit is not 1
 800342c:	230e      	movs	r3, #14
 800342e:	18fa      	adds	r2, r7, r3
 8003430:	18fb      	adds	r3, r7, r3
 8003432:	881b      	ldrh	r3, [r3, #0]
 8003434:	18db      	adds	r3, r3, r3
 8003436:	8013      	strh	r3, [r2, #0]
		for(uint8_t b=0; b<8; b++)							// bits of message's byte
 8003438:	210b      	movs	r1, #11
 800343a:	187b      	adds	r3, r7, r1
 800343c:	781a      	ldrb	r2, [r3, #0]
 800343e:	187b      	adds	r3, r7, r1
 8003440:	3201      	adds	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	230b      	movs	r3, #11
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	2b07      	cmp	r3, #7
 800344c:	d9da      	bls.n	8003404 <crc_calc_crc16+0x50>
	for(uint16_t B=0; B<259; B++)					// Bytes of message
 800344e:	210c      	movs	r1, #12
 8003450:	187b      	adds	r3, r7, r1
 8003452:	881a      	ldrh	r2, [r3, #0]
 8003454:	187b      	adds	r3, r7, r1
 8003456:	3201      	adds	r2, #1
 8003458:	801a      	strh	r2, [r3, #0]
 800345a:	230c      	movs	r3, #12
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	881a      	ldrh	r2, [r3, #0]
 8003460:	2381      	movs	r3, #129	@ 0x81
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	429a      	cmp	r2, r3
 8003466:	d9b7      	bls.n	80033d8 <crc_calc_crc16+0x24>
			}
		}
	}
	return crc_reg;
 8003468:	230e      	movs	r3, #14
 800346a:	18fb      	adds	r3, r7, r3
 800346c:	881b      	ldrh	r3, [r3, #0]
}
 800346e:	0018      	movs	r0, r3
 8003470:	46bd      	mov	sp, r7
 8003472:	b004      	add	sp, #16
 8003474:	bd80      	pop	{r7, pc}
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	00001021 	.word	0x00001021

0800347c <_vsiprintf_r>:
 800347c:	b510      	push	{r4, lr}
 800347e:	2400      	movs	r4, #0
 8003480:	b09a      	sub	sp, #104	@ 0x68
 8003482:	9100      	str	r1, [sp, #0]
 8003484:	9104      	str	r1, [sp, #16]
 8003486:	4906      	ldr	r1, [pc, #24]	@ (80034a0 <_vsiprintf_r+0x24>)
 8003488:	9419      	str	r4, [sp, #100]	@ 0x64
 800348a:	9105      	str	r1, [sp, #20]
 800348c:	9102      	str	r1, [sp, #8]
 800348e:	4905      	ldr	r1, [pc, #20]	@ (80034a4 <_vsiprintf_r+0x28>)
 8003490:	9103      	str	r1, [sp, #12]
 8003492:	4669      	mov	r1, sp
 8003494:	f000 f9ae 	bl	80037f4 <_svfiprintf_r>
 8003498:	9b00      	ldr	r3, [sp, #0]
 800349a:	701c      	strb	r4, [r3, #0]
 800349c:	b01a      	add	sp, #104	@ 0x68
 800349e:	bd10      	pop	{r4, pc}
 80034a0:	7fffffff 	.word	0x7fffffff
 80034a4:	ffff0208 	.word	0xffff0208

080034a8 <vsiprintf>:
 80034a8:	b510      	push	{r4, lr}
 80034aa:	4c04      	ldr	r4, [pc, #16]	@ (80034bc <vsiprintf+0x14>)
 80034ac:	0013      	movs	r3, r2
 80034ae:	000a      	movs	r2, r1
 80034b0:	0001      	movs	r1, r0
 80034b2:	6820      	ldr	r0, [r4, #0]
 80034b4:	f7ff ffe2 	bl	800347c <_vsiprintf_r>
 80034b8:	bd10      	pop	{r4, pc}
 80034ba:	46c0      	nop			@ (mov r8, r8)
 80034bc:	200000d4 	.word	0x200000d4

080034c0 <memset>:
 80034c0:	0003      	movs	r3, r0
 80034c2:	1882      	adds	r2, r0, r2
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d100      	bne.n	80034ca <memset+0xa>
 80034c8:	4770      	bx	lr
 80034ca:	7019      	strb	r1, [r3, #0]
 80034cc:	3301      	adds	r3, #1
 80034ce:	e7f9      	b.n	80034c4 <memset+0x4>

080034d0 <__errno>:
 80034d0:	4b01      	ldr	r3, [pc, #4]	@ (80034d8 <__errno+0x8>)
 80034d2:	6818      	ldr	r0, [r3, #0]
 80034d4:	4770      	bx	lr
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	200000d4 	.word	0x200000d4

080034dc <__libc_init_array>:
 80034dc:	b570      	push	{r4, r5, r6, lr}
 80034de:	2600      	movs	r6, #0
 80034e0:	4c0c      	ldr	r4, [pc, #48]	@ (8003514 <__libc_init_array+0x38>)
 80034e2:	4d0d      	ldr	r5, [pc, #52]	@ (8003518 <__libc_init_array+0x3c>)
 80034e4:	1b64      	subs	r4, r4, r5
 80034e6:	10a4      	asrs	r4, r4, #2
 80034e8:	42a6      	cmp	r6, r4
 80034ea:	d109      	bne.n	8003500 <__libc_init_array+0x24>
 80034ec:	2600      	movs	r6, #0
 80034ee:	f000 fc63 	bl	8003db8 <_init>
 80034f2:	4c0a      	ldr	r4, [pc, #40]	@ (800351c <__libc_init_array+0x40>)
 80034f4:	4d0a      	ldr	r5, [pc, #40]	@ (8003520 <__libc_init_array+0x44>)
 80034f6:	1b64      	subs	r4, r4, r5
 80034f8:	10a4      	asrs	r4, r4, #2
 80034fa:	42a6      	cmp	r6, r4
 80034fc:	d105      	bne.n	800350a <__libc_init_array+0x2e>
 80034fe:	bd70      	pop	{r4, r5, r6, pc}
 8003500:	00b3      	lsls	r3, r6, #2
 8003502:	58eb      	ldr	r3, [r5, r3]
 8003504:	4798      	blx	r3
 8003506:	3601      	adds	r6, #1
 8003508:	e7ee      	b.n	80034e8 <__libc_init_array+0xc>
 800350a:	00b3      	lsls	r3, r6, #2
 800350c:	58eb      	ldr	r3, [r5, r3]
 800350e:	4798      	blx	r3
 8003510:	3601      	adds	r6, #1
 8003512:	e7f2      	b.n	80034fa <__libc_init_array+0x1e>
 8003514:	080040bc 	.word	0x080040bc
 8003518:	080040bc 	.word	0x080040bc
 800351c:	080040c0 	.word	0x080040c0
 8003520:	080040bc 	.word	0x080040bc

08003524 <__retarget_lock_acquire_recursive>:
 8003524:	4770      	bx	lr

08003526 <__retarget_lock_release_recursive>:
 8003526:	4770      	bx	lr

08003528 <memcpy>:
 8003528:	2300      	movs	r3, #0
 800352a:	b510      	push	{r4, lr}
 800352c:	429a      	cmp	r2, r3
 800352e:	d100      	bne.n	8003532 <memcpy+0xa>
 8003530:	bd10      	pop	{r4, pc}
 8003532:	5ccc      	ldrb	r4, [r1, r3]
 8003534:	54c4      	strb	r4, [r0, r3]
 8003536:	3301      	adds	r3, #1
 8003538:	e7f8      	b.n	800352c <memcpy+0x4>
	...

0800353c <_free_r>:
 800353c:	b570      	push	{r4, r5, r6, lr}
 800353e:	0005      	movs	r5, r0
 8003540:	1e0c      	subs	r4, r1, #0
 8003542:	d010      	beq.n	8003566 <_free_r+0x2a>
 8003544:	3c04      	subs	r4, #4
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	da00      	bge.n	800354e <_free_r+0x12>
 800354c:	18e4      	adds	r4, r4, r3
 800354e:	0028      	movs	r0, r5
 8003550:	f000 f8e0 	bl	8003714 <__malloc_lock>
 8003554:	4a1d      	ldr	r2, [pc, #116]	@ (80035cc <_free_r+0x90>)
 8003556:	6813      	ldr	r3, [r2, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d105      	bne.n	8003568 <_free_r+0x2c>
 800355c:	6063      	str	r3, [r4, #4]
 800355e:	6014      	str	r4, [r2, #0]
 8003560:	0028      	movs	r0, r5
 8003562:	f000 f8df 	bl	8003724 <__malloc_unlock>
 8003566:	bd70      	pop	{r4, r5, r6, pc}
 8003568:	42a3      	cmp	r3, r4
 800356a:	d908      	bls.n	800357e <_free_r+0x42>
 800356c:	6820      	ldr	r0, [r4, #0]
 800356e:	1821      	adds	r1, r4, r0
 8003570:	428b      	cmp	r3, r1
 8003572:	d1f3      	bne.n	800355c <_free_r+0x20>
 8003574:	6819      	ldr	r1, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	1809      	adds	r1, r1, r0
 800357a:	6021      	str	r1, [r4, #0]
 800357c:	e7ee      	b.n	800355c <_free_r+0x20>
 800357e:	001a      	movs	r2, r3
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <_free_r+0x4e>
 8003586:	42a3      	cmp	r3, r4
 8003588:	d9f9      	bls.n	800357e <_free_r+0x42>
 800358a:	6811      	ldr	r1, [r2, #0]
 800358c:	1850      	adds	r0, r2, r1
 800358e:	42a0      	cmp	r0, r4
 8003590:	d10b      	bne.n	80035aa <_free_r+0x6e>
 8003592:	6820      	ldr	r0, [r4, #0]
 8003594:	1809      	adds	r1, r1, r0
 8003596:	1850      	adds	r0, r2, r1
 8003598:	6011      	str	r1, [r2, #0]
 800359a:	4283      	cmp	r3, r0
 800359c:	d1e0      	bne.n	8003560 <_free_r+0x24>
 800359e:	6818      	ldr	r0, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	1841      	adds	r1, r0, r1
 80035a4:	6011      	str	r1, [r2, #0]
 80035a6:	6053      	str	r3, [r2, #4]
 80035a8:	e7da      	b.n	8003560 <_free_r+0x24>
 80035aa:	42a0      	cmp	r0, r4
 80035ac:	d902      	bls.n	80035b4 <_free_r+0x78>
 80035ae:	230c      	movs	r3, #12
 80035b0:	602b      	str	r3, [r5, #0]
 80035b2:	e7d5      	b.n	8003560 <_free_r+0x24>
 80035b4:	6820      	ldr	r0, [r4, #0]
 80035b6:	1821      	adds	r1, r4, r0
 80035b8:	428b      	cmp	r3, r1
 80035ba:	d103      	bne.n	80035c4 <_free_r+0x88>
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	1809      	adds	r1, r1, r0
 80035c2:	6021      	str	r1, [r4, #0]
 80035c4:	6063      	str	r3, [r4, #4]
 80035c6:	6054      	str	r4, [r2, #4]
 80035c8:	e7ca      	b.n	8003560 <_free_r+0x24>
 80035ca:	46c0      	nop			@ (mov r8, r8)
 80035cc:	20000734 	.word	0x20000734

080035d0 <sbrk_aligned>:
 80035d0:	b570      	push	{r4, r5, r6, lr}
 80035d2:	4e0f      	ldr	r6, [pc, #60]	@ (8003610 <sbrk_aligned+0x40>)
 80035d4:	000d      	movs	r5, r1
 80035d6:	6831      	ldr	r1, [r6, #0]
 80035d8:	0004      	movs	r4, r0
 80035da:	2900      	cmp	r1, #0
 80035dc:	d102      	bne.n	80035e4 <sbrk_aligned+0x14>
 80035de:	f000 fb95 	bl	8003d0c <_sbrk_r>
 80035e2:	6030      	str	r0, [r6, #0]
 80035e4:	0029      	movs	r1, r5
 80035e6:	0020      	movs	r0, r4
 80035e8:	f000 fb90 	bl	8003d0c <_sbrk_r>
 80035ec:	1c43      	adds	r3, r0, #1
 80035ee:	d103      	bne.n	80035f8 <sbrk_aligned+0x28>
 80035f0:	2501      	movs	r5, #1
 80035f2:	426d      	negs	r5, r5
 80035f4:	0028      	movs	r0, r5
 80035f6:	bd70      	pop	{r4, r5, r6, pc}
 80035f8:	2303      	movs	r3, #3
 80035fa:	1cc5      	adds	r5, r0, #3
 80035fc:	439d      	bics	r5, r3
 80035fe:	42a8      	cmp	r0, r5
 8003600:	d0f8      	beq.n	80035f4 <sbrk_aligned+0x24>
 8003602:	1a29      	subs	r1, r5, r0
 8003604:	0020      	movs	r0, r4
 8003606:	f000 fb81 	bl	8003d0c <_sbrk_r>
 800360a:	3001      	adds	r0, #1
 800360c:	d1f2      	bne.n	80035f4 <sbrk_aligned+0x24>
 800360e:	e7ef      	b.n	80035f0 <sbrk_aligned+0x20>
 8003610:	20000730 	.word	0x20000730

08003614 <_malloc_r>:
 8003614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003616:	2203      	movs	r2, #3
 8003618:	1ccb      	adds	r3, r1, #3
 800361a:	4393      	bics	r3, r2
 800361c:	3308      	adds	r3, #8
 800361e:	0005      	movs	r5, r0
 8003620:	001f      	movs	r7, r3
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d234      	bcs.n	8003690 <_malloc_r+0x7c>
 8003626:	270c      	movs	r7, #12
 8003628:	42b9      	cmp	r1, r7
 800362a:	d833      	bhi.n	8003694 <_malloc_r+0x80>
 800362c:	0028      	movs	r0, r5
 800362e:	f000 f871 	bl	8003714 <__malloc_lock>
 8003632:	4e37      	ldr	r6, [pc, #220]	@ (8003710 <_malloc_r+0xfc>)
 8003634:	6833      	ldr	r3, [r6, #0]
 8003636:	001c      	movs	r4, r3
 8003638:	2c00      	cmp	r4, #0
 800363a:	d12f      	bne.n	800369c <_malloc_r+0x88>
 800363c:	0039      	movs	r1, r7
 800363e:	0028      	movs	r0, r5
 8003640:	f7ff ffc6 	bl	80035d0 <sbrk_aligned>
 8003644:	0004      	movs	r4, r0
 8003646:	1c43      	adds	r3, r0, #1
 8003648:	d15f      	bne.n	800370a <_malloc_r+0xf6>
 800364a:	6834      	ldr	r4, [r6, #0]
 800364c:	9400      	str	r4, [sp, #0]
 800364e:	9b00      	ldr	r3, [sp, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d14a      	bne.n	80036ea <_malloc_r+0xd6>
 8003654:	2c00      	cmp	r4, #0
 8003656:	d052      	beq.n	80036fe <_malloc_r+0xea>
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	0028      	movs	r0, r5
 800365c:	18e3      	adds	r3, r4, r3
 800365e:	9900      	ldr	r1, [sp, #0]
 8003660:	9301      	str	r3, [sp, #4]
 8003662:	f000 fb53 	bl	8003d0c <_sbrk_r>
 8003666:	9b01      	ldr	r3, [sp, #4]
 8003668:	4283      	cmp	r3, r0
 800366a:	d148      	bne.n	80036fe <_malloc_r+0xea>
 800366c:	6823      	ldr	r3, [r4, #0]
 800366e:	0028      	movs	r0, r5
 8003670:	1aff      	subs	r7, r7, r3
 8003672:	0039      	movs	r1, r7
 8003674:	f7ff ffac 	bl	80035d0 <sbrk_aligned>
 8003678:	3001      	adds	r0, #1
 800367a:	d040      	beq.n	80036fe <_malloc_r+0xea>
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	19db      	adds	r3, r3, r7
 8003680:	6023      	str	r3, [r4, #0]
 8003682:	6833      	ldr	r3, [r6, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	2a00      	cmp	r2, #0
 8003688:	d133      	bne.n	80036f2 <_malloc_r+0xde>
 800368a:	9b00      	ldr	r3, [sp, #0]
 800368c:	6033      	str	r3, [r6, #0]
 800368e:	e019      	b.n	80036c4 <_malloc_r+0xb0>
 8003690:	2b00      	cmp	r3, #0
 8003692:	dac9      	bge.n	8003628 <_malloc_r+0x14>
 8003694:	230c      	movs	r3, #12
 8003696:	602b      	str	r3, [r5, #0]
 8003698:	2000      	movs	r0, #0
 800369a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800369c:	6821      	ldr	r1, [r4, #0]
 800369e:	1bc9      	subs	r1, r1, r7
 80036a0:	d420      	bmi.n	80036e4 <_malloc_r+0xd0>
 80036a2:	290b      	cmp	r1, #11
 80036a4:	d90a      	bls.n	80036bc <_malloc_r+0xa8>
 80036a6:	19e2      	adds	r2, r4, r7
 80036a8:	6027      	str	r7, [r4, #0]
 80036aa:	42a3      	cmp	r3, r4
 80036ac:	d104      	bne.n	80036b8 <_malloc_r+0xa4>
 80036ae:	6032      	str	r2, [r6, #0]
 80036b0:	6863      	ldr	r3, [r4, #4]
 80036b2:	6011      	str	r1, [r2, #0]
 80036b4:	6053      	str	r3, [r2, #4]
 80036b6:	e005      	b.n	80036c4 <_malloc_r+0xb0>
 80036b8:	605a      	str	r2, [r3, #4]
 80036ba:	e7f9      	b.n	80036b0 <_malloc_r+0x9c>
 80036bc:	6862      	ldr	r2, [r4, #4]
 80036be:	42a3      	cmp	r3, r4
 80036c0:	d10e      	bne.n	80036e0 <_malloc_r+0xcc>
 80036c2:	6032      	str	r2, [r6, #0]
 80036c4:	0028      	movs	r0, r5
 80036c6:	f000 f82d 	bl	8003724 <__malloc_unlock>
 80036ca:	0020      	movs	r0, r4
 80036cc:	2207      	movs	r2, #7
 80036ce:	300b      	adds	r0, #11
 80036d0:	1d23      	adds	r3, r4, #4
 80036d2:	4390      	bics	r0, r2
 80036d4:	1ac2      	subs	r2, r0, r3
 80036d6:	4298      	cmp	r0, r3
 80036d8:	d0df      	beq.n	800369a <_malloc_r+0x86>
 80036da:	1a1b      	subs	r3, r3, r0
 80036dc:	50a3      	str	r3, [r4, r2]
 80036de:	e7dc      	b.n	800369a <_malloc_r+0x86>
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	e7ef      	b.n	80036c4 <_malloc_r+0xb0>
 80036e4:	0023      	movs	r3, r4
 80036e6:	6864      	ldr	r4, [r4, #4]
 80036e8:	e7a6      	b.n	8003638 <_malloc_r+0x24>
 80036ea:	9c00      	ldr	r4, [sp, #0]
 80036ec:	6863      	ldr	r3, [r4, #4]
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	e7ad      	b.n	800364e <_malloc_r+0x3a>
 80036f2:	001a      	movs	r2, r3
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	42a3      	cmp	r3, r4
 80036f8:	d1fb      	bne.n	80036f2 <_malloc_r+0xde>
 80036fa:	2300      	movs	r3, #0
 80036fc:	e7da      	b.n	80036b4 <_malloc_r+0xa0>
 80036fe:	230c      	movs	r3, #12
 8003700:	0028      	movs	r0, r5
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	f000 f80e 	bl	8003724 <__malloc_unlock>
 8003708:	e7c6      	b.n	8003698 <_malloc_r+0x84>
 800370a:	6007      	str	r7, [r0, #0]
 800370c:	e7da      	b.n	80036c4 <_malloc_r+0xb0>
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	20000734 	.word	0x20000734

08003714 <__malloc_lock>:
 8003714:	b510      	push	{r4, lr}
 8003716:	4802      	ldr	r0, [pc, #8]	@ (8003720 <__malloc_lock+0xc>)
 8003718:	f7ff ff04 	bl	8003524 <__retarget_lock_acquire_recursive>
 800371c:	bd10      	pop	{r4, pc}
 800371e:	46c0      	nop			@ (mov r8, r8)
 8003720:	2000072c 	.word	0x2000072c

08003724 <__malloc_unlock>:
 8003724:	b510      	push	{r4, lr}
 8003726:	4802      	ldr	r0, [pc, #8]	@ (8003730 <__malloc_unlock+0xc>)
 8003728:	f7ff fefd 	bl	8003526 <__retarget_lock_release_recursive>
 800372c:	bd10      	pop	{r4, pc}
 800372e:	46c0      	nop			@ (mov r8, r8)
 8003730:	2000072c 	.word	0x2000072c

08003734 <__ssputs_r>:
 8003734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003736:	688e      	ldr	r6, [r1, #8]
 8003738:	b085      	sub	sp, #20
 800373a:	001f      	movs	r7, r3
 800373c:	000c      	movs	r4, r1
 800373e:	680b      	ldr	r3, [r1, #0]
 8003740:	9002      	str	r0, [sp, #8]
 8003742:	9203      	str	r2, [sp, #12]
 8003744:	42be      	cmp	r6, r7
 8003746:	d830      	bhi.n	80037aa <__ssputs_r+0x76>
 8003748:	210c      	movs	r1, #12
 800374a:	5e62      	ldrsh	r2, [r4, r1]
 800374c:	2190      	movs	r1, #144	@ 0x90
 800374e:	00c9      	lsls	r1, r1, #3
 8003750:	420a      	tst	r2, r1
 8003752:	d028      	beq.n	80037a6 <__ssputs_r+0x72>
 8003754:	2003      	movs	r0, #3
 8003756:	6921      	ldr	r1, [r4, #16]
 8003758:	1a5b      	subs	r3, r3, r1
 800375a:	9301      	str	r3, [sp, #4]
 800375c:	6963      	ldr	r3, [r4, #20]
 800375e:	4343      	muls	r3, r0
 8003760:	9801      	ldr	r0, [sp, #4]
 8003762:	0fdd      	lsrs	r5, r3, #31
 8003764:	18ed      	adds	r5, r5, r3
 8003766:	1c7b      	adds	r3, r7, #1
 8003768:	181b      	adds	r3, r3, r0
 800376a:	106d      	asrs	r5, r5, #1
 800376c:	42ab      	cmp	r3, r5
 800376e:	d900      	bls.n	8003772 <__ssputs_r+0x3e>
 8003770:	001d      	movs	r5, r3
 8003772:	0552      	lsls	r2, r2, #21
 8003774:	d528      	bpl.n	80037c8 <__ssputs_r+0x94>
 8003776:	0029      	movs	r1, r5
 8003778:	9802      	ldr	r0, [sp, #8]
 800377a:	f7ff ff4b 	bl	8003614 <_malloc_r>
 800377e:	1e06      	subs	r6, r0, #0
 8003780:	d02c      	beq.n	80037dc <__ssputs_r+0xa8>
 8003782:	9a01      	ldr	r2, [sp, #4]
 8003784:	6921      	ldr	r1, [r4, #16]
 8003786:	f7ff fecf 	bl	8003528 <memcpy>
 800378a:	89a2      	ldrh	r2, [r4, #12]
 800378c:	4b18      	ldr	r3, [pc, #96]	@ (80037f0 <__ssputs_r+0xbc>)
 800378e:	401a      	ands	r2, r3
 8003790:	2380      	movs	r3, #128	@ 0x80
 8003792:	4313      	orrs	r3, r2
 8003794:	81a3      	strh	r3, [r4, #12]
 8003796:	9b01      	ldr	r3, [sp, #4]
 8003798:	6126      	str	r6, [r4, #16]
 800379a:	18f6      	adds	r6, r6, r3
 800379c:	6026      	str	r6, [r4, #0]
 800379e:	003e      	movs	r6, r7
 80037a0:	6165      	str	r5, [r4, #20]
 80037a2:	1aed      	subs	r5, r5, r3
 80037a4:	60a5      	str	r5, [r4, #8]
 80037a6:	42be      	cmp	r6, r7
 80037a8:	d900      	bls.n	80037ac <__ssputs_r+0x78>
 80037aa:	003e      	movs	r6, r7
 80037ac:	0032      	movs	r2, r6
 80037ae:	9903      	ldr	r1, [sp, #12]
 80037b0:	6820      	ldr	r0, [r4, #0]
 80037b2:	f000 fa99 	bl	8003ce8 <memmove>
 80037b6:	2000      	movs	r0, #0
 80037b8:	68a3      	ldr	r3, [r4, #8]
 80037ba:	1b9b      	subs	r3, r3, r6
 80037bc:	60a3      	str	r3, [r4, #8]
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	199b      	adds	r3, r3, r6
 80037c2:	6023      	str	r3, [r4, #0]
 80037c4:	b005      	add	sp, #20
 80037c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c8:	002a      	movs	r2, r5
 80037ca:	9802      	ldr	r0, [sp, #8]
 80037cc:	f000 fabb 	bl	8003d46 <_realloc_r>
 80037d0:	1e06      	subs	r6, r0, #0
 80037d2:	d1e0      	bne.n	8003796 <__ssputs_r+0x62>
 80037d4:	6921      	ldr	r1, [r4, #16]
 80037d6:	9802      	ldr	r0, [sp, #8]
 80037d8:	f7ff feb0 	bl	800353c <_free_r>
 80037dc:	230c      	movs	r3, #12
 80037de:	2001      	movs	r0, #1
 80037e0:	9a02      	ldr	r2, [sp, #8]
 80037e2:	4240      	negs	r0, r0
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	89a2      	ldrh	r2, [r4, #12]
 80037e8:	3334      	adds	r3, #52	@ 0x34
 80037ea:	4313      	orrs	r3, r2
 80037ec:	81a3      	strh	r3, [r4, #12]
 80037ee:	e7e9      	b.n	80037c4 <__ssputs_r+0x90>
 80037f0:	fffffb7f 	.word	0xfffffb7f

080037f4 <_svfiprintf_r>:
 80037f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037f6:	b0a1      	sub	sp, #132	@ 0x84
 80037f8:	9003      	str	r0, [sp, #12]
 80037fa:	001d      	movs	r5, r3
 80037fc:	898b      	ldrh	r3, [r1, #12]
 80037fe:	000f      	movs	r7, r1
 8003800:	0016      	movs	r6, r2
 8003802:	061b      	lsls	r3, r3, #24
 8003804:	d511      	bpl.n	800382a <_svfiprintf_r+0x36>
 8003806:	690b      	ldr	r3, [r1, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10e      	bne.n	800382a <_svfiprintf_r+0x36>
 800380c:	2140      	movs	r1, #64	@ 0x40
 800380e:	f7ff ff01 	bl	8003614 <_malloc_r>
 8003812:	6038      	str	r0, [r7, #0]
 8003814:	6138      	str	r0, [r7, #16]
 8003816:	2800      	cmp	r0, #0
 8003818:	d105      	bne.n	8003826 <_svfiprintf_r+0x32>
 800381a:	230c      	movs	r3, #12
 800381c:	9a03      	ldr	r2, [sp, #12]
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	2001      	movs	r0, #1
 8003822:	4240      	negs	r0, r0
 8003824:	e0cf      	b.n	80039c6 <_svfiprintf_r+0x1d2>
 8003826:	2340      	movs	r3, #64	@ 0x40
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	2300      	movs	r3, #0
 800382c:	ac08      	add	r4, sp, #32
 800382e:	6163      	str	r3, [r4, #20]
 8003830:	3320      	adds	r3, #32
 8003832:	7663      	strb	r3, [r4, #25]
 8003834:	3310      	adds	r3, #16
 8003836:	76a3      	strb	r3, [r4, #26]
 8003838:	9507      	str	r5, [sp, #28]
 800383a:	0035      	movs	r5, r6
 800383c:	782b      	ldrb	r3, [r5, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <_svfiprintf_r+0x52>
 8003842:	2b25      	cmp	r3, #37	@ 0x25
 8003844:	d148      	bne.n	80038d8 <_svfiprintf_r+0xe4>
 8003846:	1bab      	subs	r3, r5, r6
 8003848:	9305      	str	r3, [sp, #20]
 800384a:	42b5      	cmp	r5, r6
 800384c:	d00b      	beq.n	8003866 <_svfiprintf_r+0x72>
 800384e:	0032      	movs	r2, r6
 8003850:	0039      	movs	r1, r7
 8003852:	9803      	ldr	r0, [sp, #12]
 8003854:	f7ff ff6e 	bl	8003734 <__ssputs_r>
 8003858:	3001      	adds	r0, #1
 800385a:	d100      	bne.n	800385e <_svfiprintf_r+0x6a>
 800385c:	e0ae      	b.n	80039bc <_svfiprintf_r+0x1c8>
 800385e:	6963      	ldr	r3, [r4, #20]
 8003860:	9a05      	ldr	r2, [sp, #20]
 8003862:	189b      	adds	r3, r3, r2
 8003864:	6163      	str	r3, [r4, #20]
 8003866:	782b      	ldrb	r3, [r5, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d100      	bne.n	800386e <_svfiprintf_r+0x7a>
 800386c:	e0a6      	b.n	80039bc <_svfiprintf_r+0x1c8>
 800386e:	2201      	movs	r2, #1
 8003870:	2300      	movs	r3, #0
 8003872:	4252      	negs	r2, r2
 8003874:	6062      	str	r2, [r4, #4]
 8003876:	a904      	add	r1, sp, #16
 8003878:	3254      	adds	r2, #84	@ 0x54
 800387a:	1852      	adds	r2, r2, r1
 800387c:	1c6e      	adds	r6, r5, #1
 800387e:	6023      	str	r3, [r4, #0]
 8003880:	60e3      	str	r3, [r4, #12]
 8003882:	60a3      	str	r3, [r4, #8]
 8003884:	7013      	strb	r3, [r2, #0]
 8003886:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003888:	4b54      	ldr	r3, [pc, #336]	@ (80039dc <_svfiprintf_r+0x1e8>)
 800388a:	2205      	movs	r2, #5
 800388c:	0018      	movs	r0, r3
 800388e:	7831      	ldrb	r1, [r6, #0]
 8003890:	9305      	str	r3, [sp, #20]
 8003892:	f000 fa4d 	bl	8003d30 <memchr>
 8003896:	1c75      	adds	r5, r6, #1
 8003898:	2800      	cmp	r0, #0
 800389a:	d11f      	bne.n	80038dc <_svfiprintf_r+0xe8>
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	06d3      	lsls	r3, r2, #27
 80038a0:	d504      	bpl.n	80038ac <_svfiprintf_r+0xb8>
 80038a2:	2353      	movs	r3, #83	@ 0x53
 80038a4:	a904      	add	r1, sp, #16
 80038a6:	185b      	adds	r3, r3, r1
 80038a8:	2120      	movs	r1, #32
 80038aa:	7019      	strb	r1, [r3, #0]
 80038ac:	0713      	lsls	r3, r2, #28
 80038ae:	d504      	bpl.n	80038ba <_svfiprintf_r+0xc6>
 80038b0:	2353      	movs	r3, #83	@ 0x53
 80038b2:	a904      	add	r1, sp, #16
 80038b4:	185b      	adds	r3, r3, r1
 80038b6:	212b      	movs	r1, #43	@ 0x2b
 80038b8:	7019      	strb	r1, [r3, #0]
 80038ba:	7833      	ldrb	r3, [r6, #0]
 80038bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80038be:	d016      	beq.n	80038ee <_svfiprintf_r+0xfa>
 80038c0:	0035      	movs	r5, r6
 80038c2:	2100      	movs	r1, #0
 80038c4:	200a      	movs	r0, #10
 80038c6:	68e3      	ldr	r3, [r4, #12]
 80038c8:	782a      	ldrb	r2, [r5, #0]
 80038ca:	1c6e      	adds	r6, r5, #1
 80038cc:	3a30      	subs	r2, #48	@ 0x30
 80038ce:	2a09      	cmp	r2, #9
 80038d0:	d950      	bls.n	8003974 <_svfiprintf_r+0x180>
 80038d2:	2900      	cmp	r1, #0
 80038d4:	d111      	bne.n	80038fa <_svfiprintf_r+0x106>
 80038d6:	e017      	b.n	8003908 <_svfiprintf_r+0x114>
 80038d8:	3501      	adds	r5, #1
 80038da:	e7af      	b.n	800383c <_svfiprintf_r+0x48>
 80038dc:	9b05      	ldr	r3, [sp, #20]
 80038de:	6822      	ldr	r2, [r4, #0]
 80038e0:	1ac0      	subs	r0, r0, r3
 80038e2:	2301      	movs	r3, #1
 80038e4:	4083      	lsls	r3, r0
 80038e6:	4313      	orrs	r3, r2
 80038e8:	002e      	movs	r6, r5
 80038ea:	6023      	str	r3, [r4, #0]
 80038ec:	e7cc      	b.n	8003888 <_svfiprintf_r+0x94>
 80038ee:	9b07      	ldr	r3, [sp, #28]
 80038f0:	1d19      	adds	r1, r3, #4
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	9107      	str	r1, [sp, #28]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	db01      	blt.n	80038fe <_svfiprintf_r+0x10a>
 80038fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80038fc:	e004      	b.n	8003908 <_svfiprintf_r+0x114>
 80038fe:	425b      	negs	r3, r3
 8003900:	60e3      	str	r3, [r4, #12]
 8003902:	2302      	movs	r3, #2
 8003904:	4313      	orrs	r3, r2
 8003906:	6023      	str	r3, [r4, #0]
 8003908:	782b      	ldrb	r3, [r5, #0]
 800390a:	2b2e      	cmp	r3, #46	@ 0x2e
 800390c:	d10c      	bne.n	8003928 <_svfiprintf_r+0x134>
 800390e:	786b      	ldrb	r3, [r5, #1]
 8003910:	2b2a      	cmp	r3, #42	@ 0x2a
 8003912:	d134      	bne.n	800397e <_svfiprintf_r+0x18a>
 8003914:	9b07      	ldr	r3, [sp, #28]
 8003916:	3502      	adds	r5, #2
 8003918:	1d1a      	adds	r2, r3, #4
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	9207      	str	r2, [sp, #28]
 800391e:	2b00      	cmp	r3, #0
 8003920:	da01      	bge.n	8003926 <_svfiprintf_r+0x132>
 8003922:	2301      	movs	r3, #1
 8003924:	425b      	negs	r3, r3
 8003926:	9309      	str	r3, [sp, #36]	@ 0x24
 8003928:	4e2d      	ldr	r6, [pc, #180]	@ (80039e0 <_svfiprintf_r+0x1ec>)
 800392a:	2203      	movs	r2, #3
 800392c:	0030      	movs	r0, r6
 800392e:	7829      	ldrb	r1, [r5, #0]
 8003930:	f000 f9fe 	bl	8003d30 <memchr>
 8003934:	2800      	cmp	r0, #0
 8003936:	d006      	beq.n	8003946 <_svfiprintf_r+0x152>
 8003938:	2340      	movs	r3, #64	@ 0x40
 800393a:	1b80      	subs	r0, r0, r6
 800393c:	4083      	lsls	r3, r0
 800393e:	6822      	ldr	r2, [r4, #0]
 8003940:	3501      	adds	r5, #1
 8003942:	4313      	orrs	r3, r2
 8003944:	6023      	str	r3, [r4, #0]
 8003946:	7829      	ldrb	r1, [r5, #0]
 8003948:	2206      	movs	r2, #6
 800394a:	4826      	ldr	r0, [pc, #152]	@ (80039e4 <_svfiprintf_r+0x1f0>)
 800394c:	1c6e      	adds	r6, r5, #1
 800394e:	7621      	strb	r1, [r4, #24]
 8003950:	f000 f9ee 	bl	8003d30 <memchr>
 8003954:	2800      	cmp	r0, #0
 8003956:	d038      	beq.n	80039ca <_svfiprintf_r+0x1d6>
 8003958:	4b23      	ldr	r3, [pc, #140]	@ (80039e8 <_svfiprintf_r+0x1f4>)
 800395a:	2b00      	cmp	r3, #0
 800395c:	d122      	bne.n	80039a4 <_svfiprintf_r+0x1b0>
 800395e:	2207      	movs	r2, #7
 8003960:	9b07      	ldr	r3, [sp, #28]
 8003962:	3307      	adds	r3, #7
 8003964:	4393      	bics	r3, r2
 8003966:	3308      	adds	r3, #8
 8003968:	9307      	str	r3, [sp, #28]
 800396a:	6963      	ldr	r3, [r4, #20]
 800396c:	9a04      	ldr	r2, [sp, #16]
 800396e:	189b      	adds	r3, r3, r2
 8003970:	6163      	str	r3, [r4, #20]
 8003972:	e762      	b.n	800383a <_svfiprintf_r+0x46>
 8003974:	4343      	muls	r3, r0
 8003976:	0035      	movs	r5, r6
 8003978:	2101      	movs	r1, #1
 800397a:	189b      	adds	r3, r3, r2
 800397c:	e7a4      	b.n	80038c8 <_svfiprintf_r+0xd4>
 800397e:	2300      	movs	r3, #0
 8003980:	200a      	movs	r0, #10
 8003982:	0019      	movs	r1, r3
 8003984:	3501      	adds	r5, #1
 8003986:	6063      	str	r3, [r4, #4]
 8003988:	782a      	ldrb	r2, [r5, #0]
 800398a:	1c6e      	adds	r6, r5, #1
 800398c:	3a30      	subs	r2, #48	@ 0x30
 800398e:	2a09      	cmp	r2, #9
 8003990:	d903      	bls.n	800399a <_svfiprintf_r+0x1a6>
 8003992:	2b00      	cmp	r3, #0
 8003994:	d0c8      	beq.n	8003928 <_svfiprintf_r+0x134>
 8003996:	9109      	str	r1, [sp, #36]	@ 0x24
 8003998:	e7c6      	b.n	8003928 <_svfiprintf_r+0x134>
 800399a:	4341      	muls	r1, r0
 800399c:	0035      	movs	r5, r6
 800399e:	2301      	movs	r3, #1
 80039a0:	1889      	adds	r1, r1, r2
 80039a2:	e7f1      	b.n	8003988 <_svfiprintf_r+0x194>
 80039a4:	aa07      	add	r2, sp, #28
 80039a6:	9200      	str	r2, [sp, #0]
 80039a8:	0021      	movs	r1, r4
 80039aa:	003a      	movs	r2, r7
 80039ac:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <_svfiprintf_r+0x1f8>)
 80039ae:	9803      	ldr	r0, [sp, #12]
 80039b0:	e000      	b.n	80039b4 <_svfiprintf_r+0x1c0>
 80039b2:	bf00      	nop
 80039b4:	9004      	str	r0, [sp, #16]
 80039b6:	9b04      	ldr	r3, [sp, #16]
 80039b8:	3301      	adds	r3, #1
 80039ba:	d1d6      	bne.n	800396a <_svfiprintf_r+0x176>
 80039bc:	89bb      	ldrh	r3, [r7, #12]
 80039be:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80039c0:	065b      	lsls	r3, r3, #25
 80039c2:	d500      	bpl.n	80039c6 <_svfiprintf_r+0x1d2>
 80039c4:	e72c      	b.n	8003820 <_svfiprintf_r+0x2c>
 80039c6:	b021      	add	sp, #132	@ 0x84
 80039c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039ca:	aa07      	add	r2, sp, #28
 80039cc:	9200      	str	r2, [sp, #0]
 80039ce:	0021      	movs	r1, r4
 80039d0:	003a      	movs	r2, r7
 80039d2:	4b06      	ldr	r3, [pc, #24]	@ (80039ec <_svfiprintf_r+0x1f8>)
 80039d4:	9803      	ldr	r0, [sp, #12]
 80039d6:	f000 f87b 	bl	8003ad0 <_printf_i>
 80039da:	e7eb      	b.n	80039b4 <_svfiprintf_r+0x1c0>
 80039dc:	08004088 	.word	0x08004088
 80039e0:	0800408e 	.word	0x0800408e
 80039e4:	08004092 	.word	0x08004092
 80039e8:	00000000 	.word	0x00000000
 80039ec:	08003735 	.word	0x08003735

080039f0 <_printf_common>:
 80039f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039f2:	0016      	movs	r6, r2
 80039f4:	9301      	str	r3, [sp, #4]
 80039f6:	688a      	ldr	r2, [r1, #8]
 80039f8:	690b      	ldr	r3, [r1, #16]
 80039fa:	000c      	movs	r4, r1
 80039fc:	9000      	str	r0, [sp, #0]
 80039fe:	4293      	cmp	r3, r2
 8003a00:	da00      	bge.n	8003a04 <_printf_common+0x14>
 8003a02:	0013      	movs	r3, r2
 8003a04:	0022      	movs	r2, r4
 8003a06:	6033      	str	r3, [r6, #0]
 8003a08:	3243      	adds	r2, #67	@ 0x43
 8003a0a:	7812      	ldrb	r2, [r2, #0]
 8003a0c:	2a00      	cmp	r2, #0
 8003a0e:	d001      	beq.n	8003a14 <_printf_common+0x24>
 8003a10:	3301      	adds	r3, #1
 8003a12:	6033      	str	r3, [r6, #0]
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	069b      	lsls	r3, r3, #26
 8003a18:	d502      	bpl.n	8003a20 <_printf_common+0x30>
 8003a1a:	6833      	ldr	r3, [r6, #0]
 8003a1c:	3302      	adds	r3, #2
 8003a1e:	6033      	str	r3, [r6, #0]
 8003a20:	6822      	ldr	r2, [r4, #0]
 8003a22:	2306      	movs	r3, #6
 8003a24:	0015      	movs	r5, r2
 8003a26:	401d      	ands	r5, r3
 8003a28:	421a      	tst	r2, r3
 8003a2a:	d027      	beq.n	8003a7c <_printf_common+0x8c>
 8003a2c:	0023      	movs	r3, r4
 8003a2e:	3343      	adds	r3, #67	@ 0x43
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	1e5a      	subs	r2, r3, #1
 8003a34:	4193      	sbcs	r3, r2
 8003a36:	6822      	ldr	r2, [r4, #0]
 8003a38:	0692      	lsls	r2, r2, #26
 8003a3a:	d430      	bmi.n	8003a9e <_printf_common+0xae>
 8003a3c:	0022      	movs	r2, r4
 8003a3e:	9901      	ldr	r1, [sp, #4]
 8003a40:	9800      	ldr	r0, [sp, #0]
 8003a42:	9d08      	ldr	r5, [sp, #32]
 8003a44:	3243      	adds	r2, #67	@ 0x43
 8003a46:	47a8      	blx	r5
 8003a48:	3001      	adds	r0, #1
 8003a4a:	d025      	beq.n	8003a98 <_printf_common+0xa8>
 8003a4c:	2206      	movs	r2, #6
 8003a4e:	6823      	ldr	r3, [r4, #0]
 8003a50:	2500      	movs	r5, #0
 8003a52:	4013      	ands	r3, r2
 8003a54:	2b04      	cmp	r3, #4
 8003a56:	d105      	bne.n	8003a64 <_printf_common+0x74>
 8003a58:	6833      	ldr	r3, [r6, #0]
 8003a5a:	68e5      	ldr	r5, [r4, #12]
 8003a5c:	1aed      	subs	r5, r5, r3
 8003a5e:	43eb      	mvns	r3, r5
 8003a60:	17db      	asrs	r3, r3, #31
 8003a62:	401d      	ands	r5, r3
 8003a64:	68a3      	ldr	r3, [r4, #8]
 8003a66:	6922      	ldr	r2, [r4, #16]
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	dd01      	ble.n	8003a70 <_printf_common+0x80>
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	18ed      	adds	r5, r5, r3
 8003a70:	2600      	movs	r6, #0
 8003a72:	42b5      	cmp	r5, r6
 8003a74:	d120      	bne.n	8003ab8 <_printf_common+0xc8>
 8003a76:	2000      	movs	r0, #0
 8003a78:	e010      	b.n	8003a9c <_printf_common+0xac>
 8003a7a:	3501      	adds	r5, #1
 8003a7c:	68e3      	ldr	r3, [r4, #12]
 8003a7e:	6832      	ldr	r2, [r6, #0]
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	42ab      	cmp	r3, r5
 8003a84:	ddd2      	ble.n	8003a2c <_printf_common+0x3c>
 8003a86:	0022      	movs	r2, r4
 8003a88:	2301      	movs	r3, #1
 8003a8a:	9901      	ldr	r1, [sp, #4]
 8003a8c:	9800      	ldr	r0, [sp, #0]
 8003a8e:	9f08      	ldr	r7, [sp, #32]
 8003a90:	3219      	adds	r2, #25
 8003a92:	47b8      	blx	r7
 8003a94:	3001      	adds	r0, #1
 8003a96:	d1f0      	bne.n	8003a7a <_printf_common+0x8a>
 8003a98:	2001      	movs	r0, #1
 8003a9a:	4240      	negs	r0, r0
 8003a9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a9e:	2030      	movs	r0, #48	@ 0x30
 8003aa0:	18e1      	adds	r1, r4, r3
 8003aa2:	3143      	adds	r1, #67	@ 0x43
 8003aa4:	7008      	strb	r0, [r1, #0]
 8003aa6:	0021      	movs	r1, r4
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	3145      	adds	r1, #69	@ 0x45
 8003aac:	7809      	ldrb	r1, [r1, #0]
 8003aae:	18a2      	adds	r2, r4, r2
 8003ab0:	3243      	adds	r2, #67	@ 0x43
 8003ab2:	3302      	adds	r3, #2
 8003ab4:	7011      	strb	r1, [r2, #0]
 8003ab6:	e7c1      	b.n	8003a3c <_printf_common+0x4c>
 8003ab8:	0022      	movs	r2, r4
 8003aba:	2301      	movs	r3, #1
 8003abc:	9901      	ldr	r1, [sp, #4]
 8003abe:	9800      	ldr	r0, [sp, #0]
 8003ac0:	9f08      	ldr	r7, [sp, #32]
 8003ac2:	321a      	adds	r2, #26
 8003ac4:	47b8      	blx	r7
 8003ac6:	3001      	adds	r0, #1
 8003ac8:	d0e6      	beq.n	8003a98 <_printf_common+0xa8>
 8003aca:	3601      	adds	r6, #1
 8003acc:	e7d1      	b.n	8003a72 <_printf_common+0x82>
	...

08003ad0 <_printf_i>:
 8003ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ad2:	b08b      	sub	sp, #44	@ 0x2c
 8003ad4:	9206      	str	r2, [sp, #24]
 8003ad6:	000a      	movs	r2, r1
 8003ad8:	3243      	adds	r2, #67	@ 0x43
 8003ada:	9307      	str	r3, [sp, #28]
 8003adc:	9005      	str	r0, [sp, #20]
 8003ade:	9203      	str	r2, [sp, #12]
 8003ae0:	7e0a      	ldrb	r2, [r1, #24]
 8003ae2:	000c      	movs	r4, r1
 8003ae4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003ae6:	2a78      	cmp	r2, #120	@ 0x78
 8003ae8:	d809      	bhi.n	8003afe <_printf_i+0x2e>
 8003aea:	2a62      	cmp	r2, #98	@ 0x62
 8003aec:	d80b      	bhi.n	8003b06 <_printf_i+0x36>
 8003aee:	2a00      	cmp	r2, #0
 8003af0:	d100      	bne.n	8003af4 <_printf_i+0x24>
 8003af2:	e0ba      	b.n	8003c6a <_printf_i+0x19a>
 8003af4:	497a      	ldr	r1, [pc, #488]	@ (8003ce0 <_printf_i+0x210>)
 8003af6:	9104      	str	r1, [sp, #16]
 8003af8:	2a58      	cmp	r2, #88	@ 0x58
 8003afa:	d100      	bne.n	8003afe <_printf_i+0x2e>
 8003afc:	e08e      	b.n	8003c1c <_printf_i+0x14c>
 8003afe:	0025      	movs	r5, r4
 8003b00:	3542      	adds	r5, #66	@ 0x42
 8003b02:	702a      	strb	r2, [r5, #0]
 8003b04:	e022      	b.n	8003b4c <_printf_i+0x7c>
 8003b06:	0010      	movs	r0, r2
 8003b08:	3863      	subs	r0, #99	@ 0x63
 8003b0a:	2815      	cmp	r0, #21
 8003b0c:	d8f7      	bhi.n	8003afe <_printf_i+0x2e>
 8003b0e:	f7fc fb03 	bl	8000118 <__gnu_thumb1_case_shi>
 8003b12:	0016      	.short	0x0016
 8003b14:	fff6001f 	.word	0xfff6001f
 8003b18:	fff6fff6 	.word	0xfff6fff6
 8003b1c:	001ffff6 	.word	0x001ffff6
 8003b20:	fff6fff6 	.word	0xfff6fff6
 8003b24:	fff6fff6 	.word	0xfff6fff6
 8003b28:	0036009f 	.word	0x0036009f
 8003b2c:	fff6007e 	.word	0xfff6007e
 8003b30:	00b0fff6 	.word	0x00b0fff6
 8003b34:	0036fff6 	.word	0x0036fff6
 8003b38:	fff6fff6 	.word	0xfff6fff6
 8003b3c:	0082      	.short	0x0082
 8003b3e:	0025      	movs	r5, r4
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	3542      	adds	r5, #66	@ 0x42
 8003b44:	1d11      	adds	r1, r2, #4
 8003b46:	6019      	str	r1, [r3, #0]
 8003b48:	6813      	ldr	r3, [r2, #0]
 8003b4a:	702b      	strb	r3, [r5, #0]
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e09e      	b.n	8003c8e <_printf_i+0x1be>
 8003b50:	6818      	ldr	r0, [r3, #0]
 8003b52:	6809      	ldr	r1, [r1, #0]
 8003b54:	1d02      	adds	r2, r0, #4
 8003b56:	060d      	lsls	r5, r1, #24
 8003b58:	d50b      	bpl.n	8003b72 <_printf_i+0xa2>
 8003b5a:	6806      	ldr	r6, [r0, #0]
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	2e00      	cmp	r6, #0
 8003b60:	da03      	bge.n	8003b6a <_printf_i+0x9a>
 8003b62:	232d      	movs	r3, #45	@ 0x2d
 8003b64:	9a03      	ldr	r2, [sp, #12]
 8003b66:	4276      	negs	r6, r6
 8003b68:	7013      	strb	r3, [r2, #0]
 8003b6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003ce0 <_printf_i+0x210>)
 8003b6c:	270a      	movs	r7, #10
 8003b6e:	9304      	str	r3, [sp, #16]
 8003b70:	e018      	b.n	8003ba4 <_printf_i+0xd4>
 8003b72:	6806      	ldr	r6, [r0, #0]
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	0649      	lsls	r1, r1, #25
 8003b78:	d5f1      	bpl.n	8003b5e <_printf_i+0x8e>
 8003b7a:	b236      	sxth	r6, r6
 8003b7c:	e7ef      	b.n	8003b5e <_printf_i+0x8e>
 8003b7e:	6808      	ldr	r0, [r1, #0]
 8003b80:	6819      	ldr	r1, [r3, #0]
 8003b82:	c940      	ldmia	r1!, {r6}
 8003b84:	0605      	lsls	r5, r0, #24
 8003b86:	d402      	bmi.n	8003b8e <_printf_i+0xbe>
 8003b88:	0640      	lsls	r0, r0, #25
 8003b8a:	d500      	bpl.n	8003b8e <_printf_i+0xbe>
 8003b8c:	b2b6      	uxth	r6, r6
 8003b8e:	6019      	str	r1, [r3, #0]
 8003b90:	4b53      	ldr	r3, [pc, #332]	@ (8003ce0 <_printf_i+0x210>)
 8003b92:	270a      	movs	r7, #10
 8003b94:	9304      	str	r3, [sp, #16]
 8003b96:	2a6f      	cmp	r2, #111	@ 0x6f
 8003b98:	d100      	bne.n	8003b9c <_printf_i+0xcc>
 8003b9a:	3f02      	subs	r7, #2
 8003b9c:	0023      	movs	r3, r4
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	3343      	adds	r3, #67	@ 0x43
 8003ba2:	701a      	strb	r2, [r3, #0]
 8003ba4:	6863      	ldr	r3, [r4, #4]
 8003ba6:	60a3      	str	r3, [r4, #8]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	db06      	blt.n	8003bba <_printf_i+0xea>
 8003bac:	2104      	movs	r1, #4
 8003bae:	6822      	ldr	r2, [r4, #0]
 8003bb0:	9d03      	ldr	r5, [sp, #12]
 8003bb2:	438a      	bics	r2, r1
 8003bb4:	6022      	str	r2, [r4, #0]
 8003bb6:	4333      	orrs	r3, r6
 8003bb8:	d00c      	beq.n	8003bd4 <_printf_i+0x104>
 8003bba:	9d03      	ldr	r5, [sp, #12]
 8003bbc:	0030      	movs	r0, r6
 8003bbe:	0039      	movs	r1, r7
 8003bc0:	f7fc fb3a 	bl	8000238 <__aeabi_uidivmod>
 8003bc4:	9b04      	ldr	r3, [sp, #16]
 8003bc6:	3d01      	subs	r5, #1
 8003bc8:	5c5b      	ldrb	r3, [r3, r1]
 8003bca:	702b      	strb	r3, [r5, #0]
 8003bcc:	0033      	movs	r3, r6
 8003bce:	0006      	movs	r6, r0
 8003bd0:	429f      	cmp	r7, r3
 8003bd2:	d9f3      	bls.n	8003bbc <_printf_i+0xec>
 8003bd4:	2f08      	cmp	r7, #8
 8003bd6:	d109      	bne.n	8003bec <_printf_i+0x11c>
 8003bd8:	6823      	ldr	r3, [r4, #0]
 8003bda:	07db      	lsls	r3, r3, #31
 8003bdc:	d506      	bpl.n	8003bec <_printf_i+0x11c>
 8003bde:	6862      	ldr	r2, [r4, #4]
 8003be0:	6923      	ldr	r3, [r4, #16]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	dc02      	bgt.n	8003bec <_printf_i+0x11c>
 8003be6:	2330      	movs	r3, #48	@ 0x30
 8003be8:	3d01      	subs	r5, #1
 8003bea:	702b      	strb	r3, [r5, #0]
 8003bec:	9b03      	ldr	r3, [sp, #12]
 8003bee:	1b5b      	subs	r3, r3, r5
 8003bf0:	6123      	str	r3, [r4, #16]
 8003bf2:	9b07      	ldr	r3, [sp, #28]
 8003bf4:	0021      	movs	r1, r4
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	9805      	ldr	r0, [sp, #20]
 8003bfa:	9b06      	ldr	r3, [sp, #24]
 8003bfc:	aa09      	add	r2, sp, #36	@ 0x24
 8003bfe:	f7ff fef7 	bl	80039f0 <_printf_common>
 8003c02:	3001      	adds	r0, #1
 8003c04:	d148      	bne.n	8003c98 <_printf_i+0x1c8>
 8003c06:	2001      	movs	r0, #1
 8003c08:	4240      	negs	r0, r0
 8003c0a:	b00b      	add	sp, #44	@ 0x2c
 8003c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c0e:	2220      	movs	r2, #32
 8003c10:	6809      	ldr	r1, [r1, #0]
 8003c12:	430a      	orrs	r2, r1
 8003c14:	6022      	str	r2, [r4, #0]
 8003c16:	2278      	movs	r2, #120	@ 0x78
 8003c18:	4932      	ldr	r1, [pc, #200]	@ (8003ce4 <_printf_i+0x214>)
 8003c1a:	9104      	str	r1, [sp, #16]
 8003c1c:	0021      	movs	r1, r4
 8003c1e:	3145      	adds	r1, #69	@ 0x45
 8003c20:	700a      	strb	r2, [r1, #0]
 8003c22:	6819      	ldr	r1, [r3, #0]
 8003c24:	6822      	ldr	r2, [r4, #0]
 8003c26:	c940      	ldmia	r1!, {r6}
 8003c28:	0610      	lsls	r0, r2, #24
 8003c2a:	d402      	bmi.n	8003c32 <_printf_i+0x162>
 8003c2c:	0650      	lsls	r0, r2, #25
 8003c2e:	d500      	bpl.n	8003c32 <_printf_i+0x162>
 8003c30:	b2b6      	uxth	r6, r6
 8003c32:	6019      	str	r1, [r3, #0]
 8003c34:	07d3      	lsls	r3, r2, #31
 8003c36:	d502      	bpl.n	8003c3e <_printf_i+0x16e>
 8003c38:	2320      	movs	r3, #32
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	6023      	str	r3, [r4, #0]
 8003c3e:	2e00      	cmp	r6, #0
 8003c40:	d001      	beq.n	8003c46 <_printf_i+0x176>
 8003c42:	2710      	movs	r7, #16
 8003c44:	e7aa      	b.n	8003b9c <_printf_i+0xcc>
 8003c46:	2220      	movs	r2, #32
 8003c48:	6823      	ldr	r3, [r4, #0]
 8003c4a:	4393      	bics	r3, r2
 8003c4c:	6023      	str	r3, [r4, #0]
 8003c4e:	e7f8      	b.n	8003c42 <_printf_i+0x172>
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	680d      	ldr	r5, [r1, #0]
 8003c54:	1d10      	adds	r0, r2, #4
 8003c56:	6949      	ldr	r1, [r1, #20]
 8003c58:	6018      	str	r0, [r3, #0]
 8003c5a:	6813      	ldr	r3, [r2, #0]
 8003c5c:	062e      	lsls	r6, r5, #24
 8003c5e:	d501      	bpl.n	8003c64 <_printf_i+0x194>
 8003c60:	6019      	str	r1, [r3, #0]
 8003c62:	e002      	b.n	8003c6a <_printf_i+0x19a>
 8003c64:	066d      	lsls	r5, r5, #25
 8003c66:	d5fb      	bpl.n	8003c60 <_printf_i+0x190>
 8003c68:	8019      	strh	r1, [r3, #0]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	9d03      	ldr	r5, [sp, #12]
 8003c6e:	6123      	str	r3, [r4, #16]
 8003c70:	e7bf      	b.n	8003bf2 <_printf_i+0x122>
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	1d11      	adds	r1, r2, #4
 8003c76:	6019      	str	r1, [r3, #0]
 8003c78:	6815      	ldr	r5, [r2, #0]
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	0028      	movs	r0, r5
 8003c7e:	6862      	ldr	r2, [r4, #4]
 8003c80:	f000 f856 	bl	8003d30 <memchr>
 8003c84:	2800      	cmp	r0, #0
 8003c86:	d001      	beq.n	8003c8c <_printf_i+0x1bc>
 8003c88:	1b40      	subs	r0, r0, r5
 8003c8a:	6060      	str	r0, [r4, #4]
 8003c8c:	6863      	ldr	r3, [r4, #4]
 8003c8e:	6123      	str	r3, [r4, #16]
 8003c90:	2300      	movs	r3, #0
 8003c92:	9a03      	ldr	r2, [sp, #12]
 8003c94:	7013      	strb	r3, [r2, #0]
 8003c96:	e7ac      	b.n	8003bf2 <_printf_i+0x122>
 8003c98:	002a      	movs	r2, r5
 8003c9a:	6923      	ldr	r3, [r4, #16]
 8003c9c:	9906      	ldr	r1, [sp, #24]
 8003c9e:	9805      	ldr	r0, [sp, #20]
 8003ca0:	9d07      	ldr	r5, [sp, #28]
 8003ca2:	47a8      	blx	r5
 8003ca4:	3001      	adds	r0, #1
 8003ca6:	d0ae      	beq.n	8003c06 <_printf_i+0x136>
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	079b      	lsls	r3, r3, #30
 8003cac:	d415      	bmi.n	8003cda <_printf_i+0x20a>
 8003cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cb0:	68e0      	ldr	r0, [r4, #12]
 8003cb2:	4298      	cmp	r0, r3
 8003cb4:	daa9      	bge.n	8003c0a <_printf_i+0x13a>
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	e7a7      	b.n	8003c0a <_printf_i+0x13a>
 8003cba:	0022      	movs	r2, r4
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	9906      	ldr	r1, [sp, #24]
 8003cc0:	9805      	ldr	r0, [sp, #20]
 8003cc2:	9e07      	ldr	r6, [sp, #28]
 8003cc4:	3219      	adds	r2, #25
 8003cc6:	47b0      	blx	r6
 8003cc8:	3001      	adds	r0, #1
 8003cca:	d09c      	beq.n	8003c06 <_printf_i+0x136>
 8003ccc:	3501      	adds	r5, #1
 8003cce:	68e3      	ldr	r3, [r4, #12]
 8003cd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cd2:	1a9b      	subs	r3, r3, r2
 8003cd4:	42ab      	cmp	r3, r5
 8003cd6:	dcf0      	bgt.n	8003cba <_printf_i+0x1ea>
 8003cd8:	e7e9      	b.n	8003cae <_printf_i+0x1de>
 8003cda:	2500      	movs	r5, #0
 8003cdc:	e7f7      	b.n	8003cce <_printf_i+0x1fe>
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	08004099 	.word	0x08004099
 8003ce4:	080040aa 	.word	0x080040aa

08003ce8 <memmove>:
 8003ce8:	b510      	push	{r4, lr}
 8003cea:	4288      	cmp	r0, r1
 8003cec:	d902      	bls.n	8003cf4 <memmove+0xc>
 8003cee:	188b      	adds	r3, r1, r2
 8003cf0:	4298      	cmp	r0, r3
 8003cf2:	d308      	bcc.n	8003d06 <memmove+0x1e>
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d007      	beq.n	8003d0a <memmove+0x22>
 8003cfa:	5ccc      	ldrb	r4, [r1, r3]
 8003cfc:	54c4      	strb	r4, [r0, r3]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	e7f9      	b.n	8003cf6 <memmove+0xe>
 8003d02:	5c8b      	ldrb	r3, [r1, r2]
 8003d04:	5483      	strb	r3, [r0, r2]
 8003d06:	3a01      	subs	r2, #1
 8003d08:	d2fb      	bcs.n	8003d02 <memmove+0x1a>
 8003d0a:	bd10      	pop	{r4, pc}

08003d0c <_sbrk_r>:
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	b570      	push	{r4, r5, r6, lr}
 8003d10:	4d06      	ldr	r5, [pc, #24]	@ (8003d2c <_sbrk_r+0x20>)
 8003d12:	0004      	movs	r4, r0
 8003d14:	0008      	movs	r0, r1
 8003d16:	602b      	str	r3, [r5, #0]
 8003d18:	f7fc fe36 	bl	8000988 <_sbrk>
 8003d1c:	1c43      	adds	r3, r0, #1
 8003d1e:	d103      	bne.n	8003d28 <_sbrk_r+0x1c>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d000      	beq.n	8003d28 <_sbrk_r+0x1c>
 8003d26:	6023      	str	r3, [r4, #0]
 8003d28:	bd70      	pop	{r4, r5, r6, pc}
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	20000728 	.word	0x20000728

08003d30 <memchr>:
 8003d30:	b2c9      	uxtb	r1, r1
 8003d32:	1882      	adds	r2, r0, r2
 8003d34:	4290      	cmp	r0, r2
 8003d36:	d101      	bne.n	8003d3c <memchr+0xc>
 8003d38:	2000      	movs	r0, #0
 8003d3a:	4770      	bx	lr
 8003d3c:	7803      	ldrb	r3, [r0, #0]
 8003d3e:	428b      	cmp	r3, r1
 8003d40:	d0fb      	beq.n	8003d3a <memchr+0xa>
 8003d42:	3001      	adds	r0, #1
 8003d44:	e7f6      	b.n	8003d34 <memchr+0x4>

08003d46 <_realloc_r>:
 8003d46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d48:	0006      	movs	r6, r0
 8003d4a:	000c      	movs	r4, r1
 8003d4c:	0015      	movs	r5, r2
 8003d4e:	2900      	cmp	r1, #0
 8003d50:	d105      	bne.n	8003d5e <_realloc_r+0x18>
 8003d52:	0011      	movs	r1, r2
 8003d54:	f7ff fc5e 	bl	8003614 <_malloc_r>
 8003d58:	0004      	movs	r4, r0
 8003d5a:	0020      	movs	r0, r4
 8003d5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d5e:	2a00      	cmp	r2, #0
 8003d60:	d103      	bne.n	8003d6a <_realloc_r+0x24>
 8003d62:	f7ff fbeb 	bl	800353c <_free_r>
 8003d66:	002c      	movs	r4, r5
 8003d68:	e7f7      	b.n	8003d5a <_realloc_r+0x14>
 8003d6a:	f000 f81c 	bl	8003da6 <_malloc_usable_size_r>
 8003d6e:	0007      	movs	r7, r0
 8003d70:	4285      	cmp	r5, r0
 8003d72:	d802      	bhi.n	8003d7a <_realloc_r+0x34>
 8003d74:	0843      	lsrs	r3, r0, #1
 8003d76:	42ab      	cmp	r3, r5
 8003d78:	d3ef      	bcc.n	8003d5a <_realloc_r+0x14>
 8003d7a:	0029      	movs	r1, r5
 8003d7c:	0030      	movs	r0, r6
 8003d7e:	f7ff fc49 	bl	8003614 <_malloc_r>
 8003d82:	9001      	str	r0, [sp, #4]
 8003d84:	2800      	cmp	r0, #0
 8003d86:	d101      	bne.n	8003d8c <_realloc_r+0x46>
 8003d88:	9c01      	ldr	r4, [sp, #4]
 8003d8a:	e7e6      	b.n	8003d5a <_realloc_r+0x14>
 8003d8c:	002a      	movs	r2, r5
 8003d8e:	42bd      	cmp	r5, r7
 8003d90:	d900      	bls.n	8003d94 <_realloc_r+0x4e>
 8003d92:	003a      	movs	r2, r7
 8003d94:	0021      	movs	r1, r4
 8003d96:	9801      	ldr	r0, [sp, #4]
 8003d98:	f7ff fbc6 	bl	8003528 <memcpy>
 8003d9c:	0021      	movs	r1, r4
 8003d9e:	0030      	movs	r0, r6
 8003da0:	f7ff fbcc 	bl	800353c <_free_r>
 8003da4:	e7f0      	b.n	8003d88 <_realloc_r+0x42>

08003da6 <_malloc_usable_size_r>:
 8003da6:	1f0b      	subs	r3, r1, #4
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	1f18      	subs	r0, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	da01      	bge.n	8003db4 <_malloc_usable_size_r+0xe>
 8003db0:	580b      	ldr	r3, [r1, r0]
 8003db2:	18c0      	adds	r0, r0, r3
 8003db4:	4770      	bx	lr
	...

08003db8 <_init>:
 8003db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dbe:	bc08      	pop	{r3}
 8003dc0:	469e      	mov	lr, r3
 8003dc2:	4770      	bx	lr

08003dc4 <_fini>:
 8003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc6:	46c0      	nop			@ (mov r8, r8)
 8003dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dca:	bc08      	pop	{r3}
 8003dcc:	469e      	mov	lr, r3
 8003dce:	4770      	bx	lr
