[01/10 10:29:22      0s] 
[01/10 10:29:22      0s] Cadence Innovus(TM) Implementation System.
[01/10 10:29:22      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/10 10:29:22      0s] 
[01/10 10:29:22      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[01/10 10:29:22      0s] Options:	
[01/10 10:29:22      0s] Date:		Fri Jan 10 10:29:22 2025
[01/10 10:29:22      0s] Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
[01/10 10:29:22      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/10 10:29:22      0s] 
[01/10 10:29:22      0s] License:
[01/10 10:29:22      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[01/10 10:29:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/10 10:29:54     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[01/10 10:29:56     19s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/10 10:29:56     19s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[01/10 10:29:56     19s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/10 10:29:56     19s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[01/10 10:29:56     19s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[01/10 10:29:56     19s] @(#)CDS: CPE v20.11-s013
[01/10 10:29:56     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/10 10:29:56     19s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[01/10 10:29:56     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/10 10:29:56     19s] @(#)CDS: RCDB 11.15.0
[01/10 10:29:56     19s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[01/10 10:29:56     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23173_fatima.novalocal_ist1112497_wdGw28.

[01/10 10:29:56     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/10 10:29:58     20s] 
[01/10 10:29:58     20s] **INFO:  MMMC transition support version v31-84 
[01/10 10:29:58     20s] 
[01/10 10:29:58     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/10 10:29:58     20s] <CMD> suppressMessage ENCEXT-2799
[01/10 10:29:58     20s] <CMD> win
[01/10 10:30:17     23s] <CMD> set init_gnd_net dgnd
[01/10 10:30:17     23s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef cnt.lef vco.lef }
[01/10 10:30:17     23s] <CMD> set init_oa_search_lib {}
[01/10 10:30:17     23s] <CMD> set init_pwr_net dvdd
[01/10 10:30:17     23s] <CMD> set init_top_cell FULLCHIPcore
[01/10 10:30:17     23s] <CMD> set init_verilog FULLCHIPcore.v
[01/10 10:30:17     23s] <CMD> init_design
[01/10 10:30:17     23s] 
[01/10 10:30:17     23s] Loading LEF file ../lef_libs/header8m2t_V55.lef ...
[01/10 10:30:17     23s] 
[01/10 10:30:17     23s] Loading LEF file cnt.lef ...
[01/10 10:30:17     23s] Set DBUPerIGU to M2 pitch 400.
[01/10 10:30:17     23s] 
[01/10 10:30:17     23s] Loading LEF file vco.lef ...
[01/10 10:30:17     23s] 
[01/10 10:30:17     23s] viaInitial starts at Fri Jan 10 10:30:17 2025
viaInitial ends at Fri Jan 10 10:30:17 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/10 10:30:17     23s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.40min, fe_real=0.92min, fe_mem=737.1M) ***
[01/10 10:30:17     23s] #% Begin Load netlist data ... (date=01/10 10:30:17, mem=560.8M)
[01/10 10:30:17     23s] *** Begin netlist parsing (mem=737.1M) ***
[01/10 10:30:17     23s] Created 0 new cells from 0 timing libraries.
[01/10 10:30:17     23s] Reading netlist ...
[01/10 10:30:17     23s] Backslashed names will retain backslash and a trailing blank character.
[01/10 10:30:17     23s] Reading verilog netlist 'FULLCHIPcore.v'
[01/10 10:30:17     23s] 
[01/10 10:30:17     23s] *** Memory Usage v#2 (Current mem = 739.125M, initial mem = 272.281M) ***
[01/10 10:30:17     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=739.1M) ***
[01/10 10:30:17     23s] #% End Load netlist data ... (date=01/10 10:30:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=563.9M, current mem=563.9M)
[01/10 10:30:17     23s] Set top cell to FULLCHIPcore.
[01/10 10:30:18     24s] Hooked 0 DB cells to tlib cells.
[01/10 10:30:18     24s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=567.4M, current mem=567.4M)
[01/10 10:30:18     24s] Starting recursive module instantiation check.
[01/10 10:30:18     24s] No recursion found.
[01/10 10:30:18     24s] Building hierarchical netlist for Cell FULLCHIPcore ...
[01/10 10:30:18     24s] *** Netlist is unique.
[01/10 10:30:18     24s] Setting Std. cell height to 2800 DBU, based on Site core_2800.
[01/10 10:30:18     24s] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[01/10 10:30:18     24s] ** info: there are 3 modules.
[01/10 10:30:18     24s] ** info: there are 0 stdCell insts.
[01/10 10:30:18     24s] ** info: there are 2 macros.
[01/10 10:30:18     24s] 
[01/10 10:30:18     24s] *** Memory Usage v#2 (Current mem = 784.555M, initial mem = 272.281M) ***
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:18     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:18     24s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[01/10 10:30:18     24s] To increase the message display limit, refer to the product command reference manual.
[01/10 10:30:18     24s] Set Default Net Delay as 1000 ps.
[01/10 10:30:18     24s] Set Default Net Load as 0.5 pF. 
[01/10 10:30:18     24s] Set Default Input Pin Transition as 0.1 ps.
[01/10 10:30:18     24s] Pre-connect netlist-defined P/G connections...
[01/10 10:30:18     24s]   Updated 1 instances.
[01/10 10:30:19     24s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[01/10 10:30:19     24s] Extraction setup Started 
[01/10 10:30:19     24s] 
[01/10 10:30:19     24s] *** Summary of all messages that are not suppressed in this session:
[01/10 10:30:19     24s] Severity  ID               Count  Summary                                  
[01/10 10:30:19     24s] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[01/10 10:30:19     24s] WARNING   IMPFP-3961          32  The techSite '%s' has no related standar...
[01/10 10:30:19     24s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[01/10 10:30:19     24s] *** Message Summary: 34 warning(s), 0 error(s)
[01/10 10:30:19     24s] 
[01/10 10:30:19     24s] <CMD> getIoFlowFlag
[01/10 10:30:19     24s] <CMD> setIoFlowFlag 0
[01/10 10:30:19     24s] <CMD> floorPlan -site core_2800 -d 50 76.8 5.6 5.6 5.6 5.6
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'core' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/10 10:30:19     24s] Type 'man IMPFP-3961' for more detail.
[01/10 10:30:19     24s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[01/10 10:30:19     24s] To increase the message display limit, refer to the product command reference manual.
[01/10 10:30:19     24s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/10 10:30:19     24s] <CMD> uiSetTool select
[01/10 10:30:19     24s] <CMD> getIoFlowFlag
[01/10 10:30:19     24s] <CMD> setDrawView fplan
[01/10 10:30:19     24s] <CMD> placeInstance counterinst 8.0 6.0
[01/10 10:30:19     24s] <CMD> placeInstance vcoinst 8.0 38.0
[01/10 10:30:19     24s] <CMD> setDrawView place
[01/10 10:30:19     24s] <CMD> setDrawView fplan
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingLayers {}
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingLayers {}
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingOffset 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingThreshold 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeRingLayers {}
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeWidth 10.0
[01/10 10:30:19     24s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/10 10:30:19     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch true
[01/10 10:30:19     24s] <CMD> editPin -use GROUND -pinWidth 2.0 -pinDepth 0.4 -fixOverlap 1 -side Right -layer 3 -assign 49.606 4.343 -pin agnd
[01/10 10:30:19     24s] #create default rule from bind_ndr_rule rule=0x7f1873128320 0x7f1862d40570
[01/10 10:30:19     24s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin agnd has depth 0.40000 which is less than the minimum depth 0.51200 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 990.0M).
[01/10 10:30:19     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch true
[01/10 10:30:19     24s] <CMD> editPin -use POWER -pinWidth 2.0 -pinDepth 0.4 -fixOverlap 1 -side Right -layer 3 -assign 49.606 22.0 -pin dvdd
[01/10 10:30:19     24s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin dvdd has depth 0.40000 which is less than the minimum depth 0.51200 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 991.0M).
[01/10 10:30:19     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch true
[01/10 10:30:19     24s] <CMD> editPin -use POWER -pinWidth 2.0 -pinDepth 0.4 -fixOverlap 1 -side Right -layer 3 -assign 49.721 54.708 -pin avdd
[01/10 10:30:19     24s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin avdd has depth 0.40000 which is less than the minimum depth 0.51200 required to meet the min-area rule for layer 3. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 991.0M).
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch false
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch false
[01/10 10:30:19     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch true
[01/10 10:30:19     24s] <CMD> editPin -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 4.0 -pin {{count[0]} {count[1]} {count[2]} {count[3]} count_dir enable reset}
[01/10 10:30:19     24s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin count[3] has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin count[2] has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin count_dir has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin count[1] has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin enable has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin count[0] has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin reset has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] Successfully spread [7] pins.
[01/10 10:30:19     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 991.0M).
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch false
[01/10 10:30:19     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch true
[01/10 10:30:19     24s] <CMD> editPin -use ANALOG -pinWidth 0.4 -pinDepth 0.4 -fixOverlap 1 -side Right -layer 1 -assign 49.843 30.22 -pin vctrl
[01/10 10:30:19     24s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:19     24s] **WARN: (IMPPTN-3304):	Pin vctrl has depth 0.40000 which is less than the minimum depth 0.64000 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
[01/10 10:30:19     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 991.0M).
[01/10 10:30:19     24s] <CMD> setPinAssignMode -pinEditInBatch false
[01/10 10:30:19     24s] <CMD> clearGlobalNets
[01/10 10:30:19     24s] **WARN: (IMPDB-2078):	Output pin dgnd of instance counterinst is connected to ground net agnd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 10:30:19     24s] **WARN: (IMPDB-2078):	Output pin dvdd of instance counterinst is connected to power net dvdd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[01/10 10:30:19     24s] Pre-connect netlist-defined P/G connections...
[01/10 10:30:19     24s]   Updated 1 instances.
[01/10 10:30:19     24s] <CMD> globalNetConnect agnd -type pgpin -pin agnd -instanceBasename *
[01/10 10:30:19     24s] <CMD> add_ndr -width {metal1 2.0 metal2 2.0 metal3 2.0 metal4 2.0 metal5 2.0 metal6 2.0 metal7 2.0 metal8 2.0 } -spacing {metal1 0.4 metal2 0.4 metal3 0.4 metal4 0.4 metal5 0.4 metal6 0.4 metal7 0.4 metal8 0.4 } -min_cut {via2 1 via3 1 via4 1 via5 1 via6 1 via7 1 } -add_via {VIAM1M2A VIAM2M3 VIAM3M4 VIAM4M5 VIAM5M6 VIAM6M7 VIAM7M8 genm1m2_w genm1m2a genm1m2b genm2m3_w genm2m3a genm2m3b genm3m4_w genm3m4a genm3m4b genm4m5_w genm4m5a genm4m5b genm5m6_w genm5m6a genm5m6b genm6m7_w genm6m7a genm6m7b genm7m8_w genm7m8a genm7m8b} -name pwr
[01/10 10:30:19     24s] <CMD> setAttribute -net avdd -non_default_rule pwr
[01/10 10:30:19     24s] <CMD> setAttribute -net agnd -non_default_rule pwr
[01/10 10:30:19     24s] <CMD> setAttribute -net dgnd -non_default_rule pwr
[01/10 10:30:19     24s] <CMD> setAttribute -net dvdd -non_default_rule pwr
[01/10 10:30:19     24s] <CMD> selectNet agnd
[01/10 10:30:19     24s] <CMD> routeDesign -selected
[01/10 10:30:19     25s] #% Begin routeDesign (date=01/10 10:30:19, mem=791.5M)
[01/10 10:30:19     25s] ### Time Record (routeDesign) is installed.
[01/10 10:30:19     25s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 791.54 (MB), peak = 791.54 (MB)
[01/10 10:30:19     25s] **INFO: User settings:
[01/10 10:30:19     25s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 10:30:19     25s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/10 10:30:19     25s] setNanoRouteMode -routeSelectedNetOnly                          true
[01/10 10:30:19     25s] setDelayCalMode -engine                                         aae
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] #**INFO: setDesignMode -flowEffort standard
[01/10 10:30:19     25s] #**INFO: multi-cut via swapping will be performed after routing.
[01/10 10:30:19     25s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 10:30:19     25s] OPERPROF: Starting checkPlace at level 1, MEM:995.0M
[01/10 10:30:19     25s] z: 2, totalTracks: 1
[01/10 10:30:19     25s] z: 4, totalTracks: 1
[01/10 10:30:19     25s] z: 6, totalTracks: 1
[01/10 10:30:19     25s] z: 8, totalTracks: 1
[01/10 10:30:19     25s] **WARN: (IMPTRN-1101):	Could not determine power-rail locations in cells. Use default value GNDOnBtm.
[01/10 10:30:19     25s] # Building FULLCHIPcore llgBox search-tree.
[01/10 10:30:19     25s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:995.0M
[01/10 10:30:19     25s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:995.0M
[01/10 10:30:19     25s] Core basic site is core_2800
[01/10 10:30:19     25s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:995.0M
[01/10 10:30:19     25s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.017, MEM:1003.0M
[01/10 10:30:19     25s] Use non-trimmed site array because memory saving is not enough.
[01/10 10:30:19     25s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:19     25s] SiteArray: use 24,576 bytes
[01/10 10:30:19     25s] SiteArray: current memory after site array memory allocation 1003.1M
[01/10 10:30:19     25s] SiteArray: FP blocked sites are writable
[01/10 10:30:19     25s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.019, MEM:1003.1M
[01/10 10:30:19     25s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:1003.1M
[01/10 10:30:19     25s] Begin checking placement ... (start mem=995.0M, init mem=1003.1M)
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] Running CheckPlace using 1 thread in normal mode...
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] ...checkPlace normal is done!
[01/10 10:30:19     25s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1003.1M
[01/10 10:30:19     25s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1003.1M
[01/10 10:30:19     25s] *info: Placed = 2              (Fixed = 2)
[01/10 10:30:19     25s] *info: Unplaced = 0           
[01/10 10:30:19     25s] Placement Density:0.00%(0/309)
[01/10 10:30:19     25s] Placement Density (including fixed std cells):0.00%(0/309)
[01/10 10:30:19     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1003.1M
[01/10 10:30:19     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1003.1M
[01/10 10:30:19     25s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1003.1M)
[01/10 10:30:19     25s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.030, MEM:1003.1M
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 10:30:19     25s] *** Changed status on (0) nets in Clock.
[01/10 10:30:19     25s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1003.1M) ***
[01/10 10:30:19     25s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/10 10:30:19     25s] % Begin globalDetailRoute (date=01/10 10:30:19, mem=793.5M)
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] globalDetailRoute
[01/10 10:30:19     25s] 
[01/10 10:30:19     25s] ### Time Record (globalDetailRoute) is installed.
[01/10 10:30:19     25s] #Start globalDetailRoute on Fri Jan 10 10:30:19 2025
[01/10 10:30:19     25s] #
[01/10 10:30:19     25s] ### Time Record (Pre Callback) is installed.
[01/10 10:30:19     25s] ### Time Record (Pre Callback) is uninstalled.
[01/10 10:30:19     25s] ### Time Record (DB Import) is installed.
[01/10 10:30:19     25s] ### Time Record (Timing Data Generation) is installed.
[01/10 10:30:19     25s] #Generating timing data, please wait...
[01/10 10:30:19     25s] #10 total nets, 0 already routed, 0 will ignore in trialRoute
[01/10 10:30:19     25s] ### run_trial_route starts on Fri Jan 10 10:30:19 2025 with memory = 793.56 (MB), peak = 798.19 (MB)
[01/10 10:30:19     25s] **ERROR: Design must be placed before running Early Global Route
[01/10 10:30:19     25s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:794.2 MB, peak:798.2 MB
[01/10 10:30:19     25s] ### dump_timing_file starts on Fri Jan 10 10:30:19 2025 with memory = 794.23 (MB), peak = 798.19 (MB)
[01/10 10:30:19     25s] ### extractRC starts on Fri Jan 10 10:30:19 2025 with memory = 794.34 (MB), peak = 798.19 (MB)
[01/10 10:30:19     25s] ### extractRC cpu:00:00:00, real:00:00:00, mem:794.3 MB, peak:798.2 MB
[01/10 10:30:19     25s] #Dump tif for version 2.1
[01/10 10:30:20     25s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1077.34)
[01/10 10:30:20     26s] End AAE Lib Loading. (MEM=1086.88 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 10:30:20     26s] End AAE Lib Interpolated Model. (MEM=1086.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:20     26s] First Iteration Infinite Tw... 
[01/10 10:30:20     26s] Total number of fetched objects 11
[01/10 10:30:20     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:20     26s] End delay calculation. (MEM=1064.41 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 10:30:20     26s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 764.56 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:764.6 MB, peak:849.8 MB
[01/10 10:30:20     26s] #Done generating timing data.
[01/10 10:30:20     26s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 10:30:20     26s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/10 10:30:20     26s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/10 10:30:20     26s] #WARNING (NRDB-166) Boundary for CELL_VIEW FULLCHIPcore,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[01/10 10:30:20     26s] ### Net info: total nets: 13
[01/10 10:30:20     26s] ### Net info: dirty nets: 0
[01/10 10:30:20     26s] ### Net info: marked as disconnected nets: 0
[01/10 10:30:20     26s] #num needed restored net=0
[01/10 10:30:20     26s] #need_extraction net=0 (total=13)
[01/10 10:30:20     26s] ### Net info: fully routed nets: 0
[01/10 10:30:20     26s] ### Net info: trivial (< 2 pins) nets: 1
[01/10 10:30:20     26s] ### Net info: unrouted nets: 12
[01/10 10:30:20     26s] ### Net info: re-extraction nets: 0
[01/10 10:30:20     26s] ### Net info: selected nets: 1
[01/10 10:30:20     26s] ### Net info: ignored nets: 0
[01/10 10:30:20     26s] ### Net info: skip routing nets: 0
[01/10 10:30:20     26s] #WARNING (NRDB-51) SPECIAL_NET dvdd has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[01/10 10:30:20     26s] #WARNING (NRDB-2120) Special net agnd is missing wiring shapes, will disable tie-net connections to this net.
[01/10 10:30:20     26s] #Start reading timing information from file .timing_file_23173.tif.gz ...
[01/10 10:30:20     26s] #WARNING (NRDB-194) 
[01/10 10:30:20     26s] #No setup time constraints read in
[01/10 10:30:20     26s] #Read in timing information for 11 ports, 2 instances from timing file .timing_file_23173.tif.gz.
[01/10 10:30:20     26s] ### import design signature (6): route=367885259 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=1624861532 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337204 pin_access=1 halo=0
[01/10 10:30:20     26s] ### Time Record (DB Import) is uninstalled.
[01/10 10:30:20     26s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/10 10:30:20     26s] #RTESIG:78da8dce3f6fc230100570e67e8a93614825d2de39c6715650575a2160452e31c152e248
[01/10 10:30:20     26s] #       fe33f0ed89d4a9150d59dffb9deecd17c78f1d308e6f4479a0024f04db1d4754c873ce57
[01/10 10:30:20     26s] #       e53b1f22ca0f6bf6325f7c7eedb9ace0a2db6020fbeefb7609f5cde9ce9ea136179dda08
[01/10 10:30:20     26s] #       c1c4685df3fac3050a40c8ac8ba6317e092918ff8748ac8075c3a9dda4c8200bd10fe543
[01/10 10:30:20     26s] #       aa14fd7efec090203e01a9096855096057db5cc757912c115888dad5dad783352e75ff49
[01/10 10:30:20     26s] #       02e67a6746959202a24fa3db942c9f9aaa9860048e98d91d66c1a57e
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:20     26s] #RTESIG:78da8dce3f6fc230100570e67e8a93614825d2de39c6715650575a2160452e31c152e248
[01/10 10:30:20     26s] #       fe33f0ed89d4a9150d59dffb9deecd17c78f1d308e6f4479a0024f04db1d4754c873ce57
[01/10 10:30:20     26s] #       e53b1f22ca0f6bf6325f7c7eedb9ace0a2db6020fbeefb7609f5cde9ce9ea136179dda08
[01/10 10:30:20     26s] #       c1c4685df3fac3050a40c8ac8ba6317e092918ff8748ac8075c3a9dda4c8200bd10fe543
[01/10 10:30:20     26s] #       aa14fd7efec090203e01a9096855096057db5cc757912c115888dad5dad783352e75ff49
[01/10 10:30:20     26s] #       02e67a6746959202a24fa3db942c9f9aaa9860048e98d91d66c1a57e
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:20     26s] ### Time Record (Global Routing) is installed.
[01/10 10:30:20     26s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:20     26s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:20     26s] #Start routing data preparation on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA56_HH_mar_W for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA56_HH_mar_E for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA45_HH_mar_S for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA45_HH_mar_N for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA34_HH_mar_W for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA34_HH_mar_E for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA23_HH_mar_S for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA23_HH_mar_N for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA67_stack_Def for LAYER via6 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_CROSS for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_HAMMER2 for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA56_stack_HAMMER1 for LAYER via5 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_CROSS for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_HAMMER2 for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA45_stack_HAMMER1 for LAYER via4 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_CROSS for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_HAMMER2 for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA34_stack_HAMMER1 for LAYER via3 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA23_stack_CROSS for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (NRDB-2138) Ignore VIA VIA23_stack_HAMMER2 for LAYER via2 in RULE pwr. It violates the MINCUTS 2 RULE.
[01/10 10:30:20     26s] #WARNING (EMS-27) Message (NRDB-2138) has exceeded the current message display limit of 20.
[01/10 10:30:20     26s] #To increase the message display limit, refer to the product command reference manual.
[01/10 10:30:20     26s] #Minimum voltage of a net in the design = 0.000.
[01/10 10:30:20     26s] #Maximum voltage of a net in the design = 3.300.
[01/10 10:30:20     26s] #Voltage range [0.000 - 3.300] has 10 nets.
[01/10 10:30:20     26s] #Voltage range [0.000 - 0.000] has 3 nets.
[01/10 10:30:20     26s] ### Time Record (Cell Pin Access) is installed.
[01/10 10:30:20     26s] #Rebuild pin access data for design.
[01/10 10:30:20     26s] #Initial pin access analysis.
[01/10 10:30:20     26s] #Detail pin access analysis.
[01/10 10:30:20     26s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 10:30:20     26s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/10 10:30:20     26s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:20     26s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:20     26s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:20     26s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:20     26s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:20     26s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:20     26s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:20     26s] #Monitoring time of adding inner blkg by smac
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.93 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #Regenerating Ggrids automatically.
[01/10 10:30:20     26s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/10 10:30:20     26s] #Using automatically generated G-grids.
[01/10 10:30:20     26s] #Done routing data preparation.
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.01 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Finished routing data preparation on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Cpu time = 00:00:00
[01/10 10:30:20     26s] #Elapsed time = 00:00:00
[01/10 10:30:20     26s] #Increased memory = 35.56 (MB)
[01/10 10:30:20     26s] #Total memory = 803.11 (MB)
[01/10 10:30:20     26s] #Peak memory = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:20     26s] ### Time Record (Global Routing) is installed.
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Start global routing on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Start global routing initialization on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Number of eco nets is 0
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Start global routing data preparation on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 10 10:30:20 2025 with memory = 803.16 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:803.2 MB, peak:849.8 MB
[01/10 10:30:20     26s] #Start routing resource analysis on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### init_is_bin_blocked starts on Fri Jan 10 10:30:20 2025 with memory = 803.20 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:803.2 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 10 10:30:20 2025 with memory = 803.22 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### adjust_flow_cap starts on Fri Jan 10 10:30:20 2025 with memory = 803.32 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### adjust_partial_route_blockage starts on Fri Jan 10 10:30:20 2025 with memory = 803.32 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### set_via_blocked starts on Fri Jan 10 10:30:20 2025 with memory = 803.32 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### copy_flow starts on Fri Jan 10 10:30:20 2025 with memory = 803.32 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] #Routing resource analysis is done on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### report_flow_cap starts on Fri Jan 10 10:30:20 2025 with memory = 803.33 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #  Resource Analysis:
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 10:30:20     26s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 10:30:20     26s] #  --------------------------------------------------------------
[01/10 10:30:20     26s] #  metal1         H          72         120         104    63.46%
[01/10 10:30:20     26s] #  metal2         V          51          74         104    63.46%
[01/10 10:30:20     26s] #  metal3         H          72         120         104    63.46%
[01/10 10:30:20     26s] #  metal4         V          51          74         104    63.46%
[01/10 10:30:20     26s] #  metal5         H          72         120         104    63.46%
[01/10 10:30:20     26s] #  metal6         V          51          74         104    63.46%
[01/10 10:30:20     26s] #  metal7         H          36          60         104    63.46%
[01/10 10:30:20     26s] #  metal8         V          24          38         104    63.46%
[01/10 10:30:20     26s] #  --------------------------------------------------------------
[01/10 10:30:20     26s] #  Total                    429      61.01%         832    63.46%
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### analyze_m2_tracks starts on Fri Jan 10 10:30:20 2025 with memory = 803.34 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### report_initial_resource starts on Fri Jan 10 10:30:20 2025 with memory = 803.34 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:803.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### mark_pg_pins_accessibility starts on Fri Jan 10 10:30:20 2025 with memory = 803.35 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:803.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### set_net_region starts on Fri Jan 10 10:30:20 2025 with memory = 803.35 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:803.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Global routing data preparation is done on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.36 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### prepare_level starts on Fri Jan 10 10:30:20 2025 with memory = 803.37 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### init level 1 starts on Fri Jan 10 10:30:20 2025 with memory = 803.38 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:803.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### Level 1 hgrid = 8 X 13
[01/10 10:30:20     26s] ### prepare_level_flow starts on Fri Jan 10 10:30:20 2025 with memory = 803.42 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:803.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:803.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Global routing initialization is done on Fri Jan 10 10:30:20 2025
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.43 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #start global routing iteration 1...
[01/10 10:30:20     26s] ### init_flow_edge starts on Fri Jan 10 10:30:20 2025 with memory = 803.48 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:806.3 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### routing at level 1 (topmost level) iter 0
[01/10 10:30:20     26s] ### measure_qor starts on Fri Jan 10 10:30:20 2025 with memory = 806.84 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### measure_congestion starts on Fri Jan 10 10:30:20 2025 with memory = 806.84 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:806.8 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:806.8 MB, peak:849.8 MB
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.30 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #start global routing iteration 2...
[01/10 10:30:20     26s] ### routing at level 1 (topmost level) iter 1
[01/10 10:30:20     26s] ### measure_qor starts on Fri Jan 10 10:30:20 2025 with memory = 805.39 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### measure_congestion starts on Fri Jan 10 10:30:20 2025 with memory = 805.39 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:805.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:805.4 MB, peak:849.8 MB
[01/10 10:30:20     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.39 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] ### route_end starts on Fri Jan 10 10:30:20 2025 with memory = 805.39 (MB), peak = 849.80 (MB)
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[01/10 10:30:20     26s] #Total number of selected nets for routing = 1.
[01/10 10:30:20     26s] #Total number of unselected nets (but routable) for routing = 11 (skipped).
[01/10 10:30:20     26s] #Total number of nets in the design = 13.
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #11 skipped nets do not have any wires.
[01/10 10:30:20     26s] #1 routable net has only global wires.
[01/10 10:30:20     26s] #
[01/10 10:30:20     26s] #Routed net constraints summary:
[01/10 10:30:20     26s] #-----------------------------
[01/10 10:30:20     26s] #        Rules   Unconstrained  
[01/10 10:30:20     26s] #-----------------------------
[01/10 10:30:20     26s] #      Default               0  
[01/10 10:30:20     26s] #          pwr               1  
[01/10 10:30:20     26s] #-----------------------------
[01/10 10:30:21     26s] #        Total               1  
[01/10 10:30:21     26s] #-----------------------------
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #Routing constraints summary of the whole design:
[01/10 10:30:21     26s] #-----------------------------
[01/10 10:30:21     26s] #        Rules   Unconstrained  
[01/10 10:30:21     26s] #-----------------------------
[01/10 10:30:21     26s] #      Default               9  
[01/10 10:30:21     26s] #          pwr               3  
[01/10 10:30:21     26s] #-----------------------------
[01/10 10:30:21     26s] #        Total              12  
[01/10 10:30:21     26s] #-----------------------------
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] ### cal_base_flow starts on Fri Jan 10 10:30:21 2025 with memory = 805.40 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### init_flow_edge starts on Fri Jan 10 10:30:21 2025 with memory = 805.40 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:805.4 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### cal_flow starts on Fri Jan 10 10:30:21 2025 with memory = 805.46 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### report_overcon starts on Fri Jan 10 10:30:21 2025 with memory = 805.48 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #                 OverCon          
[01/10 10:30:21     26s] #                  #Gcell    %Gcell
[01/10 10:30:21     26s] #     Layer           (1)   OverCon  Flow/Cap
[01/10 10:30:21     26s] #  ----------------------------------------------
[01/10 10:30:21     26s] #  metal1        0(0.00%)   (0.00%)     0.04  
[01/10 10:30:21     26s] #  metal2        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:21     26s] #  metal3        0(0.00%)   (0.00%)     0.05  
[01/10 10:30:21     26s] #  metal4        0(0.00%)   (0.00%)     0.02  
[01/10 10:30:21     26s] #  metal5        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:21     26s] #  metal6        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:21     26s] #  metal7        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:21     26s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:21     26s] #  ----------------------------------------------
[01/10 10:30:21     26s] #     Total      0(0.00%)   (0.00%)
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/10 10:30:21     26s] #  Overflow after GR: 0.00% H + 0.00% V
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### cal_base_flow starts on Fri Jan 10 10:30:21 2025 with memory = 805.51 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### init_flow_edge starts on Fri Jan 10 10:30:21 2025 with memory = 805.51 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### cal_flow starts on Fri Jan 10 10:30:21 2025 with memory = 805.51 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### export_cong_map starts on Fri Jan 10 10:30:21 2025 with memory = 805.52 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### PDZT_Export::export_cong_map starts on Fri Jan 10 10:30:21 2025 with memory = 805.52 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:805.5 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### import_cong_map starts on Fri Jan 10 10:30:21 2025 with memory = 805.52 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #Hotspot report including placement blocked areas
[01/10 10:30:21     26s] OPERPROF: Starting HotSpotCal at level 1, MEM:1031.1M
[01/10 10:30:21     26s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:21     26s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/10 10:30:21     26s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:21     26s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:21     26s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:21     26s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/10 10:30:21     26s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:21     26s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/10 10:30:21     26s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:21     26s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:21     26s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:21     26s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 10:30:21     26s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1031.1M
[01/10 10:30:21     26s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:805.7 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### update starts on Fri Jan 10 10:30:21 2025 with memory = 805.69 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #Complete Global Routing.
[01/10 10:30:21     26s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 10:30:21     26s] #Total wire length = 13 um.
[01/10 10:30:21     26s] #Total half perimeter of net bounding box = 18 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal1 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal2 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal3 = 7 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal4 = 6 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:21     26s] #Total number of vias = 2
[01/10 10:30:21     26s] #Up-Via Summary (total 2):
[01/10 10:30:21     26s] #           
[01/10 10:30:21     26s] #-----------------------
[01/10 10:30:21     26s] # metal3              2
[01/10 10:30:21     26s] #-----------------------
[01/10 10:30:21     26s] #                     2 
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] ### update cpu:00:00:00, real:00:00:00, mem:806.1 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### report_overcon starts on Fri Jan 10 10:30:21 2025 with memory = 806.13 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:806.1 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### report_overcon starts on Fri Jan 10 10:30:21 2025 with memory = 806.13 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #Max overcon = 0 track.
[01/10 10:30:21     26s] #Total overcon = 0.00%.
[01/10 10:30:21     26s] #Worst layer Gcell overcon rate = 0.00%.
[01/10 10:30:21     26s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:806.1 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### route_end cpu:00:00:00, real:00:00:00, mem:806.1 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### global_route design signature (9): route=1436048137 net_attr=1820985691
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #Global routing statistics:
[01/10 10:30:21     26s] #Cpu time = 00:00:00
[01/10 10:30:21     26s] #Elapsed time = 00:00:00
[01/10 10:30:21     26s] #Increased memory = 2.58 (MB)
[01/10 10:30:21     26s] #Total memory = 805.69 (MB)
[01/10 10:30:21     26s] #Peak memory = 849.80 (MB)
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #Finished global routing on Fri Jan 10 10:30:21 2025
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:21     26s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:21     26s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:21     26s] ### track-assign external-init starts on Fri Jan 10 10:30:21 2025 with memory = 805.70 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:21     26s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:21     26s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:805.7 MB, peak:849.8 MB
[01/10 10:30:21     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.70 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### track-assign engine-init starts on Fri Jan 10 10:30:21 2025 with memory = 805.71 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:21     26s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:805.7 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### track-assign core-engine starts on Fri Jan 10 10:30:21 2025 with memory = 805.75 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #Start Track Assignment.
[01/10 10:30:21     26s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/10 10:30:21     26s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[01/10 10:30:21     26s] #Complete Track Assignment.
[01/10 10:30:21     26s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 10:30:21     26s] #Total wire length = 17 um.
[01/10 10:30:21     26s] #Total half perimeter of net bounding box = 18 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal1 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal2 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal3 = 10 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal4 = 8 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:21     26s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:21     26s] #Total number of vias = 2
[01/10 10:30:21     26s] #Up-Via Summary (total 2):
[01/10 10:30:21     26s] #           
[01/10 10:30:21     26s] #-----------------------
[01/10 10:30:21     26s] # metal3              2
[01/10 10:30:21     26s] #-----------------------
[01/10 10:30:21     26s] #                     2 
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] ### track_assign design signature (12): route=752791878
[01/10 10:30:21     26s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:806.3 MB, peak:849.8 MB
[01/10 10:30:21     26s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:21     26s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.96 (MB), peak = 849.80 (MB)
[01/10 10:30:21     26s] #
[01/10 10:30:21     26s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 10:30:21     26s] #Cpu time = 00:00:00
[01/10 10:30:21     26s] #Elapsed time = 00:00:00
[01/10 10:30:21     26s] #Increased memory = 38.52 (MB)
[01/10 10:30:21     26s] #Total memory = 805.97 (MB)
[01/10 10:30:21     26s] #Peak memory = 849.80 (MB)
[01/10 10:30:21     26s] ### Time Record (Detail Routing) is installed.
[01/10 10:30:21     26s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] #Start Detail Routing..
[01/10 10:30:22     28s] #start initial detail routing ...
[01/10 10:30:22     28s] ### Design has 0 dirty nets, has valid drcs
[01/10 10:30:22     28s] #   number of violations = 0
[01/10 10:30:22     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.71 (MB), peak = 849.80 (MB)
[01/10 10:30:22     28s] #Complete Detail Routing.
[01/10 10:30:22     28s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 10:30:22     28s] #Total wire length = 15 um.
[01/10 10:30:22     28s] #Total half perimeter of net bounding box = 18 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal1 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal2 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal3 = 8 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal4 = 7 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:22     28s] #Total number of vias = 2
[01/10 10:30:22     28s] #Total number of multi-cut vias = 2 (100.0%)
[01/10 10:30:22     28s] #Up-Via Summary (total 2):
[01/10 10:30:22     28s] #                    multi-cut      Total
[01/10 10:30:22     28s] #-----------------------------------------
[01/10 10:30:22     28s] # metal3             2 (100.0%)          2
[01/10 10:30:22     28s] #-----------------------------------------
[01/10 10:30:22     28s] #                    2 (100.0%)          2 
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] #Total number of DRC violations = 0
[01/10 10:30:22     28s] ### Time Record (Detail Routing) is uninstalled.
[01/10 10:30:22     28s] #Cpu time = 00:00:02
[01/10 10:30:22     28s] #Elapsed time = 00:00:02
[01/10 10:30:22     28s] #Increased memory = 3.73 (MB)
[01/10 10:30:22     28s] #Total memory = 809.70 (MB)
[01/10 10:30:22     28s] #Peak memory = 849.80 (MB)
[01/10 10:30:22     28s] ### Time Record (Post Route Via Swapping) is installed.
[01/10 10:30:22     28s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] #Start Post Route via swapping...
[01/10 10:30:22     28s] #53.33% of area are rerouted by ECO routing.
[01/10 10:30:22     28s] #   number of violations = 0
[01/10 10:30:22     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 810.03 (MB), peak = 849.80 (MB)
[01/10 10:30:22     28s] #CELL_VIEW FULLCHIPcore,init has no DRC violation.
[01/10 10:30:22     28s] #Total number of DRC violations = 0
[01/10 10:30:22     28s] #No via is swapped.
[01/10 10:30:22     28s] #Post Route via swapping is done.
[01/10 10:30:22     28s] ### Time Record (Post Route Via Swapping) is uninstalled.
[01/10 10:30:22     28s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 10:30:22     28s] #Total wire length = 15 um.
[01/10 10:30:22     28s] #Total half perimeter of net bounding box = 18 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal1 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal2 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal3 = 8 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal4 = 7 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:22     28s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:22     28s] #Total number of vias = 2
[01/10 10:30:22     28s] #Total number of multi-cut vias = 2 (100.0%)
[01/10 10:30:22     28s] #Up-Via Summary (total 2):
[01/10 10:30:22     28s] #                    multi-cut      Total
[01/10 10:30:22     28s] #-----------------------------------------
[01/10 10:30:22     28s] # metal3             2 (100.0%)          2
[01/10 10:30:22     28s] #-----------------------------------------
[01/10 10:30:22     28s] #                    2 (100.0%)          2 
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] #detailRoute Statistics:
[01/10 10:30:22     28s] #Cpu time = 00:00:02
[01/10 10:30:22     28s] #Elapsed time = 00:00:02
[01/10 10:30:22     28s] #Increased memory = 4.06 (MB)
[01/10 10:30:22     28s] #Total memory = 810.03 (MB)
[01/10 10:30:22     28s] #Peak memory = 849.80 (MB)
[01/10 10:30:22     28s] ### global_detail_route design signature (22): route=2132784034 flt_obj=0 vio=1905142130 shield_wire=1
[01/10 10:30:22     28s] ### Time Record (DB Export) is installed.
[01/10 10:30:22     28s] ### export design design signature (23): route=2132784034 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1 net_attr=686683333 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337204 pin_access=1 halo=144415996
[01/10 10:30:22     28s] ### Time Record (DB Export) is uninstalled.
[01/10 10:30:22     28s] ### Time Record (Post Callback) is installed.
[01/10 10:30:22     28s] ### Time Record (Post Callback) is uninstalled.
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] #globalDetailRoute statistics:
[01/10 10:30:22     28s] #Cpu time = 00:00:03
[01/10 10:30:22     28s] #Elapsed time = 00:00:03
[01/10 10:30:22     28s] #Increased memory = 10.86 (MB)
[01/10 10:30:22     28s] #Total memory = 804.32 (MB)
[01/10 10:30:22     28s] #Peak memory = 849.80 (MB)
[01/10 10:30:22     28s] #Number of warnings = 25
[01/10 10:30:22     28s] #Total number of warnings = 26
[01/10 10:30:22     28s] #Number of fails = 0
[01/10 10:30:22     28s] #Total number of fails = 0
[01/10 10:30:22     28s] #Complete globalDetailRoute on Fri Jan 10 10:30:22 2025
[01/10 10:30:22     28s] #
[01/10 10:30:22     28s] ### import design signature (24): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:22     28s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 10:30:22     28s] % End globalDetailRoute (date=01/10 10:30:22, total cpu=0:00:03.5, real=0:00:03.0, peak res=849.8M, current mem=803.8M)
[01/10 10:30:23     28s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 802.54 (MB), peak = 849.80 (MB)
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] *** Summary of all messages that are not suppressed in this session:
[01/10 10:30:23     28s] Severity  ID               Count  Summary                                  
[01/10 10:30:23     28s] WARNING   IMPTRN-1101          1  Could not determine power-rail locations...
[01/10 10:30:23     28s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[01/10 10:30:23     28s] *** Message Summary: 1 warning(s), 1 error(s)
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] ### Time Record (routeDesign) is uninstalled.
[01/10 10:30:23     28s] ### 
[01/10 10:30:23     28s] ###   Scalability Statistics
[01/10 10:30:23     28s] ### 
[01/10 10:30:23     28s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:23     28s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 10:30:23     28s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:23     28s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[01/10 10:30:23     28s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:23     28s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:23     28s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[01/10 10:30:23     28s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:23     28s] ### 
[01/10 10:30:23     28s] #% End routeDesign (date=01/10 10:30:23, total cpu=0:00:03.7, real=0:00:04.0, peak res=849.8M, current mem=802.5M)
[01/10 10:30:23     28s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/10 10:30:23     28s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { agnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/10 10:30:23     28s] #% Begin sroute (date=01/10 10:30:23, mem=802.7M)
[01/10 10:30:23     28s] *** Begin SPECIAL ROUTE on Fri Jan 10 10:30:23 2025 ***
[01/10 10:30:23     28s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/TOP/FULLCHIPcore_files
[01/10 10:30:23     28s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] Begin option processing ...
[01/10 10:30:23     28s] srouteConnectPowerBump set to false
[01/10 10:30:23     28s] routeSelectNet set to "agnd"
[01/10 10:30:23     28s] routeSpecial set to true
[01/10 10:30:23     28s] srouteBlockPin set to "useLef"
[01/10 10:30:23     28s] srouteBottomLayerLimit set to 1
[01/10 10:30:23     28s] srouteBottomTargetLayerLimit set to 1
[01/10 10:30:23     28s] srouteConnectConverterPin set to false
[01/10 10:30:23     28s] srouteCrossoverViaBottomLayer set to 1
[01/10 10:30:23     28s] srouteCrossoverViaTopLayer set to 8
[01/10 10:30:23     28s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/10 10:30:23     28s] srouteFollowCorePinEnd set to 3
[01/10 10:30:23     28s] srouteJogControl set to "preferWithChanges differentLayer"
[01/10 10:30:23     28s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/10 10:30:23     28s] sroutePadPinAllPorts set to true
[01/10 10:30:23     28s] sroutePreserveExistingRoutes set to true
[01/10 10:30:23     28s] srouteRoutePowerBarPortOnBothDir set to true
[01/10 10:30:23     28s] srouteStopBlockPin set to "nearestTarget"
[01/10 10:30:23     28s] srouteTopLayerLimit set to 8
[01/10 10:30:23     28s] srouteTopTargetLayerLimit set to 8
[01/10 10:30:23     28s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2116.00 megs.
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] Reading DB technology information...
[01/10 10:30:23     28s] Finished reading DB technology information.
[01/10 10:30:23     28s] Reading floorplan and netlist information...
[01/10 10:30:23     28s] Finished reading floorplan and netlist information.
[01/10 10:30:23     28s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/10 10:30:23     28s] Read in 2 macros, 2 used
[01/10 10:30:23     28s] Read in 2 components
[01/10 10:30:23     28s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[01/10 10:30:23     28s] Read in 11 physical pins
[01/10 10:30:23     28s]   11 physical pins: 0 unplaced, 11 placed, 0 fixed
[01/10 10:30:23     28s] Read in 1 blockages
[01/10 10:30:23     28s] Read in 11 nets
[01/10 10:30:23     28s] Read in 3 special nets, 1 routed
[01/10 10:30:23     28s] Read in 12 terminals
[01/10 10:30:23     28s] 1 net selected.
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] Begin power routing ...
[01/10 10:30:23     28s] **WARN: (IMPSR-1239):	Wire segment (45.80 3.20) (45.80 12.00) on layer metal4 has no shape definition.
[01/10 10:30:23     28s] **WARN: (IMPSR-1239):	Wire segment (44.80 4.20) (49.80 4.20) on layer metal3 has no shape definition.
[01/10 10:30:23     28s] **WARN: (IMPSR-1239):	Wire segment (41.80 11.00) (46.80 11.00) on layer metal3 has no shape definition.
[01/10 10:30:23     28s] **WARN: (IMPSR-1242):	Before power routing: 3 wire segments without shape definitions are set to BLOCKRING inside core area and CORERING outside core area.
[01/10 10:30:23     28s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the agnd net.
[01/10 10:30:23     28s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/10 10:30:23     28s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the agnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/10 10:30:23     28s] Type 'man IMPSR-1256' for more detail.
[01/10 10:30:23     28s] Cannot find any AREAIO class pad pin of net agnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/10 10:30:23     28s] **WARN: (IMPSR-2031):	For net agnd, no suitable cell can be taken as reference cell for followpin generation at (5.600 5.600) (8.000 8.400). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/10 10:30:23     28s] **WARN: (IMPSR-2031):	For net agnd, no suitable cell can be taken as reference cell for followpin generation at (5.600 5.600) (8.000 8.400). Specify option -corePinLayer to generate followpin on metal3 or above layers. Similar warnings suppressed.
[01/10 10:30:23     28s]   Number of IO ports routed: 0
[01/10 10:30:23     28s]   Number of Block ports routed: 1
[01/10 10:30:23     28s]   Number of Stripe ports routed: 0
[01/10 10:30:23     28s]   Number of Core ports routed: 0
[01/10 10:30:23     28s]   Number of Pad ports routed: 0
[01/10 10:30:23     28s]   Number of Power Bump ports routed: 0
[01/10 10:30:23     28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2118.00 megs.
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s]  Begin updating DB with routing results ...
[01/10 10:30:23     28s]  Updating DB with 11 io pins ...
[01/10 10:30:23     28s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[01/10 10:30:23     28s] Pin and blockage extraction finished
[01/10 10:30:23     28s] 
[01/10 10:30:23     28s] 
sroute post-processing starts at Fri Jan 10 10:30:23 2025
The viaGen is rebuilding shadow vias for net agnd.
[01/10 10:30:23     28s] sroute post-processing ends at Fri Jan 10 10:30:23 2025
sroute created 6 wires.
[01/10 10:30:23     28s] ViaGen created 1 via, deleted 0 via to avoid violation.
[01/10 10:30:23     28s] +--------+----------------+----------------+
[01/10 10:30:23     28s] |  Layer |     Created    |     Deleted    |
[01/10 10:30:23     28s] +--------+----------------+----------------+
[01/10 10:30:23     28s] | metal2 |        2       |       NA       |
[01/10 10:30:23     28s] | metal3 |        3       |       NA       |
[01/10 10:30:23     28s] |  via3  |        1       |        0       |
[01/10 10:30:23     28s] | metal4 |        1       |       NA       |
[01/10 10:30:23     28s] +--------+----------------+----------------+
[01/10 10:30:23     28s] #% End sroute (date=01/10 10:30:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=808.0M, current mem=808.0M)
[01/10 10:30:23     28s] <CMD> placeAIO
[01/10 10:30:23     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1029.1M
[01/10 10:30:23     28s] z: 2, totalTracks: 1
[01/10 10:30:23     28s] z: 4, totalTracks: 1
[01/10 10:30:23     28s] z: 6, totalTracks: 1
[01/10 10:30:23     28s] z: 8, totalTracks: 1
[01/10 10:30:23     28s] All LLGs are deleted
[01/10 10:30:23     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1029.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1029.1M
[01/10 10:30:23     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1029.1M
[01/10 10:30:23     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1029.1M
[01/10 10:30:23     28s] Core basic site is core_2800
[01/10 10:30:23     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1029.1M
[01/10 10:30:23     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:1045.1M
[01/10 10:30:23     28s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:23     28s] SiteArray: use 24,576 bytes
[01/10 10:30:23     28s] SiteArray: current memory after site array memory allocation 1045.1M
[01/10 10:30:23     28s] SiteArray: FP blocked sites are writable
[01/10 10:30:23     28s] Estimated cell power/ground rail width = 0.350 um
[01/10 10:30:23     28s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:     Starting CMU at level 3, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1045.1M
[01/10 10:30:23     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1MB).
[01/10 10:30:23     28s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] All LLGs are deleted
[01/10 10:30:23     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1045.1M
[01/10 10:30:23     28s] INFO: #ExclusiveGroups=0
[01/10 10:30:23     28s] INFO: There are no Exclusive Groups.
[01/10 10:30:23     28s] *** Starting "NanoPlace(TM) placement v#15 (mem=1045.1M)" ...
[01/10 10:30:23     28s] No user-set net weight.
[01/10 10:30:23     28s] Net fanout histogram:
[01/10 10:30:23     28s] 2		: 10 (100.0%) nets
[01/10 10:30:23     28s] 3		: 0 (0.0%) nets
[01/10 10:30:23     28s] 4     -	14	: 0 (0.0%) nets
[01/10 10:30:23     28s] 15    -	39	: 0 (0.0%) nets
[01/10 10:30:23     28s] 40    -	79	: 0 (0.0%) nets
[01/10 10:30:23     28s] 80    -	159	: 0 (0.0%) nets
[01/10 10:30:23     28s] 160   -	319	: 0 (0.0%) nets
[01/10 10:30:23     28s] 320   -	639	: 0 (0.0%) nets
[01/10 10:30:23     28s] 640   -	1279	: 0 (0.0%) nets
[01/10 10:30:23     28s] 1280  -	2559	: 0 (0.0%) nets
[01/10 10:30:23     28s] 2560  -	5119	: 0 (0.0%) nets
[01/10 10:30:23     28s] 5120+		: 0 (0.0%) nets
[01/10 10:30:23     28s] no activity file in design. spp won't run.
[01/10 10:30:23     28s] Options: clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=fast 
[01/10 10:30:23     28s] Scan chains were not defined.
[01/10 10:30:23     28s] **WARN: (IMPDB-2078):	Output pin dgnd of instance counterinst is connected to ground net agnd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 10:30:23     28s] **WARN: (IMPDB-2078):	Output pin dvdd of instance counterinst is connected to power net dvdd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[01/10 10:30:23     28s] z: 2, totalTracks: 1
[01/10 10:30:23     28s] z: 4, totalTracks: 1
[01/10 10:30:23     28s] z: 6, totalTracks: 1
[01/10 10:30:23     28s] z: 8, totalTracks: 1
[01/10 10:30:23     28s] #spOpts: mergeVia=F 
[01/10 10:30:23     28s] #std cell=0 (0 fixed + 0 movable) #buf cell=0 #inv cell=0 #block=2 (0 floating + 2 preplaced)
[01/10 10:30:23     28s] #ioInst=0 #net=10 #term=20 #term/net=2.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[01/10 10:30:23     28s] stdCell: 0 single + 0 double + 0 multi
[01/10 10:30:23     28s] Total standard cell length = 0.0000 (mm), area = 0.0000 (mm^2)
[01/10 10:30:23     28s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1045.1M
[01/10 10:30:23     28s] Core basic site is core_2800
[01/10 10:30:23     28s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:1045.1M
[01/10 10:30:23     28s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:23     28s] SiteArray: use 24,576 bytes
[01/10 10:30:23     28s] SiteArray: current memory after site array memory allocation 1045.1M
[01/10 10:30:23     28s] SiteArray: FP blocked sites are writable
[01/10 10:30:23     28s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     28s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1045.1M
[01/10 10:30:23     28s] Average module density = -nan.
[01/10 10:30:23     28s] Density for the design = 0.000.
[01/10 10:30:23     28s]        = stdcell_area 0 sites (0 um^2) / alloc_area 12 sites (13 um^2).
[01/10 10:30:23     28s] Pin Density = 0.008965.
[01/10 10:30:23     28s]             = total # of pins 20 / total area 2231.
[01/10 10:30:23     28s] OPERPROF: Starting spMPad at level 1, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Starting spContextMPad at level 2, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     28s] OPERPROF: Starting spInitNetWt at level 1, MEM:1045.1M
[01/10 10:30:23     29s] 0 delay mode for cte enabled initNetWt.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] [spp] 0
[01/10 10:30:23     29s] [adp] 0:1:1:3
[01/10 10:30:23     29s] 0 delay mode for cte disabled initNetWt.
[01/10 10:30:23     29s] Applying critslk net weight for 0 nets ...
[01/10 10:30:23     29s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.061, MEM:1045.1M
[01/10 10:30:23     29s] Clock gating cells determined by native netlist tracing.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] Iteration  1: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] Iteration  2: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] Iteration  3: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Iteration  4: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Iteration  5: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Iteration  6: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] macro_flip: HPWL decrease ratio is -nan, horizontally flipped 0, vertically flipped 0
[01/10 10:30:23     29s] Iteration  7: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] *** cost = 2.803e+02 (1.09e+02 1.72e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[01/10 10:30:23     29s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dgnd of instance counterinst is connected to ground net agnd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dvdd of instance counterinst is connected to power net dvdd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1045.1M
[01/10 10:30:23     29s] z: 2, totalTracks: 1
[01/10 10:30:23     29s] z: 4, totalTracks: 1
[01/10 10:30:23     29s] z: 6, totalTracks: 1
[01/10 10:30:23     29s] z: 8, totalTracks: 1
[01/10 10:30:23     29s] All LLGs are deleted
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1045.1M
[01/10 10:30:23     29s] Core basic site is core_2800
[01/10 10:30:23     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:1045.1M
[01/10 10:30:23     29s] Fast DP-INIT is on for default
[01/10 10:30:23     29s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Starting CMU at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1MB).
[01/10 10:30:23     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.008, MEM:1045.1M
[01/10 10:30:23     29s] *** Starting IO Refinement ...
[01/10 10:30:23     29s] **WARN: (IMPSP-6008):	There are no area I/O rows.
[01/10 10:30:23     29s] *** End IO Refinement (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1M) ***
[01/10 10:30:23     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] All LLGs are deleted
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1045.1M
[01/10 10:30:23     29s] INFO: #ExclusiveGroups=0
[01/10 10:30:23     29s] INFO: There are no Exclusive Groups.
[01/10 10:30:23     29s] *** Starting "NanoPlace(TM) placement v#15 (mem=1045.1M)" ...
[01/10 10:30:23     29s] No user-set net weight.
[01/10 10:30:23     29s] Net fanout histogram:
[01/10 10:30:23     29s] 2		: 10 (100.0%) nets
[01/10 10:30:23     29s] 3		: 0 (0.0%) nets
[01/10 10:30:23     29s] 4     -	14	: 0 (0.0%) nets
[01/10 10:30:23     29s] 15    -	39	: 0 (0.0%) nets
[01/10 10:30:23     29s] 40    -	79	: 0 (0.0%) nets
[01/10 10:30:23     29s] 80    -	159	: 0 (0.0%) nets
[01/10 10:30:23     29s] 160   -	319	: 0 (0.0%) nets
[01/10 10:30:23     29s] 320   -	639	: 0 (0.0%) nets
[01/10 10:30:23     29s] 640   -	1279	: 0 (0.0%) nets
[01/10 10:30:23     29s] 1280  -	2559	: 0 (0.0%) nets
[01/10 10:30:23     29s] 2560  -	5119	: 0 (0.0%) nets
[01/10 10:30:23     29s] 5120+		: 0 (0.0%) nets
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/10 10:30:23     29s] Scan chains were not defined.
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dgnd of instance counterinst is connected to ground net agnd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dvdd of instance counterinst is connected to power net dvdd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] z: 2, totalTracks: 1
[01/10 10:30:23     29s] z: 4, totalTracks: 1
[01/10 10:30:23     29s] z: 6, totalTracks: 1
[01/10 10:30:23     29s] z: 8, totalTracks: 1
[01/10 10:30:23     29s] #std cell=0 (0 fixed + 0 movable) #buf cell=0 #inv cell=0 #block=2 (0 floating + 2 preplaced)
[01/10 10:30:23     29s] #ioInst=0 #net=10 #term=20 #term/net=2.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=9
[01/10 10:30:23     29s] stdCell: 0 single + 0 double + 0 multi
[01/10 10:30:23     29s] Total standard cell length = 0.0000 (mm), area = 0.0000 (mm^2)
[01/10 10:30:23     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1045.1M
[01/10 10:30:23     29s] Core basic site is core_2800
[01/10 10:30:23     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1045.1M
[01/10 10:30:23     29s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:23     29s] SiteArray: use 24,576 bytes
[01/10 10:30:23     29s] SiteArray: current memory after site array memory allocation 1045.1M
[01/10 10:30:23     29s] SiteArray: FP blocked sites are writable
[01/10 10:30:23     29s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     29s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.005, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] Average module density = -nan.
[01/10 10:30:23     29s] Density for the design = 0.000.
[01/10 10:30:23     29s]        = stdcell_area 0 sites (0 um^2) / alloc_area 12 sites (13 um^2).
[01/10 10:30:23     29s] Pin Density = 0.008965.
[01/10 10:30:23     29s]             = total # of pins 20 / total area 2231.
[01/10 10:30:23     29s] OPERPROF: Starting spMPad at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spContextMPad at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spInitNetWt at level 1, MEM:1045.1M
[01/10 10:30:23     29s] 0 delay mode for cte enabled initNetWt.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] [spp] 0
[01/10 10:30:23     29s] [adp] 0:1:1:3
[01/10 10:30:23     29s] 0 delay mode for cte disabled initNetWt.
[01/10 10:30:23     29s] Applying critslk net weight for 0 nets ...
[01/10 10:30:23     29s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.040, REAL:0.040, MEM:1045.1M
[01/10 10:30:23     29s] Clock gating cells determined by native netlist tracing.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] no activity file in design. spp won't run.
[01/10 10:30:23     29s] Iteration  1: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] Iteration  2: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] Iteration  3: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Iteration  4: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[01/10 10:30:23     29s] enableMT= 3
[01/10 10:30:23     29s] useHNameCompare= 3 (lazy mode)
[01/10 10:30:23     29s] doMTMainInit= 1
[01/10 10:30:23     29s] doMTFlushLazyWireDelete= 1
[01/10 10:30:23     29s] useFastLRoute= 0
[01/10 10:30:23     29s] useFastCRoute= 1
[01/10 10:30:23     29s] doMTNetInitAdjWires= 1
[01/10 10:30:23     29s] wireMPoolNoThreadCheck= 1
[01/10 10:30:23     29s] allMPoolNoThreadCheck= 1
[01/10 10:30:23     29s] doNotUseMPoolInCRoute= 1
[01/10 10:30:23     29s] doMTSprFixZeroViaCodes= 1
[01/10 10:30:23     29s] doMTDtrRoute1CleanupA= 1
[01/10 10:30:23     29s] doMTDtrRoute1CleanupB= 1
[01/10 10:30:23     29s] doMTWireLenCalc= 0
[01/10 10:30:23     29s] doSkipQALenRecalc= 1
[01/10 10:30:23     29s] doMTMainCleanup= 1
[01/10 10:30:23     29s] doMTMoveCellTermsToMSLayer= 1
[01/10 10:30:23     29s] doMTConvertWiresToNewViaCode= 1
[01/10 10:30:23     29s] doMTRemoveAntenna= 1
[01/10 10:30:23     29s] doMTCheckConnectivity= 1
[01/10 10:30:23     29s] enableRuntimeLog= 0
[01/10 10:30:23     29s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[01/10 10:30:23     29s] Iteration  5: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[01/10 10:30:23     29s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[01/10 10:30:23     29s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Iteration  6: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] macro_flip: HPWL decrease ratio is -nan, horizontally flipped 0, vertically flipped 0
[01/10 10:30:23     29s] Iteration  7: Total net bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               Est.  stn bbox = 2.803e+02 (1.09e+02 1.72e+02)
[01/10 10:30:23     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1045.1M
[01/10 10:30:23     29s] *** cost = 2.803e+02 (1.09e+02 1.72e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[01/10 10:30:23     29s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dgnd of instance counterinst is connected to ground net agnd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] **WARN: (IMPDB-2078):	Output pin dvdd of instance counterinst is connected to power net dvdd.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[01/10 10:30:23     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/10 10:30:23     29s] Type 'man IMPSP-9025' for more detail.
[01/10 10:30:23     29s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1045.1M
[01/10 10:30:23     29s] z: 2, totalTracks: 1
[01/10 10:30:23     29s] z: 4, totalTracks: 1
[01/10 10:30:23     29s] z: 6, totalTracks: 1
[01/10 10:30:23     29s] z: 8, totalTracks: 1
[01/10 10:30:23     29s] #spOpts: mergeVia=F 
[01/10 10:30:23     29s] All LLGs are deleted
[01/10 10:30:23     29s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1045.1M
[01/10 10:30:23     29s] Core basic site is core_2800
[01/10 10:30:23     29s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] Fast DP-INIT is on for default
[01/10 10:30:23     29s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     29s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:       Starting CMU at level 4, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1045.1M
[01/10 10:30:23     29s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1MB).
[01/10 10:30:23     29s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:1045.1M
[01/10 10:30:23     29s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23173.1
[01/10 10:30:23     29s] OPERPROF: Starting RefinePlace at level 1, MEM:1045.1M
[01/10 10:30:23     29s] *** Starting refinePlace (0:00:29.1 mem=1045.1M) ***
[01/10 10:30:23     29s] Total net bbox length = 2.803e+02 (1.087e+02 1.716e+02) (ext = 2.483e+02)
[01/10 10:30:23     29s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[01/10 10:30:23     29s] Type 'man IMPSP-2022' for more detail.
[01/10 10:30:23     29s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/10 10:30:23     29s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Total net bbox length = 2.803e+02 (1.087e+02 1.716e+02) (ext = 2.483e+02)
[01/10 10:30:23     29s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1045.1MB
[01/10 10:30:23     29s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1MB) @(0:00:29.1 - 0:00:29.1).
[01/10 10:30:23     29s] *** Finished refinePlace (0:00:29.1 mem=1045.1M) ***
[01/10 10:30:23     29s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23173.1
[01/10 10:30:23     29s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] All LLGs are deleted
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1045.1M
[01/10 10:30:23     29s] *** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1045.1M) ***
[01/10 10:30:23     29s] z: 2, totalTracks: 1
[01/10 10:30:23     29s] z: 4, totalTracks: 1
[01/10 10:30:23     29s] z: 6, totalTracks: 1
[01/10 10:30:23     29s] z: 8, totalTracks: 1
[01/10 10:30:23     29s] #spOpts: mergeVia=F 
[01/10 10:30:23     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1045.1M
[01/10 10:30:23     29s] Core basic site is core_2800
[01/10 10:30:23     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1045.1M
[01/10 10:30:23     29s] Fast DP-INIT is on for default
[01/10 10:30:23     29s] **WARN: (IMPSP-390):	Could not determine power-rail locations, as no insts available to check PGTerms.
[01/10 10:30:23     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/10 10:30:23     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] default core: bins with density > 0.750 = 33.33 % ( 2 / 6 )
[01/10 10:30:23     29s] Density distribution unevenness ratio = 5.807%
[01/10 10:30:23     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] All LLGs are deleted
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1045.1M
[01/10 10:30:23     29s] <CMD> setAttribute -net vctrl -shield_net agnd
[01/10 10:30:23     29s] <CMD> selectNet -shield
[01/10 10:30:23     29s] <CMD> routeDesign -selected
[01/10 10:30:23     29s] #% Begin routeDesign (date=01/10 10:30:23, mem=810.1M)
[01/10 10:30:23     29s] ### Time Record (routeDesign) is installed.
[01/10 10:30:23     29s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 810.11 (MB), peak = 849.80 (MB)
[01/10 10:30:23     29s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[01/10 10:30:23     29s] **INFO: User settings:
[01/10 10:30:23     29s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 10:30:23     29s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/10 10:30:23     29s] setNanoRouteMode -routeSelectedNetOnly                          true
[01/10 10:30:23     29s] setDelayCalMode -engine                                         aae
[01/10 10:30:23     29s] setDelayCalMode -ignoreNetLoad                                  true
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] #**INFO: setDesignMode -flowEffort standard
[01/10 10:30:23     29s] #**INFO: multi-cut via swapping will be performed after routing.
[01/10 10:30:23     29s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 10:30:23     29s] OPERPROF: Starting checkPlace at level 1, MEM:1045.1M
[01/10 10:30:23     29s] z: 2, totalTracks: 1
[01/10 10:30:23     29s] z: 4, totalTracks: 1
[01/10 10:30:23     29s] z: 6, totalTracks: 1
[01/10 10:30:23     29s] z: 8, totalTracks: 1
[01/10 10:30:23     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1045.1M
[01/10 10:30:23     29s] Core basic site is core_2800
[01/10 10:30:23     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:1045.1M
[01/10 10:30:23     29s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:23     29s] SiteArray: use 24,576 bytes
[01/10 10:30:23     29s] SiteArray: current memory after site array memory allocation 1045.1M
[01/10 10:30:23     29s] SiteArray: FP blocked sites are writable
[01/10 10:30:23     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.007, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1045.1M
[01/10 10:30:23     29s] Begin checking placement ... (start mem=1045.1M, init mem=1045.1M)
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] Running CheckPlace using 1 thread in normal mode...
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] ...checkPlace normal is done!
[01/10 10:30:23     29s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] *info: Placed = 2              (Fixed = 2)
[01/10 10:30:23     29s] *info: Unplaced = 0           
[01/10 10:30:23     29s] Placement Density:0.00%(0/309)
[01/10 10:30:23     29s] Placement Density (including fixed std cells):0.00%(0/309)
[01/10 10:30:23     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1045.1M
[01/10 10:30:23     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1045.1M
[01/10 10:30:23     29s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1045.1M)
[01/10 10:30:23     29s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:1045.1M
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 10:30:23     29s] *** Changed status on (0) nets in Clock.
[01/10 10:30:23     29s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1045.1M) ***
[01/10 10:30:23     29s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[01/10 10:30:23     29s] % Begin globalDetailRoute (date=01/10 10:30:23, mem=810.1M)
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] globalDetailRoute
[01/10 10:30:23     29s] 
[01/10 10:30:23     29s] ### Time Record (globalDetailRoute) is installed.
[01/10 10:30:23     29s] #Start globalDetailRoute on Fri Jan 10 10:30:23 2025
[01/10 10:30:23     29s] #
[01/10 10:30:23     29s] ### Time Record (Pre Callback) is installed.
[01/10 10:30:23     29s] ### Time Record (Pre Callback) is uninstalled.
[01/10 10:30:23     29s] ### Time Record (DB Import) is installed.
[01/10 10:30:23     29s] ### Time Record (Timing Data Generation) is installed.
[01/10 10:30:23     29s] #Generating timing data, please wait...
[01/10 10:30:23     29s] #10 total nets, 0 already routed, 0 will ignore in trialRoute
[01/10 10:30:23     29s] ### run_trial_route starts on Fri Jan 10 10:30:23 2025 with memory = 810.11 (MB), peak = 849.80 (MB)
[01/10 10:30:23     29s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:811.6 MB, peak:849.8 MB
[01/10 10:30:23     29s] ### dump_timing_file starts on Fri Jan 10 10:30:23 2025 with memory = 811.62 (MB), peak = 849.80 (MB)
[01/10 10:30:23     29s] ### extractRC starts on Fri Jan 10 10:30:23 2025 with memory = 811.62 (MB), peak = 849.80 (MB)
[01/10 10:30:23     29s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 10:30:23     29s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 10:30:23     29s] ### extractRC cpu:00:00:00, real:00:00:00, mem:811.8 MB, peak:849.8 MB
[01/10 10:30:23     29s] #Dump tif for version 2.1
[01/10 10:30:23     29s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1073.69)
[01/10 10:30:23     29s] End AAE Lib Loading. (MEM=1083.23 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 10:30:23     29s] End AAE Lib Interpolated Model. (MEM=1083.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:23     29s] First Iteration Infinite Tw... 
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count_dir is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net enable is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net reset is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vctrl is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[3] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[2] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[1] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[0] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count_dir is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net enable is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net reset is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net vctrl is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:23     29s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[01/10 10:30:23     29s] To increase the message display limit, refer to the product command reference manual.
[01/10 10:30:23     29s] Total number of fetched objects 11
[01/10 10:30:23     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:23     29s] End delay calculation. (MEM=1098.92 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 10:30:23     29s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.09 (MB), peak = 849.80 (MB)
[01/10 10:30:23     29s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:811.1 MB, peak:849.8 MB
[01/10 10:30:23     29s] #Done generating timing data.
[01/10 10:30:23     29s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 10:30:23     29s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/10 10:30:23     29s] ### Net info: total nets: 13
[01/10 10:30:23     29s] ### Net info: dirty nets: 0
[01/10 10:30:23     29s] ### Net info: marked as disconnected nets: 0
[01/10 10:30:23     29s] #num needed restored net=0
[01/10 10:30:23     29s] #need_extraction net=0 (total=13)
[01/10 10:30:23     29s] ### Net info: fully routed nets: 0
[01/10 10:30:23     29s] ### Net info: trivial (< 2 pins) nets: 1
[01/10 10:30:23     29s] ### Net info: unrouted nets: 12
[01/10 10:30:23     29s] ### Net info: re-extraction nets: 0
[01/10 10:30:23     29s] ### Net info: selected nets: 1
[01/10 10:30:23     29s] ### Net info: ignored nets: 0
[01/10 10:30:23     29s] ### Net info: skip routing nets: 0
[01/10 10:30:23     29s] #WARNING (NRDB-51) SPECIAL_NET dvdd has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[01/10 10:30:23     29s] #Start reading timing information from file .timing_file_23173.tif.gz ...
[01/10 10:30:23     29s] #WARNING (NRDB-194) 
[01/10 10:30:23     29s] #No setup time constraints read in
[01/10 10:30:23     29s] #Read in timing information for 11 ports, 2 instances from timing file .timing_file_23173.tif.gz.
[01/10 10:30:23     29s] ### import design signature (25): route=367885259 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=16808 net_attr=938319289 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337188 pin_access=1 halo=0
[01/10 10:30:23     29s] ### Time Record (DB Import) is uninstalled.
[01/10 10:30:23     29s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/10 10:30:23     29s] #RTESIG:78da8dce3f6fc230100570e67e8a93614825d2de39c6715650575a2160452e31c152e248
[01/10 10:30:23     29s] #       fe33f0ed89d4a9150d59dffb9deecd17c78f1d308e6f4479a0024f04db1d4754c873ce57
[01/10 10:30:23     29s] #       e53b1f22ca0f6bf6325f7c7eedb9ace0a2db6020fbeefb7609f5cde9ce9ea136179dda08
[01/10 10:30:23     29s] #       c1c4685df3fac3050a40c8ac8ba6317e092918ff8748ac8075c3a9dda4c8200bd10fe543
[01/10 10:30:23     29s] #       aa14fd7efec090203e01a9096855096057db5cc757912c115888dad5dad783352e75ff49
[01/10 10:30:23     29s] #       02e67a6746959202a24fa3db942c9f9aaa9860048e98d91d66c1a57e
[01/10 10:30:23     29s] #
[01/10 10:30:23     29s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:23     29s] #RTESIG:78da8dcf3d6fc2301006e0cefd1527c3102452ee8c719cb588952244bb56a631c152e248
[01/10 10:30:23     29s] #       fe18f8f744ed540421ebdd737adf9b4cbf367b601cdf88f2404bfc26d8ee39a2429e73be
[01/10 10:30:23     29s] #       2a16bc1f51fef9ce5e27d38fdd81cb124eba0906b263d73573a82e4eb7f6072a73d2a989
[01/10 10:30:23     29s] #       104c8cd6d5b33f2e500042665d34b5f17348c1f81b22b104d6f6a7769d22832c44df2fef
[01/10 10:30:23     29s] #       52a5e87ff81d4382f808a446a05529809d6d7d1e6e45b24060216a57695ff5d6b8d43e92
[01/10 10:30:23     29s] #       04cc75ce0caa0225b0df764f829514107d1a7c42c9e2a92997238cc001f37205de76b230
[01/10 10:30:23     29s] #
[01/10 10:30:23     29s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:23     29s] ### Time Record (Global Routing) is installed.
[01/10 10:30:23     29s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:23     29s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:23     29s] #Start routing data preparation on Fri Jan 10 10:30:23 2025
[01/10 10:30:23     29s] #
[01/10 10:30:23     29s] #Minimum voltage of a net in the design = 0.000.
[01/10 10:30:23     29s] #Maximum voltage of a net in the design = 3.300.
[01/10 10:30:23     29s] #Voltage range [0.000 - 3.300] has 10 nets.
[01/10 10:30:23     29s] #Voltage range [0.000 - 0.000] has 3 nets.
[01/10 10:30:23     29s] ### Time Record (Cell Pin Access) is installed.
[01/10 10:30:23     29s] #Initial pin access analysis.
[01/10 10:30:23     29s] #Detail pin access analysis.
[01/10 10:30:23     29s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 10:30:23     29s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/10 10:30:23     29s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:23     29s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:23     29s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:23     29s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:23     29s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:23     29s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:23     29s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:23     29s] #Monitoring time of adding inner blkg by smac
[01/10 10:30:23     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.31 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #Regenerating Ggrids automatically.
[01/10 10:30:24     29s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/10 10:30:24     29s] #Using automatically generated G-grids.
[01/10 10:30:24     29s] #Done routing data preparation.
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.39 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Connectivity extraction summary:
[01/10 10:30:24     29s] #1 (50.00%) nets are without wires.
[01/10 10:30:24     29s] #1 nets are fixed|skipped|trivial (not extracted).
[01/10 10:30:24     29s] #Total number of nets = 2.
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Finished routing data preparation on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Cpu time = 00:00:00
[01/10 10:30:24     29s] #Elapsed time = 00:00:00
[01/10 10:30:24     29s] #Increased memory = 22.08 (MB)
[01/10 10:30:24     29s] #Total memory = 834.39 (MB)
[01/10 10:30:24     29s] #Peak memory = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:24     29s] ### Time Record (Global Routing) is installed.
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Start global routing on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Start global routing initialization on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Number of eco nets is 0
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Start global routing data preparation on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 10 10:30:24 2025 with memory = 834.41 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:834.4 MB, peak:849.8 MB
[01/10 10:30:24     29s] #Start routing resource analysis on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### init_is_bin_blocked starts on Fri Jan 10 10:30:24 2025 with memory = 834.41 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:834.4 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 10 10:30:24 2025 with memory = 834.54 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### adjust_flow_cap starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### adjust_partial_route_blockage starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### set_via_blocked starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### copy_flow starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] #Routing resource analysis is done on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### report_flow_cap starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #  Resource Analysis:
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 10:30:24     29s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 10:30:24     29s] #  --------------------------------------------------------------
[01/10 10:30:24     29s] #  metal1         H          72         120         104    63.46%
[01/10 10:30:24     29s] #  metal2         V          51          74         104    63.46%
[01/10 10:30:24     29s] #  metal3         H          72         120         104    63.46%
[01/10 10:30:24     29s] #  metal4         V          47          78         104    63.46%
[01/10 10:30:24     29s] #  metal5         H          72         120         104    63.46%
[01/10 10:30:24     29s] #  metal6         V          51          74         104    63.46%
[01/10 10:30:24     29s] #  metal7         H          36          60         104    63.46%
[01/10 10:30:24     29s] #  metal8         V          24          38         104    63.46%
[01/10 10:30:24     29s] #  --------------------------------------------------------------
[01/10 10:30:24     29s] #  Total                    426      61.36%         832    63.46%
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #  1 nets (7.69%) with 1 preferred extra spacing.
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### analyze_m2_tracks starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### report_initial_resource starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### mark_pg_pins_accessibility starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### set_net_region starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Global routing data preparation is done on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### prepare_level starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init level 1 starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### Level 1 hgrid = 8 X 13
[01/10 10:30:24     29s] ### prepare_level_flow starts on Fri Jan 10 10:30:24 2025 with memory = 834.57 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:834.6 MB, peak:849.8 MB
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Global routing initialization is done on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.58 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #start global routing iteration 1...
[01/10 10:30:24     29s] ### init_flow_edge starts on Fri Jan 10 10:30:24 2025 with memory = 834.58 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:838.2 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### routing at level 1 (topmost level) iter 0
[01/10 10:30:24     29s] ### measure_qor starts on Fri Jan 10 10:30:24 2025 with memory = 838.21 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### measure_congestion starts on Fri Jan 10 10:30:24 2025 with memory = 838.21 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:838.2 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:838.2 MB, peak:849.8 MB
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #start global routing iteration 2...
[01/10 10:30:24     29s] ### routing at level 1 (topmost level) iter 1
[01/10 10:30:24     29s] ### measure_qor starts on Fri Jan 10 10:30:24 2025 with memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### measure_congestion starts on Fri Jan 10 10:30:24 2025 with memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### route_end starts on Fri Jan 10 10:30:24 2025 with memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[01/10 10:30:24     29s] #Total number of selected nets for routing = 1.
[01/10 10:30:24     29s] #Total number of unselected nets (but routable) for routing = 11 (skipped).
[01/10 10:30:24     29s] #Total number of nets in the design = 13.
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #11 skipped nets do not have any wires.
[01/10 10:30:24     29s] #1 routable net has only global wires.
[01/10 10:30:24     29s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Routed net constraints summary:
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #        Rules   Shielding   Unconstrained  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #      Default           1               0  
[01/10 10:30:24     29s] #          pwr           0               0  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #        Total           1               0  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Routing constraints summary of the whole design:
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #        Rules   Shielding   Unconstrained  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #      Default           1               8  
[01/10 10:30:24     29s] #          pwr           0               3  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #        Total           1              11  
[01/10 10:30:24     29s] #-----------------------------------------
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### cal_base_flow starts on Fri Jan 10 10:30:24 2025 with memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_flow_edge starts on Fri Jan 10 10:30:24 2025 with memory = 837.47 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### cal_flow starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### report_overcon starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #                 OverCon          
[01/10 10:30:24     29s] #                  #Gcell    %Gcell
[01/10 10:30:24     29s] #     Layer           (1)   OverCon  Flow/Cap
[01/10 10:30:24     29s] #  ----------------------------------------------
[01/10 10:30:24     29s] #  metal1        0(0.00%)   (0.00%)     0.07  
[01/10 10:30:24     29s] #  metal2        0(0.00%)   (0.00%)     0.04  
[01/10 10:30:24     29s] #  metal3        0(0.00%)   (0.00%)     0.05  
[01/10 10:30:24     29s] #  metal4        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:24     29s] #  metal5        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:24     29s] #  metal6        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:24     29s] #  metal7        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:24     29s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:24     29s] #  ----------------------------------------------
[01/10 10:30:24     29s] #     Total      0(0.00%)   (0.00%)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/10 10:30:24     29s] #  Overflow after GR: 0.00% H + 0.00% V
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### cal_base_flow starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_flow_edge starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### cal_flow starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### export_cong_map starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### PDZT_Export::export_cong_map starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### import_cong_map starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #Hotspot report including placement blocked areas
[01/10 10:30:24     29s] OPERPROF: Starting HotSpotCal at level 1, MEM:1054.6M
[01/10 10:30:24     29s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:24     29s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/10 10:30:24     29s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:24     29s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:24     29s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:24     29s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/10 10:30:24     29s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:24     29s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/10 10:30:24     29s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:24     29s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:24     29s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:24     29s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 10:30:24     29s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1054.6M
[01/10 10:30:24     29s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### update starts on Fri Jan 10 10:30:24 2025 with memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #Complete Global Routing.
[01/10 10:30:24     29s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:24     29s] #Total wire length = 103 um.
[01/10 10:30:24     29s] #Total half perimeter of net bounding box = 69 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal1 = 48 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal2 = 55 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal3 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal4 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:24     29s] #Total number of vias = 4
[01/10 10:30:24     29s] #Up-Via Summary (total 4):
[01/10 10:30:24     29s] #           
[01/10 10:30:24     29s] #-----------------------
[01/10 10:30:24     29s] # metal1              4
[01/10 10:30:24     29s] #-----------------------
[01/10 10:30:24     29s] #                     4 
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### update cpu:00:00:00, real:00:00:00, mem:837.8 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### report_overcon starts on Fri Jan 10 10:30:24 2025 with memory = 837.94 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:837.9 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### report_overcon starts on Fri Jan 10 10:30:24 2025 with memory = 837.94 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #Max overcon = 0 track.
[01/10 10:30:24     29s] #Total overcon = 0.00%.
[01/10 10:30:24     29s] #Worst layer Gcell overcon rate = 0.00%.
[01/10 10:30:24     29s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:837.9 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### route_end cpu:00:00:00, real:00:00:00, mem:837.9 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### global_route design signature (28): route=1013054837 net_attr=1865944100
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Global routing statistics:
[01/10 10:30:24     29s] #Cpu time = 00:00:00
[01/10 10:30:24     29s] #Elapsed time = 00:00:00
[01/10 10:30:24     29s] #Increased memory = 3.10 (MB)
[01/10 10:30:24     29s] #Total memory = 837.49 (MB)
[01/10 10:30:24     29s] #Peak memory = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Finished global routing on Fri Jan 10 10:30:24 2025
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:24     29s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:24     29s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:24     29s] ### track-assign external-init starts on Fri Jan 10 10:30:24 2025 with memory = 837.49 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:24     29s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:24     29s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.49 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### track-assign engine-init starts on Fri Jan 10 10:30:24 2025 with memory = 837.49 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:24     29s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### track-assign core-engine starts on Fri Jan 10 10:30:24 2025 with memory = 837.49 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #Start Track Assignment.
[01/10 10:30:24     29s] #Done with 2 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[01/10 10:30:24     29s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[01/10 10:30:24     29s] #Complete Track Assignment.
[01/10 10:30:24     29s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:24     29s] #Total wire length = 96 um.
[01/10 10:30:24     29s] #Total half perimeter of net bounding box = 69 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal1 = 46 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal2 = 50 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal3 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal4 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:24     29s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:24     29s] #Total number of vias = 4
[01/10 10:30:24     29s] #Up-Via Summary (total 4):
[01/10 10:30:24     29s] #           
[01/10 10:30:24     29s] #-----------------------
[01/10 10:30:24     29s] # metal1              4
[01/10 10:30:24     29s] #-----------------------
[01/10 10:30:24     29s] #                     4 
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] ### track_assign design signature (31): route=195630892
[01/10 10:30:24     29s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:837.7 MB, peak:849.8 MB
[01/10 10:30:24     29s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:24     29s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.52 (MB), peak = 849.80 (MB)
[01/10 10:30:24     29s] #
[01/10 10:30:24     29s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 10:30:24     29s] #Cpu time = 00:00:00
[01/10 10:30:24     29s] #Elapsed time = 00:00:00
[01/10 10:30:24     29s] #Increased memory = 25.21 (MB)
[01/10 10:30:24     29s] #Total memory = 837.52 (MB)
[01/10 10:30:24     29s] #Peak memory = 849.80 (MB)
[01/10 10:30:24     29s] ### Time Record (Detail Routing) is installed.
[01/10 10:30:24     29s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:25     31s] #
[01/10 10:30:25     31s] #Start Detail Routing..
[01/10 10:30:25     31s] #start initial detail routing ...
[01/10 10:30:25     31s] ### Design has 0 dirty nets, has valid drcs
[01/10 10:30:25     31s] #   number of violations = 0
[01/10 10:30:25     31s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 853.35 (MB), peak = 875.20 (MB)
[01/10 10:30:25     31s] #Complete Detail Routing.
[01/10 10:30:25     31s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:25     31s] #Total wire length = 95 um.
[01/10 10:30:25     31s] #Total half perimeter of net bounding box = 69 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal1 = 43 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal2 = 52 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal3 = 0 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal4 = 0 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:25     31s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:25     31s] #Total number of vias = 4
[01/10 10:30:25     31s] #Up-Via Summary (total 4):
[01/10 10:30:25     31s] #           
[01/10 10:30:25     31s] #-----------------------
[01/10 10:30:25     31s] # metal1              4
[01/10 10:30:25     31s] #-----------------------
[01/10 10:30:25     31s] #                     4 
[01/10 10:30:25     31s] #
[01/10 10:30:25     31s] #Total number of DRC violations = 0
[01/10 10:30:25     31s] ### Time Record (Detail Routing) is uninstalled.
[01/10 10:30:25     31s] #Cpu time = 00:00:02
[01/10 10:30:25     31s] #Elapsed time = 00:00:02
[01/10 10:30:25     31s] #Increased memory = 0.61 (MB)
[01/10 10:30:25     31s] #Total memory = 838.12 (MB)
[01/10 10:30:25     31s] #Peak memory = 875.20 (MB)
[01/10 10:30:25     31s] ### Time Record (Shielding) is installed.
[01/10 10:30:25     31s] #Analyzing shielding information. 
[01/10 10:30:25     31s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[01/10 10:30:25     31s] #  Bottom shield layer is layer 1.
[01/10 10:30:25     31s] #  Bottom routing layer for shield is layer 1.
[01/10 10:30:25     31s] #  Start shielding step 1
[01/10 10:30:25     31s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.17 (MB), peak = 875.20 (MB)
[01/10 10:30:25     31s] #  Start shielding step 2 
[01/10 10:30:26     31s] #    Inner loop #1
[01/10 10:30:26     31s] #    Inner loop #2
[01/10 10:30:26     31s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.26 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #  Start shielding step 3
[01/10 10:30:27     33s] #    Start loop 1
[01/10 10:30:27     33s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.39 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #    Start loop 2
[01/10 10:30:27     33s] #    Finished loop 2 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.39 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.39 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #  Start shielding step 4
[01/10 10:30:27     33s] #    Inner loop #1
[01/10 10:30:27     33s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 852.39 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 852.39 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #	Shielding Summary
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #Primary shielding net(s): agnd 
[01/10 10:30:27     33s] #Opportunistic shielding net(s): dgnddvdd 
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Number of nets with shield attribute: 1
[01/10 10:30:27     33s] #Number of nets reported: 1
[01/10 10:30:27     33s] #Number of nets without shielding: 0
[01/10 10:30:27     33s] #Average ratio                   : 0.667
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Name   Average Length     Shield    Ratio
[01/10 10:30:27     33s] #metal1:          43.2       47.9     0.554
[01/10 10:30:27     33s] #metal2:          52.0       79.2     0.762
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #Bottom shield layer (metal1) and above: 
[01/10 10:30:27     33s] #Average (BotShieldLayer) ratio  : 0.667
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Name    Actual Length     Shield    Ratio
[01/10 10:30:27     33s] #metal1:          43.2       47.9     0.554
[01/10 10:30:27     33s] #metal2:          52.0       79.2     0.762
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #No preferred routing layer range specified
[01/10 10:30:27     33s] #Done Shielding:    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 838.55 (MB), peak = 875.20 (MB)
[01/10 10:30:27     33s] ### Time Record (Shielding) is uninstalled.
[01/10 10:30:27     33s] #Set shielded net as skip routing for Post Route optimization.
[01/10 10:30:27     33s] ### Time Record (Post Route Via Swapping) is installed.
[01/10 10:30:27     33s] #WARNING (NRDR-32) All the nets are fixed, skipped, or trivial nets. Post Route via swapping cannot be run.
[01/10 10:30:27     33s] ### Time Record (Post Route Via Swapping) is uninstalled.
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #	Shielding Summary
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #Primary shielding net(s): agnd 
[01/10 10:30:27     33s] #Opportunistic shielding net(s): dgnddvdd 
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Number of nets with shield attribute: 1
[01/10 10:30:27     33s] #Number of nets reported: 1
[01/10 10:30:27     33s] #Number of nets without shielding: 0
[01/10 10:30:27     33s] #Average ratio                   : 0.667
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Name   Average Length     Shield    Ratio
[01/10 10:30:27     33s] #metal1:          43.2       47.9     0.554
[01/10 10:30:27     33s] #metal2:          52.0       79.2     0.762
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #Bottom shield layer (metal1) and above: 
[01/10 10:30:27     33s] #Average (BotShieldLayer) ratio  : 0.667
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #Name    Actual Length     Shield    Ratio
[01/10 10:30:27     33s] #metal1:          43.2       47.9     0.554
[01/10 10:30:27     33s] #metal2:          52.0       79.2     0.762
[01/10 10:30:27     33s] #-------------------------------------------------------------------------------
[01/10 10:30:27     33s] #No preferred routing layer range specified
[01/10 10:30:27     33s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:27     33s] #Total wire length = 95 um.
[01/10 10:30:27     33s] #Total half perimeter of net bounding box = 69 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal1 = 43 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal2 = 52 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal3 = 0 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal4 = 0 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:27     33s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:27     33s] #Total number of vias = 4
[01/10 10:30:27     33s] #Up-Via Summary (total 4):
[01/10 10:30:27     33s] #           
[01/10 10:30:27     33s] #-----------------------
[01/10 10:30:27     33s] # metal1              4
[01/10 10:30:27     33s] #-----------------------
[01/10 10:30:27     33s] #                     4 
[01/10 10:30:27     33s] #
[01/10 10:30:27     33s] #detailRoute Statistics:
[01/10 10:30:27     33s] #Cpu time = 00:00:04
[01/10 10:30:27     33s] #Elapsed time = 00:00:04
[01/10 10:30:27     33s] #Increased memory = 1.03 (MB)
[01/10 10:30:27     33s] #Total memory = 838.55 (MB)
[01/10 10:30:27     33s] #Peak memory = 875.20 (MB)
[01/10 10:30:27     33s] ### global_detail_route design signature (54): route=1375323704 flt_obj=0 vio=1905142130 shield_wire=1420644597
[01/10 10:30:27     33s] ### Time Record (DB Export) is installed.
[01/10 10:30:27     33s] ### export design design signature (55): route=1375323704 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1420644597 net_attr=2060992915 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337188 pin_access=1 halo=1285045708
[01/10 10:30:28     33s] ### Time Record (DB Export) is uninstalled.
[01/10 10:30:28     33s] ### Time Record (Post Callback) is installed.
[01/10 10:30:28     33s] ### Time Record (Post Callback) is uninstalled.
[01/10 10:30:28     33s] #
[01/10 10:30:28     33s] #globalDetailRoute statistics:
[01/10 10:30:28     33s] #Cpu time = 00:00:04
[01/10 10:30:28     33s] #Elapsed time = 00:00:04
[01/10 10:30:28     33s] #Increased memory = 11.06 (MB)
[01/10 10:30:28     33s] #Total memory = 821.16 (MB)
[01/10 10:30:28     33s] #Peak memory = 875.20 (MB)
[01/10 10:30:28     33s] #Number of warnings = 4
[01/10 10:30:28     33s] #Total number of warnings = 31
[01/10 10:30:28     33s] #Number of fails = 0
[01/10 10:30:28     33s] #Total number of fails = 0
[01/10 10:30:28     33s] #Complete globalDetailRoute on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     33s] #
[01/10 10:30:28     33s] ### import design signature (56): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:28     33s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 10:30:28     33s] % End globalDetailRoute (date=01/10 10:30:28, total cpu=0:00:04.3, real=0:00:05.0, peak res=875.2M, current mem=820.2M)
[01/10 10:30:28     33s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:05, memory = 818.84 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] *** Summary of all messages that are not suppressed in this session:
[01/10 10:30:28     33s] Severity  ID               Count  Summary                                  
[01/10 10:30:28     33s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/10 10:30:28     33s] WARNING   IMPEXT-2883         26  The resistance extracted for a wire belo...
[01/10 10:30:28     33s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/10 10:30:28     33s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[01/10 10:30:28     33s] *** Message Summary: 28 warning(s), 1 error(s)
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] ### Time Record (routeDesign) is uninstalled.
[01/10 10:30:28     33s] ### 
[01/10 10:30:28     33s] ###   Scalability Statistics
[01/10 10:30:28     33s] ### 
[01/10 10:30:28     33s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:28     33s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 10:30:28     33s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:28     33s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:28     33s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:28     33s] ###   Shielding                     |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:28     33s] ###   Entire Command                |        00:00:04|        00:00:05|             1.0|
[01/10 10:30:28     33s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:28     33s] ### 
[01/10 10:30:28     33s] #% End routeDesign (date=01/10 10:30:28, total cpu=0:00:04.4, real=0:00:05.0, peak res=875.2M, current mem=818.8M)
[01/10 10:30:28     33s] <CMD> routeDesign -globalDetail
[01/10 10:30:28     33s] #% Begin routeDesign (date=01/10 10:30:28, mem=818.8M)
[01/10 10:30:28     33s] ### Time Record (routeDesign) is installed.
[01/10 10:30:28     33s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 818.84 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to false based on the value of internal variable.
[01/10 10:30:28     33s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/10 10:30:28     33s] **INFO: User settings:
[01/10 10:30:28     33s] setNanoRouteMode -drouteExpEolMarkParalleledge                  false
[01/10 10:30:28     33s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/10 10:30:28     33s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/10 10:30:28     33s] setDelayCalMode -engine                                         aae
[01/10 10:30:28     33s] setDelayCalMode -ignoreNetLoad                                  false
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] #No active setup or hold rc corner
[01/10 10:30:28     33s] #No active RC corner or QRC tech file is missing.
[01/10 10:30:28     33s] #**INFO: setDesignMode -flowEffort standard
[01/10 10:30:28     33s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/10 10:30:28     33s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/10 10:30:28     33s] OPERPROF: Starting checkPlace at level 1, MEM:1042.9M
[01/10 10:30:28     33s] z: 2, totalTracks: 1
[01/10 10:30:28     33s] z: 4, totalTracks: 1
[01/10 10:30:28     33s] z: 6, totalTracks: 1
[01/10 10:30:28     33s] z: 8, totalTracks: 1
[01/10 10:30:28     33s] All LLGs are deleted
[01/10 10:30:28     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1042.9M
[01/10 10:30:28     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1042.9M
[01/10 10:30:28     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1042.9M
[01/10 10:30:28     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1042.9M
[01/10 10:30:28     33s] Core basic site is core_2800
[01/10 10:30:28     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1042.9M
[01/10 10:30:28     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:1058.9M
[01/10 10:30:28     33s] SiteArray: non-trimmed site array dimensions = 23 x 97
[01/10 10:30:28     33s] SiteArray: use 24,576 bytes
[01/10 10:30:28     33s] SiteArray: current memory after site array memory allocation 1058.9M
[01/10 10:30:28     33s] SiteArray: FP blocked sites are writable
[01/10 10:30:28     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.008, MEM:1058.9M
[01/10 10:30:28     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1058.9M
[01/10 10:30:28     33s] Begin checking placement ... (start mem=1042.9M, init mem=1058.9M)
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] Running CheckPlace using 1 thread in normal mode...
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] ...checkPlace normal is done!
[01/10 10:30:28     33s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1058.9M
[01/10 10:30:28     33s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1058.9M
[01/10 10:30:28     33s] *info: Placed = 2              (Fixed = 2)
[01/10 10:30:28     33s] *info: Unplaced = 0           
[01/10 10:30:28     33s] Placement Density:0.00%(0/309)
[01/10 10:30:28     33s] Placement Density (including fixed std cells):0.00%(0/309)
[01/10 10:30:28     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1058.9M
[01/10 10:30:28     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1058.9M
[01/10 10:30:28     33s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1058.9M)
[01/10 10:30:28     33s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.012, MEM:1058.9M
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/10 10:30:28     33s] *** Changed status on (0) nets in Clock.
[01/10 10:30:28     33s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1058.9M) ***
[01/10 10:30:28     33s] % Begin globalDetailRoute (date=01/10 10:30:28, mem=818.9M)
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] globalDetailRoute
[01/10 10:30:28     33s] 
[01/10 10:30:28     33s] ### Time Record (globalDetailRoute) is installed.
[01/10 10:30:28     33s] #Start globalDetailRoute on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     33s] #
[01/10 10:30:28     33s] ### Time Record (Pre Callback) is installed.
[01/10 10:30:28     33s] ### Time Record (Pre Callback) is uninstalled.
[01/10 10:30:28     33s] ### Time Record (DB Import) is installed.
[01/10 10:30:28     33s] ### Time Record (Timing Data Generation) is installed.
[01/10 10:30:28     33s] #Generating timing data, please wait...
[01/10 10:30:28     33s] #10 total nets, 1 already routed, 1 will ignore in trialRoute
[01/10 10:30:28     33s] ### run_trial_route starts on Fri Jan 10 10:30:28 2025 with memory = 818.86 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:818.9 MB, peak:875.2 MB
[01/10 10:30:28     33s] ### dump_timing_file starts on Fri Jan 10 10:30:28 2025 with memory = 818.86 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] ### extractRC starts on Fri Jan 10 10:30:28 2025 with memory = 818.86 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/10 10:30:28     33s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[01/10 10:30:28     33s] ### extractRC cpu:00:00:00, real:00:00:00, mem:818.9 MB, peak:875.2 MB
[01/10 10:30:28     33s] #Dump tif for version 2.1
[01/10 10:30:28     33s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1087.45)
[01/10 10:30:28     33s] End AAE Lib Loading. (MEM=1096.99 CPU=0:00:00.0 Real=0:00:00.0)
[01/10 10:30:28     33s] End AAE Lib Interpolated Model. (MEM=1096.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:28     33s] First Iteration Infinite Tw... 
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count_dir is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net enable is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net reset is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[3] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[2] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[1] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count[0] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net count_dir is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net enable is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net reset is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net clk is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net avdd is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[01/10 10:30:28     33s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[01/10 10:30:28     33s] To increase the message display limit, refer to the product command reference manual.
[01/10 10:30:28     33s] Total number of fetched objects 11
[01/10 10:30:28     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/10 10:30:28     33s] End delay calculation. (MEM=1112.68 CPU=0:00:00.0 REAL=0:00:00.0)
[01/10 10:30:28     33s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 819.17 (MB), peak = 875.20 (MB)
[01/10 10:30:28     33s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:819.2 MB, peak:875.2 MB
[01/10 10:30:28     33s] #Done generating timing data.
[01/10 10:30:28     33s] ### Time Record (Timing Data Generation) is uninstalled.
[01/10 10:30:28     33s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/10 10:30:28     33s] ### Net info: total nets: 13
[01/10 10:30:28     33s] ### Net info: dirty nets: 0
[01/10 10:30:28     33s] ### Net info: marked as disconnected nets: 0
[01/10 10:30:28     33s] #num needed restored net=0
[01/10 10:30:28     33s] #need_extraction net=0 (total=13)
[01/10 10:30:28     33s] ### Net info: fully routed nets: 1
[01/10 10:30:28     33s] ### Net info: trivial (< 2 pins) nets: 1
[01/10 10:30:28     33s] ### Net info: unrouted nets: 11
[01/10 10:30:28     33s] ### Net info: re-extraction nets: 0
[01/10 10:30:28     33s] ### Net info: ignored nets: 0
[01/10 10:30:28     33s] ### Net info: skip routing nets: 0
[01/10 10:30:28     33s] #WARNING (NRDB-51) SPECIAL_NET dvdd has no instance pin or special wire in its connectivity definition. NET with the same name will be routed but will not be connected to the empty SPECIAL_NET.
[01/10 10:30:28     33s] #Start reading timing information from file .timing_file_23173.tif.gz ...
[01/10 10:30:28     33s] #WARNING (NRDB-194) 
[01/10 10:30:28     33s] #No setup time constraints read in
[01/10 10:30:28     33s] #Read in timing information for 11 ports, 2 instances from timing file .timing_file_23173.tif.gz.
[01/10 10:30:28     33s] ### import design signature (57): route=499346164 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1518828505 net_attr=1618013141 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337188 pin_access=1 halo=0
[01/10 10:30:28     33s] ### Time Record (DB Import) is uninstalled.
[01/10 10:30:28     33s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/10 10:30:28     33s] #RTESIG:78da8dd0310bc230100560677fc5113b54b07a97a66dba0aae2aa2ae126dac859a42920e
[01/10 10:30:28     33s] #       fe7b0b4e4aadaef73e1e8f9b04c7d50e18c73951e428c613c17ac71125f288f3245bf0ee
[01/10 10:30:28     33s] #       44d161c9c69360b3ddf33487abaa9d86f0dc34f50c8a8751f7ea0285beaab6f6e0b4f795
[01/10 10:30:28     33s] #       29a72f1ec7d93b6f9db61f46a00084b0325e97daf61229e9670d09e27f20f9074a7201ec
[01/10 10:30:28     33s] #       56953706a1f3b64bfa5d9a2130e79529942d3aab4d7bff260998698c1e543215e06d3bb8
[01/10 10:30:28     33s] #       2def3efad3081c30a327513497c1
[01/10 10:30:28     33s] #
[01/10 10:30:28     33s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:28     33s] #RTESIG:78da8dd0310bc230100560677fc5113b54b07a97a66dba0aae2aa2ae126dac859a42920e
[01/10 10:30:28     33s] #       fe7b0b4e4aadaef73e1e8f9b04c7d50e18c73951e428c613c17ac71125f288f3245bf0ee
[01/10 10:30:28     33s] #       44d161c9c69360b3ddf33487abaa9d86f0dc34f50c8a8751f7ea0285beaab6f6e0b4f795
[01/10 10:30:28     33s] #       29a72f1ec7d93b6f9db61f46a00084b0325e97daf61229e9670d09e27f20f9074a7201ec
[01/10 10:30:28     33s] #       56953706a1f3b64bfa5d9a2130e79529942d3aab4d7bff260998698c1e543215e06d3bb8
[01/10 10:30:28     33s] #       2def3efad3081c30a327513497c1
[01/10 10:30:28     33s] #
[01/10 10:30:28     33s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:28     33s] ### Time Record (Global Routing) is installed.
[01/10 10:30:28     33s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:28     33s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:28     33s] #Start routing data preparation on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     33s] #
[01/10 10:30:28     34s] #Minimum voltage of a net in the design = 0.000.
[01/10 10:30:28     34s] #Maximum voltage of a net in the design = 3.300.
[01/10 10:30:28     34s] #Voltage range [0.000 - 3.300] has 10 nets.
[01/10 10:30:28     34s] #Voltage range [0.000 - 0.000] has 3 nets.
[01/10 10:30:28     34s] ### Time Record (Cell Pin Access) is installed.
[01/10 10:30:28     34s] #Rebuild pin access data for design.
[01/10 10:30:28     34s] #Initial pin access analysis.
[01/10 10:30:28     34s] #Detail pin access analysis.
[01/10 10:30:28     34s] ### Time Record (Cell Pin Access) is uninstalled.
[01/10 10:30:28     34s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/10 10:30:28     34s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:28     34s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:28     34s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:28     34s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:28     34s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/10 10:30:28     34s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:28     34s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/10 10:30:28     34s] #Monitoring time of adding inner blkg by smac
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.36 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #Regenerating Ggrids automatically.
[01/10 10:30:28     34s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/10 10:30:28     34s] #Using automatically generated G-grids.
[01/10 10:30:28     34s] #Done routing data preparation.
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.36 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Connectivity extraction summary:
[01/10 10:30:28     34s] #1 routed net(s) are imported.
[01/10 10:30:28     34s] #11 (84.62%) nets are without wires.
[01/10 10:30:28     34s] #1 nets are fixed|skipped|trivial (not extracted).
[01/10 10:30:28     34s] #Total number of nets = 13.
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Finished routing data preparation on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Cpu time = 00:00:00
[01/10 10:30:28     34s] #Elapsed time = 00:00:00
[01/10 10:30:28     34s] #Increased memory = 16.99 (MB)
[01/10 10:30:28     34s] #Total memory = 837.37 (MB)
[01/10 10:30:28     34s] #Peak memory = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:28     34s] ### Time Record (Global Routing) is installed.
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Start global routing on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Start global routing initialization on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Number of eco nets is 0
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Start global routing data preparation on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### build_merged_routing_blockage_rect_list starts on Fri Jan 10 10:30:28 2025 with memory = 837.39 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:837.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] #Start routing resource analysis on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### init_is_bin_blocked starts on Fri Jan 10 10:30:28 2025 with memory = 837.39 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:837.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Jan 10 10:30:28 2025 with memory = 837.51 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### adjust_flow_cap starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### adjust_partial_route_blockage starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### set_via_blocked starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### copy_flow starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] #Routing resource analysis is done on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### report_flow_cap starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #  Resource Analysis:
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/10 10:30:28     34s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/10 10:30:28     34s] #  --------------------------------------------------------------
[01/10 10:30:28     34s] #  metal1         H          72         120         104    63.46%
[01/10 10:30:28     34s] #  metal2         V          51          74         104    63.46%
[01/10 10:30:28     34s] #  metal3         H          72         120         104    63.46%
[01/10 10:30:28     34s] #  metal4         V          47          78         104    63.46%
[01/10 10:30:28     34s] #  metal5         H          72         120         104    63.46%
[01/10 10:30:28     34s] #  metal6         V          51          74         104    63.46%
[01/10 10:30:28     34s] #  metal7         H          36          60         104    63.46%
[01/10 10:30:28     34s] #  metal8         V          24          38         104    63.46%
[01/10 10:30:28     34s] #  --------------------------------------------------------------
[01/10 10:30:28     34s] #  Total                    426      61.36%         832    63.46%
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #  1 nets (7.69%) with 1 preferred extra spacing.
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### analyze_m2_tracks starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### report_initial_resource starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### mark_pg_pins_accessibility starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### set_net_region starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Global routing data preparation is done on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### prepare_level starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init level 1 starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### Level 1 hgrid = 8 X 13
[01/10 10:30:28     34s] ### prepare_level_flow starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:837.5 MB, peak:875.2 MB
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Global routing initialization is done on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #start global routing iteration 1...
[01/10 10:30:28     34s] ### init_flow_edge starts on Fri Jan 10 10:30:28 2025 with memory = 837.54 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:841.1 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### routing at level 1 (topmost level) iter 0
[01/10 10:30:28     34s] ### measure_qor starts on Fri Jan 10 10:30:28 2025 with memory = 841.43 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### measure_congestion starts on Fri Jan 10 10:30:28 2025 with memory = 841.43 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #start global routing iteration 2...
[01/10 10:30:28     34s] ### routing at level 1 (topmost level) iter 1
[01/10 10:30:28     34s] ### measure_qor starts on Fri Jan 10 10:30:28 2025 with memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### measure_congestion starts on Fri Jan 10 10:30:28 2025 with memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### route_end starts on Fri Jan 10 10:30:28 2025 with memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Total number of trivial nets (e.g. < 2 pins) = 1 (skipped).
[01/10 10:30:28     34s] #Total number of routable nets = 12.
[01/10 10:30:28     34s] #Total number of nets in the design = 13.
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #11 routable nets have only global wires.
[01/10 10:30:28     34s] #1 routable net has only detail routed wires.
[01/10 10:30:28     34s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Routed nets constraints summary:
[01/10 10:30:28     34s] #-----------------------------
[01/10 10:30:28     34s] #        Rules   Unconstrained  
[01/10 10:30:28     34s] #-----------------------------
[01/10 10:30:28     34s] #      Default               8  
[01/10 10:30:28     34s] #          pwr               3  
[01/10 10:30:28     34s] #-----------------------------
[01/10 10:30:28     34s] #        Total              11  
[01/10 10:30:28     34s] #-----------------------------
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Routing constraints summary of the whole design:
[01/10 10:30:28     34s] #-----------------------------------------
[01/10 10:30:28     34s] #        Rules   Shielding   Unconstrained  
[01/10 10:30:28     34s] #-----------------------------------------
[01/10 10:30:28     34s] #      Default           1               8  
[01/10 10:30:28     34s] #          pwr           0               3  
[01/10 10:30:28     34s] #-----------------------------------------
[01/10 10:30:28     34s] #        Total           1              11  
[01/10 10:30:28     34s] #-----------------------------------------
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### cal_base_flow starts on Fri Jan 10 10:30:28 2025 with memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_flow_edge starts on Fri Jan 10 10:30:28 2025 with memory = 841.40 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### cal_flow starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### report_overcon starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #                 OverCon          
[01/10 10:30:28     34s] #                  #Gcell    %Gcell
[01/10 10:30:28     34s] #     Layer           (1)   OverCon  Flow/Cap
[01/10 10:30:28     34s] #  ----------------------------------------------
[01/10 10:30:28     34s] #  metal1        0(0.00%)   (0.00%)     0.09  
[01/10 10:30:28     34s] #  metal2        0(0.00%)   (0.00%)     0.09  
[01/10 10:30:28     34s] #  metal3        0(0.00%)   (0.00%)     0.06  
[01/10 10:30:28     34s] #  metal4        0(0.00%)   (0.00%)     0.01  
[01/10 10:30:28     34s] #  metal5        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:28     34s] #  metal6        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:28     34s] #  metal7        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:28     34s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/10 10:30:28     34s] #  ----------------------------------------------
[01/10 10:30:28     34s] #     Total      0(0.00%)   (0.00%)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/10 10:30:28     34s] #  Overflow after GR: 0.00% H + 0.00% V
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### cal_base_flow starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_flow_edge starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### cal_flow starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### export_cong_map starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### PDZT_Export::export_cong_map starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### import_cong_map starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #Hotspot report including placement blocked areas
[01/10 10:30:28     34s] OPERPROF: Starting HotSpotCal at level 1, MEM:1066.4M
[01/10 10:30:28     34s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:28     34s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/10 10:30:28     34s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:28     34s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/10 10:30:28     34s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:28     34s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/10 10:30:28     34s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:28     34s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/10 10:30:28     34s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/10 10:30:28     34s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:28     34s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/10 10:30:28     34s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/10 10:30:28     34s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1066.4M
[01/10 10:30:28     34s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### update starts on Fri Jan 10 10:30:28 2025 with memory = 841.45 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #Complete Global Routing.
[01/10 10:30:28     34s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:28     34s] #Total wire length = 328 um.
[01/10 10:30:28     34s] #Total half perimeter of net bounding box = 320 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal1 = 97 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal2 = 204 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal3 = 21 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal4 = 6 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:28     34s] #Total number of vias = 22
[01/10 10:30:28     34s] #Up-Via Summary (total 22):
[01/10 10:30:28     34s] #           
[01/10 10:30:28     34s] #-----------------------
[01/10 10:30:28     34s] # metal1             20
[01/10 10:30:28     34s] # metal3              2
[01/10 10:30:28     34s] #-----------------------
[01/10 10:30:28     34s] #                    22 
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### update cpu:00:00:00, real:00:00:00, mem:841.7 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### report_overcon starts on Fri Jan 10 10:30:28 2025 with memory = 841.87 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:841.9 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### report_overcon starts on Fri Jan 10 10:30:28 2025 with memory = 841.87 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #Max overcon = 0 track.
[01/10 10:30:28     34s] #Total overcon = 0.00%.
[01/10 10:30:28     34s] #Worst layer Gcell overcon rate = 0.00%.
[01/10 10:30:28     34s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:841.9 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### route_end cpu:00:00:00, real:00:00:00, mem:841.9 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### global_route design signature (60): route=1282606603 net_attr=1151901500
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Global routing statistics:
[01/10 10:30:28     34s] #Cpu time = 00:00:00
[01/10 10:30:28     34s] #Elapsed time = 00:00:00
[01/10 10:30:28     34s] #Increased memory = 4.05 (MB)
[01/10 10:30:28     34s] #Total memory = 841.42 (MB)
[01/10 10:30:28     34s] #Peak memory = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Finished global routing on Fri Jan 10 10:30:28 2025
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### Time Record (Global Routing) is uninstalled.
[01/10 10:30:28     34s] ### Time Record (Data Preparation) is installed.
[01/10 10:30:28     34s] ### Time Record (Data Preparation) is uninstalled.
[01/10 10:30:28     34s] ### track-assign external-init starts on Fri Jan 10 10:30:28 2025 with memory = 841.42 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:28     34s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:28     34s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.42 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### track-assign engine-init starts on Fri Jan 10 10:30:28 2025 with memory = 841.42 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] ### Time Record (Track Assignment) is installed.
[01/10 10:30:28     34s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:841.4 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### track-assign core-engine starts on Fri Jan 10 10:30:28 2025 with memory = 841.42 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #Start Track Assignment.
[01/10 10:30:28     34s] #Done with 12 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[01/10 10:30:28     34s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/10 10:30:28     34s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Track assignment summary:
[01/10 10:30:28     34s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/10 10:30:28     34s] #------------------------------------------------------------------------
[01/10 10:30:28     34s] # metal1        62.44 	 18.02%  	  0.00% 	 18.02%
[01/10 10:30:28     34s] # metal2       153.00 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] # metal3        29.60 	 62.03%  	  0.00% 	 62.03%
[01/10 10:30:28     34s] # metal4         9.61 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/10 10:30:28     34s] #------------------------------------------------------------------------
[01/10 10:30:28     34s] # All         254.65  	 11.63% 	  0.00% 	  0.00%
[01/10 10:30:28     34s] #Complete Track Assignment.
[01/10 10:30:28     34s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:28     34s] #Total wire length = 339 um.
[01/10 10:30:28     34s] #Total half perimeter of net bounding box = 320 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal1 = 104 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal2 = 203 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal3 = 24 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal4 = 8 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:28     34s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:28     34s] #Total number of vias = 22
[01/10 10:30:28     34s] #Up-Via Summary (total 22):
[01/10 10:30:28     34s] #           
[01/10 10:30:28     34s] #-----------------------
[01/10 10:30:28     34s] # metal1             20
[01/10 10:30:28     34s] # metal3              2
[01/10 10:30:28     34s] #-----------------------
[01/10 10:30:28     34s] #                    22 
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] ### track_assign design signature (63): route=1933323235
[01/10 10:30:28     34s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:841.7 MB, peak:875.2 MB
[01/10 10:30:28     34s] ### Time Record (Track Assignment) is uninstalled.
[01/10 10:30:28     34s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.46 (MB), peak = 875.20 (MB)
[01/10 10:30:28     34s] #
[01/10 10:30:28     34s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/10 10:30:28     34s] #Cpu time = 00:00:00
[01/10 10:30:28     34s] #Elapsed time = 00:00:00
[01/10 10:30:28     34s] #Increased memory = 21.09 (MB)
[01/10 10:30:28     34s] #Total memory = 841.47 (MB)
[01/10 10:30:28     34s] #Peak memory = 875.20 (MB)
[01/10 10:30:28     34s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[01/10 10:30:28     34s] ### Time Record (Detail Routing) is installed.
[01/10 10:30:28     34s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:30     36s] #
[01/10 10:30:30     36s] #Start Detail Routing..
[01/10 10:30:30     36s] #start initial detail routing ...
[01/10 10:30:30     36s] ### Design has 0 dirty nets, 17 dirty-areas), has valid drcs
[01/10 10:30:30     36s] #   number of violations = 0
[01/10 10:30:30     36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.40 (MB), peak = 896.21 (MB)
[01/10 10:30:30     36s] #Complete Detail Routing.
[01/10 10:30:30     36s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:30     36s] #Total wire length = 329 um.
[01/10 10:30:30     36s] #Total half perimeter of net bounding box = 320 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal1 = 104 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal2 = 195 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal3 = 24 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal4 = 6 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:30     36s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:30     36s] #Total number of vias = 22
[01/10 10:30:30     36s] #Total number of multi-cut vias = 2 (  9.1%)
[01/10 10:30:30     36s] #Total number of single cut vias = 20 ( 90.9%)
[01/10 10:30:30     36s] #Up-Via Summary (total 22):
[01/10 10:30:30     36s] #                   single-cut          multi-cut      Total
[01/10 10:30:30     36s] #-----------------------------------------------------------
[01/10 10:30:30     36s] # metal1            20 (100.0%)         0 (  0.0%)         20
[01/10 10:30:30     36s] # metal3             0 (  0.0%)         2 (100.0%)          2
[01/10 10:30:30     36s] #-----------------------------------------------------------
[01/10 10:30:30     36s] #                   20 ( 90.9%)         2 (  9.1%)         22 
[01/10 10:30:30     36s] #
[01/10 10:30:30     36s] #Total number of DRC violations = 0
[01/10 10:30:30     36s] ### Time Record (Detail Routing) is uninstalled.
[01/10 10:30:30     36s] #Cpu time = 00:00:02
[01/10 10:30:30     36s] #Elapsed time = 00:00:02
[01/10 10:30:30     36s] #Increased memory = 2.05 (MB)
[01/10 10:30:30     36s] #Total memory = 843.52 (MB)
[01/10 10:30:30     36s] #Peak memory = 896.21 (MB)
[01/10 10:30:30     36s] ### Time Record (Shielding) is installed.
[01/10 10:30:30     36s] #Analyzing shielding information. 
[01/10 10:30:30     36s] #  Total shield net = 1 (one-side = 0, hf = 0 ), 1 net need to be shielded.
[01/10 10:30:30     36s] #  Bottom shield layer is layer 1.
[01/10 10:30:30     36s] #  Bottom routing layer for shield is layer 1.
[01/10 10:30:30     36s] #  Start shielding step 1
[01/10 10:30:30     36s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.52 (MB), peak = 896.21 (MB)
[01/10 10:30:30     36s] #  Start shielding step 2 
[01/10 10:30:30     36s] #    Inner loop #1
[01/10 10:30:30     36s] #    Inner loop #2
[01/10 10:30:30     36s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.77 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #  Start shielding step 3
[01/10 10:30:32     38s] #    Start loop 1
[01/10 10:30:32     38s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.49 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #    Start loop 2
[01/10 10:30:32     38s] #    Finished loop 2 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.49 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.49 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #  Start shielding step 4
[01/10 10:30:32     38s] #    Inner loop #1
[01/10 10:30:32     38s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.49 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 857.49 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] #-------------------------------------------------------------------------------
[01/10 10:30:32     38s] #
[01/10 10:30:32     38s] #	Shielding Summary
[01/10 10:30:32     38s] #-------------------------------------------------------------------------------
[01/10 10:30:32     38s] #Primary shielding net(s): agnd 
[01/10 10:30:32     38s] #Opportunistic shielding net(s): dgnddvdd 
[01/10 10:30:32     38s] #
[01/10 10:30:32     38s] #Number of nets with shield attribute: 1
[01/10 10:30:32     38s] #Number of nets reported: 1
[01/10 10:30:32     38s] #Number of nets without shielding: 0
[01/10 10:30:32     38s] #Average ratio                   : 0.667
[01/10 10:30:32     38s] #
[01/10 10:30:32     38s] #Name   Average Length     Shield    Ratio
[01/10 10:30:32     38s] #metal1:          43.2       47.9     0.554
[01/10 10:30:32     38s] #metal2:          52.0       79.2     0.762
[01/10 10:30:32     38s] #-------------------------------------------------------------------------------
[01/10 10:30:32     38s] #Bottom shield layer (metal1) and above: 
[01/10 10:30:32     38s] #Average (BotShieldLayer) ratio  : 0.667
[01/10 10:30:32     38s] #
[01/10 10:30:32     38s] #Name    Actual Length     Shield    Ratio
[01/10 10:30:32     38s] #metal1:          43.2       47.9     0.554
[01/10 10:30:32     38s] #metal2:          52.0       79.2     0.762
[01/10 10:30:32     38s] #-------------------------------------------------------------------------------
[01/10 10:30:32     38s] #No preferred routing layer range specified
[01/10 10:30:32     38s] #Done Shielding:    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 843.62 (MB), peak = 896.21 (MB)
[01/10 10:30:32     38s] ### Time Record (Shielding) is uninstalled.
[01/10 10:30:32     38s] #Set shielded net as skip routing for Post Route optimization.
[01/10 10:30:32     38s] ### Time Record (Post Route Wire Spreading) is installed.
[01/10 10:30:32     38s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Start Post Route wire spreading..
[01/10 10:30:34     40s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Start DRC checking..
[01/10 10:30:34     40s] #   number of violations = 0
[01/10 10:30:34     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.62 (MB), peak = 896.21 (MB)
[01/10 10:30:34     40s] #CELL_VIEW FULLCHIPcore,init has no DRC violation.
[01/10 10:30:34     40s] #Total number of DRC violations = 0
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Start data preparation for wire spreading...
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Data preparation is done on Fri Jan 10 10:30:34 2025
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] ### track-assign engine-init starts on Fri Jan 10 10:30:34 2025 with memory = 858.62 (MB), peak = 896.21 (MB)
[01/10 10:30:34     40s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:858.6 MB, peak:896.2 MB
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Start Post Route Wire Spread.
[01/10 10:30:34     40s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[01/10 10:30:34     40s] #Complete Post Route Wire Spread.
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Total number of nets with non-default rule or having extra spacing = 4
[01/10 10:30:34     40s] #Total wire length = 236 um.
[01/10 10:30:34     40s] #Total half perimeter of net bounding box = 250 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal1 = 60 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal2 = 144 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal3 = 24 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal4 = 6 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:34     40s] #Total number of vias = 18
[01/10 10:30:34     40s] #Total number of multi-cut vias = 2 ( 11.1%)
[01/10 10:30:34     40s] #Total number of single cut vias = 16 ( 88.9%)
[01/10 10:30:34     40s] #Up-Via Summary (total 18):
[01/10 10:30:34     40s] #                   single-cut          multi-cut      Total
[01/10 10:30:34     40s] #-----------------------------------------------------------
[01/10 10:30:34     40s] # metal1            16 (100.0%)         0 (  0.0%)         16
[01/10 10:30:34     40s] # metal3             0 (  0.0%)         2 (100.0%)          2
[01/10 10:30:34     40s] #-----------------------------------------------------------
[01/10 10:30:34     40s] #                   16 ( 88.9%)         2 ( 11.1%)         18 
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2520 (  2.5200 um) patch pitch = 6900 (  6.9000 um)
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Start DRC checking..
[01/10 10:30:34     40s] #   number of violations = 0
[01/10 10:30:34     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.84 (MB), peak = 896.21 (MB)
[01/10 10:30:34     40s] #CELL_VIEW FULLCHIPcore,init has no DRC violation.
[01/10 10:30:34     40s] #Total number of DRC violations = 0
[01/10 10:30:34     40s] #   number of violations = 0
[01/10 10:30:34     40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.84 (MB), peak = 896.21 (MB)
[01/10 10:30:34     40s] #CELL_VIEW FULLCHIPcore,init has no DRC violation.
[01/10 10:30:34     40s] #Total number of DRC violations = 0
[01/10 10:30:34     40s] #Post Route wire spread is done.
[01/10 10:30:34     40s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/10 10:30:34     40s] #-------------------------------------------------------------------------------
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #	Shielding Summary
[01/10 10:30:34     40s] #-------------------------------------------------------------------------------
[01/10 10:30:34     40s] #Primary shielding net(s): agnd 
[01/10 10:30:34     40s] #Opportunistic shielding net(s): dgnddvdd 
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Number of nets with shield attribute: 1
[01/10 10:30:34     40s] #Number of nets reported: 1
[01/10 10:30:34     40s] #Number of nets without shielding: 0
[01/10 10:30:34     40s] #Average ratio                   : 0.667
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Name   Average Length     Shield    Ratio
[01/10 10:30:34     40s] #metal1:          43.2       47.9     0.554
[01/10 10:30:34     40s] #metal2:          52.0       79.2     0.762
[01/10 10:30:34     40s] #-------------------------------------------------------------------------------
[01/10 10:30:34     40s] #Bottom shield layer (metal1) and above: 
[01/10 10:30:34     40s] #Average (BotShieldLayer) ratio  : 0.667
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #Name    Actual Length     Shield    Ratio
[01/10 10:30:34     40s] #metal1:          43.2       47.9     0.554
[01/10 10:30:34     40s] #metal2:          52.0       79.2     0.762
[01/10 10:30:34     40s] #-------------------------------------------------------------------------------
[01/10 10:30:34     40s] #No preferred routing layer range specified
[01/10 10:30:34     40s] #Total number of nets with non-default rule or having extra spacing = 5
[01/10 10:30:34     40s] #Total wire length = 331 um.
[01/10 10:30:34     40s] #Total half perimeter of net bounding box = 320 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal1 = 104 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal2 = 196 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal3 = 24 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal4 = 6 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal5 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal6 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal7 = 0 um.
[01/10 10:30:34     40s] #Total wire length on LAYER metal8 = 0 um.
[01/10 10:30:34     40s] #Total number of vias = 22
[01/10 10:30:34     40s] #Total number of multi-cut vias = 2 (  9.1%)
[01/10 10:30:34     40s] #Total number of single cut vias = 20 ( 90.9%)
[01/10 10:30:34     40s] #Up-Via Summary (total 22):
[01/10 10:30:34     40s] #                   single-cut          multi-cut      Total
[01/10 10:30:34     40s] #-----------------------------------------------------------
[01/10 10:30:34     40s] # metal1            20 (100.0%)         0 (  0.0%)         20
[01/10 10:30:34     40s] # metal3             0 (  0.0%)         2 (100.0%)          2
[01/10 10:30:34     40s] #-----------------------------------------------------------
[01/10 10:30:34     40s] #                   20 ( 90.9%)         2 (  9.1%)         22 
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #detailRoute Statistics:
[01/10 10:30:34     40s] #Cpu time = 00:00:06
[01/10 10:30:34     40s] #Elapsed time = 00:00:06
[01/10 10:30:34     40s] #Increased memory = 3.50 (MB)
[01/10 10:30:34     40s] #Total memory = 844.96 (MB)
[01/10 10:30:34     40s] #Peak memory = 896.21 (MB)
[01/10 10:30:34     40s] ### global_detail_route design signature (96): route=1371563185 flt_obj=0 vio=1905142130 shield_wire=1420644597
[01/10 10:30:34     40s] ### Time Record (DB Export) is installed.
[01/10 10:30:34     40s] ### export design design signature (97): route=1371563185 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1420644597 net_attr=1558735223 dirty_area=0 del_dirty_area=0 cell=0 placement=1902337188 pin_access=1 halo=1285045708
[01/10 10:30:34     40s] ### Time Record (DB Export) is uninstalled.
[01/10 10:30:34     40s] ### Time Record (Post Callback) is installed.
[01/10 10:30:34     40s] ### Time Record (Post Callback) is uninstalled.
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] #globalDetailRoute statistics:
[01/10 10:30:34     40s] #Cpu time = 00:00:07
[01/10 10:30:34     40s] #Elapsed time = 00:00:07
[01/10 10:30:34     40s] #Increased memory = 10.82 (MB)
[01/10 10:30:34     40s] #Total memory = 829.68 (MB)
[01/10 10:30:34     40s] #Peak memory = 896.21 (MB)
[01/10 10:30:34     40s] #Number of warnings = 4
[01/10 10:30:34     40s] #Total number of warnings = 36
[01/10 10:30:34     40s] #Number of fails = 0
[01/10 10:30:34     40s] #Total number of fails = 0
[01/10 10:30:34     40s] #Complete globalDetailRoute on Fri Jan 10 10:30:34 2025
[01/10 10:30:34     40s] #
[01/10 10:30:34     40s] ### import design signature (98): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/10 10:30:34     40s] ### Time Record (globalDetailRoute) is uninstalled.
[01/10 10:30:35     40s] % End globalDetailRoute (date=01/10 10:30:34, total cpu=0:00:06.6, real=0:00:07.0, peak res=896.2M, current mem=828.5M)
[01/10 10:30:35     40s] #routeDesign: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 824.68 (MB), peak = 896.21 (MB)
[01/10 10:30:35     40s] 
[01/10 10:30:35     40s] *** Summary of all messages that are not suppressed in this session:
[01/10 10:30:35     40s] Severity  ID               Count  Summary                                  
[01/10 10:30:35     40s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[01/10 10:30:35     40s] WARNING   IMPEXT-2883         24  The resistance extracted for a wire belo...
[01/10 10:30:35     40s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/10 10:30:35     40s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[01/10 10:30:35     40s] *** Message Summary: 26 warning(s), 1 error(s)
[01/10 10:30:35     40s] 
[01/10 10:30:35     40s] ### Time Record (routeDesign) is uninstalled.
[01/10 10:30:35     40s] ### 
[01/10 10:30:35     40s] ###   Scalability Statistics
[01/10 10:30:35     40s] ### 
[01/10 10:30:35     40s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:35     40s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/10 10:30:35     40s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:35     40s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/10 10:30:35     40s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:35     40s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:35     40s] ###   Shielding                     |        00:00:02|        00:00:02|             1.0|
[01/10 10:30:35     40s] ###   Entire Command                |        00:00:07|        00:00:07|             1.0|
[01/10 10:30:35     40s] ### --------------------------------+----------------+----------------+----------------+
[01/10 10:30:35     40s] ### 
[01/10 10:30:35     40s] #% End routeDesign (date=01/10 10:30:35, total cpu=0:00:06.8, real=0:00:07.0, peak res=896.2M, current mem=824.7M)
[01/10 10:30:35     40s] <CMD> setDrawView place
[01/10 10:30:35     40s] <CMD> deselectAll
[01/10 10:30:35     40s] <CMD> write_lef_abstract -cutObsMinSpacing FULLCHIPcore.lef
[01/10 10:30:58     42s] <CMD> fit
[01/10 10:31:20     45s] <CMD> zoomBox -55.30000 2.49600 96.47600 74.30400
[01/10 10:31:22     45s] <CMD> zoomBox -47.66700 7.88100 81.34300 68.91800
[01/10 10:31:23     45s] <CMD> zoomBox -41.17900 12.45800 68.48000 64.34000
[01/10 10:31:41     48s] <CMD> zoomBox -18.12400 29.51900 39.12200 56.60300
[01/10 10:31:42     48s] <CMD> zoomBox -11.13800 34.69000 30.22400 54.25900
[01/10 10:31:43     48s] <CMD> zoomBox -1.01900 42.17900 17.33600 50.86300
[01/10 10:31:44     48s] <CMD> zoomBox 2.83900 45.03400 12.42200 49.56800
[01/10 10:31:46     49s] <CMD> zoomBox -8.42100 36.70400 26.75600 53.34700
[01/10 10:31:47     49s] <CMD> zoomBox -33.97700 17.79100 59.29700 61.92100
[01/10 10:31:49     49s] <CMD> zoomBox -3.60000 46.91100 21.81900 58.93700
[01/10 10:31:50     49s] <CMD> zoomBox 3.48600 53.70400 13.07600 58.24100
[01/10 10:31:52     49s] <CMD> zoomBox -10.76200 40.04700 30.65100 59.64000
[01/10 10:31:53     50s] <CMD> zoomBox -34.00900 17.76400 59.32900 61.92400
[01/10 10:31:54     50s] <CMD> zoomBox -103.02400 -48.38600 144.46400 68.70500
[01/10 10:31:55     50s] <CMD> fit
[01/10 10:32:07     51s] <CMD> zoomBox -32.31200 5.31400 96.69800 66.35100
[01/10 10:32:08     51s] <CMD> zoomBox -9.21600 11.92800 83.99500 56.02800
[01/10 10:32:13     52s] <CMD> zoomBox 23.98200 21.91200 65.34400 41.48100
[01/10 10:32:14     52s] <CMD> zoomBox 43.24700 27.70500 54.51900 33.03800
[01/10 10:32:18     53s] <CMD> zoomBox 23.97400 21.90800 65.34700 41.48200
[01/10 10:32:18     53s] <CMD> zoomBox -0.28400 14.61100 78.97500 52.11000
[01/10 10:32:19     53s] <CMD> zoomBox -32.17200 5.02000 96.88900 66.08100
[01/10 10:32:22     53s] <CMD> zoomBox -106.33900 -9.30500 140.90200 107.66900
[01/10 10:32:23     54s] <CMD> zoomBox -7.44000 -1.93100 85.80900 42.18700
[01/10 10:32:24     54s] <CMD> zoomBox 21.18500 0.20300 69.86200 23.23300
[01/10 10:32:25     54s] <CMD> zoomBox -82.53500 -7.53300 127.64100 91.90500
[01/10 10:32:26     54s] <CMD> zoomBox -167.34900 -13.86000 174.88900 148.05900
[01/10 10:32:28     54s] <CMD> fit
[01/10 10:33:04     60s] <CMD> saveDesign FULLCHIPcore
[01/10 10:33:04     60s] #% Begin save design ... (date=01/10 10:33:04, mem=841.7M)
[01/10 10:33:04     61s] % Begin Save ccopt configuration ... (date=01/10 10:33:04, mem=844.7M)
[01/10 10:33:04     61s] % End Save ccopt configuration ... (date=01/10 10:33:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=845.6M, current mem=845.6M)
[01/10 10:33:04     61s] % Begin Save netlist data ... (date=01/10 10:33:04, mem=865.4M)
[01/10 10:33:04     61s] Writing Binary DB to FULLCHIPcore.dat/FULLCHIPcore.v.bin in single-threaded mode...
[01/10 10:33:04     61s] % End Save netlist data ... (date=01/10 10:33:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=865.6M, current mem=865.6M)
[01/10 10:33:04     61s] Saving symbol-table file ...
[01/10 10:33:05     61s] Saving congestion map file FULLCHIPcore.dat/FULLCHIPcore.route.congmap.gz ...
[01/10 10:33:05     61s] % Begin Save AAE data ... (date=01/10 10:33:05, mem=866.2M)
[01/10 10:33:05     61s] Saving AAE Data ...
[01/10 10:33:05     61s] AAE DB initialization (MEM=1109.95 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/10 10:33:05     61s] % End Save AAE data ... (date=01/10 10:33:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=866.8M, current mem=866.8M)
[01/10 10:33:05     61s] Saving preference file FULLCHIPcore.dat/gui.pref.tcl ...
[01/10 10:33:05     61s] Saving mode setting ...
[01/10 10:33:05     61s] Saving global file ...
[01/10 10:33:06     61s] % Begin Save floorplan data ... (date=01/10 10:33:06, mem=867.5M)
[01/10 10:33:06     61s] Saving floorplan file ...
[01/10 10:33:06     61s] % End Save floorplan data ... (date=01/10 10:33:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=867.5M, current mem=867.5M)
[01/10 10:33:06     61s] Saving PG file FULLCHIPcore.dat/FULLCHIPcore.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Fri Jan 10 10:33:06 2025)
[01/10 10:33:06     61s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1110.0M) ***
[01/10 10:33:06     61s] Saving Drc markers ...
[01/10 10:33:06     61s] ... No Drc file written since there is no markers found.
[01/10 10:33:06     61s] % Begin Save placement data ... (date=01/10 10:33:06, mem=867.6M)
[01/10 10:33:06     61s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/10 10:33:06     61s] Save Adaptive View Pruning View Names to Binary file
[01/10 10:33:06     61s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[01/10 10:33:06     61s] % End Save placement data ... (date=01/10 10:33:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=867.6M, current mem=867.6M)
[01/10 10:33:06     61s] % Begin Save routing data ... (date=01/10 10:33:06, mem=867.6M)
[01/10 10:33:06     61s] Saving route file ...
[01/10 10:33:07     61s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1111.0M) ***
[01/10 10:33:07     61s] % End Save routing data ... (date=01/10 10:33:07, total cpu=0:00:00.0, real=0:00:01.0, peak res=867.7M, current mem=867.7M)
[01/10 10:33:07     61s] Saving property file FULLCHIPcore.dat/FULLCHIPcore.prop
[01/10 10:33:07     61s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1114.0M) ***
[01/10 10:33:07     61s] #Saving pin access data to file FULLCHIPcore.dat/FULLCHIPcore.apa ...
[01/10 10:33:07     61s] #
[01/10 10:33:07     61s] % Begin Save power constraints data ... (date=01/10 10:33:07, mem=868.3M)
[01/10 10:33:07     61s] % End Save power constraints data ... (date=01/10 10:33:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.4M, current mem=868.4M)
[01/10 10:33:14     67s] Generated self-contained design FULLCHIPcore.dat
[01/10 10:33:14     67s] #% End save design ... (date=01/10 10:33:14, total cpu=0:00:06.8, real=0:00:10.0, peak res=871.2M, current mem=871.2M)
[01/10 10:33:14     67s] *** Message Summary: 0 warning(s), 0 error(s)
[01/10 10:33:14     67s] 
[01/10 10:33:28     70s] 
[01/10 10:33:28     70s] *** Memory Usage v#2 (Current mem = 1124.867M, initial mem = 272.281M) ***
[01/10 10:33:28     70s] 
[01/10 10:33:28     70s] *** Summary of all messages that are not suppressed in this session:
[01/10 10:33:28     70s] Severity  ID               Count  Summary                                  
[01/10 10:33:28     70s] WARNING   IMPTRN-1101          2  Could not determine power-rail locations...
[01/10 10:33:28     70s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/10 10:33:28     70s] WARNING   IMPFP-3961          64  The techSite '%s' has no related standar...
[01/10 10:33:28     70s] WARNING   IMPPTN-3304         11  Pin %s has depth %0.5f which is less tha...
[01/10 10:33:28     70s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[01/10 10:33:28     70s] WARNING   IMPEXT-2883         50  The resistance extracted for a wire belo...
[01/10 10:33:28     70s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[01/10 10:33:28     70s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[01/10 10:33:28     70s] WARNING   IMPDB-2078          10  Output pin %s of instance %s is connecte...
[01/10 10:33:28     70s] ERROR     IMPDC-634            3  Failed to build the timing graph since t...
[01/10 10:33:28     70s] WARNING   IMPSR-1239           3  Wire segment (%1.2f %1.2f) (%1.2f %1.2f)...
[01/10 10:33:28     70s] WARNING   IMPSR-1242           1  %s: %d wire segments without shape defin...
[01/10 10:33:28     70s] WARNING   IMPSR-1253           1  Unable to find any standard cell pin con...
[01/10 10:33:28     70s] WARNING   IMPSR-1256           1  Unable to find any CORE class pad pin of...
[01/10 10:33:28     70s] WARNING   IMPSR-2031           2  For net %s, no suitable cell can be take...
[01/10 10:33:28     70s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/10 10:33:28     70s] WARNING   IMPSP-6008           1  There are no area I/O rows.              
[01/10 10:33:28     70s] WARNING   IMPSP-390            6  Could not determine power-rail locations...
[01/10 10:33:28     70s] WARNING   IMPSP-2022           1  No instances to legalize %s              
[01/10 10:33:28     70s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/10 10:33:28     70s] *** Message Summary: 161 warning(s), 3 error(s)
[01/10 10:33:28     70s] 
[01/10 10:33:28     70s] --- Ending "Innovus" (totcpu=0:01:10, real=0:04:06, mem=1124.9M) ---
