Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Nov 25 10:50:26 2025
| Host         : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file Design_2_wrapper_control_sets_placed.rpt
| Design       : Design_2_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   227 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     8 |
| >= 16              |   104 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             247 |           70 |
| No           | No                    | Yes                    |             604 |          144 |
| No           | Yes                   | No                     |             468 |          172 |
| Yes          | No                    | No                     |             360 |           79 |
| Yes          | No                    | Yes                    |            1064 |          204 |
| Yes          | Yes                   | No                     |            2082 |          487 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                                                                     Enable Signal                                                                                                     |                                                                                    Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/counter0                                                                                                                                                           |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core3_process.counter[0]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core2_process.counter[0]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core1_process.counter[0]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/interleaver_din_ready_i_1_n_0                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/dpd_din_data_I0                                                                                                                                                                                |                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/state30                                                                                                                                                            |                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/data_state0                                                                                                                                                                                    |                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/splitter_case[2]_i_1_n_0                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/Pre_Distortion_Filter_0/U0/data_out_valid_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/n                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/state[2]_i_1_n_0                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                     |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                    |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/state00                                                                                                                                                            |                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/state20                                                                                                                                                            |                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                         | reset_IBUF_inst/O                                                                                                                                                                     |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/state10                                                                                                                                                            |                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/control_unit_process.i[3]_i_1_n_0                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/control_unit_process.delay_cnt[3]_i_1_n_0                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/col_cnt                                                                                                                                                                             | reset_IBUF_inst/O                                                                                                                                                                     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/delay_cnt                                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |              5 |         1.25 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/index0                                                                                                                                                                                         |                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                     |                3 |              6 |         2.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                     |                4 |              6 |         1.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/control_unit_process.k[6]_i_1_n_0                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/row_cnt                                                                                                                                                                             | reset_IBUF_inst/O                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/symbol_counter[9]_i_1_n_0                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |             11 |        11.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |             11 |        11.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             11 |         1.83 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             11 |         2.20 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             11 |         2.20 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             11 |         2.20 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             11 |         2.75 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             14 |         2.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             17 |         2.83 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                                                       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                  | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                    |                7 |             18 |         2.57 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                                                       |                8 |             18 |         2.25 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                                                       |                7 |             18 |         2.57 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             19 |         3.17 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             20 |         3.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                7 |             24 |         3.43 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/mapper_din_valid                                                                                                                                                                               | reset_IBUF_inst/O                                                                                                                                                                     |               18 |             24 |         1.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | Design_2_i/LDPC_encoder_0/U0/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                7 |             24 |         3.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |               10 |             24 |         2.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                8 |             24 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                8 |             24 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | Design_2_i/LDPC_encoder_0/U0/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                            | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                9 |             24 |         2.67 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                   | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                       | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                7 |             24 |         3.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                7 |             24 |         3.43 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                   | Design_2_i/Polyphase_filter_0/U0/axis_data_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                         |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | Design_2_i/LDPC_encoder_0/U0/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |               10 |             24 |         2.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | Design_2_i/LDPC_encoder_0/U0/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                7 |             24 |         3.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                2 |             24 |        12.00 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                              | Design_2_i/CU_top_0/U0/Input_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                    |                9 |             27 |         3.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                9 |             30 |         3.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             30 |         5.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                9 |             31 |         3.44 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                9 |             31 |         3.44 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                                                       |                4 |             31 |         7.75 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                                                       |                4 |             31 |         7.75 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/Scrambler_32bits_0/U0/tmp_seed[30]_i_1_n_0                                                                                                                                                                 | reset_IBUF_inst/O                                                                                                                                                                     |                7 |             31 |         4.43 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                                                       |                4 |             31 |         7.75 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                                                       |                4 |             31 |         7.75 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/write_addr__0                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_IBUF_BUFGCE | Design_2_i/Pre_Distortion_Filter_0/U0/data_out_valid_i_1_n_0                                                                                                                                                          | Design_2_i/Pre_Distortion_Filter_0/U0/Q_output[15]_i_1_n_0                                                                                                                            |                4 |             32 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/FSM_onehot_state_reg_n_0_[2]                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/row_index[0]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3[0][31]_i_1_n_0                                                                                                        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/p_1_in                                                                                                                                                                               | Design_2_i/Polyphase_filter_0/U0/data_out_I[15]_i_1_n_0                                                                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0[0][31]_i_1_n_0                                                                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1[0][31]_i_1_n_0                                                                                                        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1[1][31]_i_1_n_0                                                                                                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2[1][31]_i_1_n_0                                                                                                        |                5 |             32 |         6.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                3 |             32 |        10.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                3 |             32 |        10.67 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/FSM_onehot_data_state_reg_n_0_[0]                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/splitter_data_in[31]_i_1_n_0                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                3 |             32 |        10.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/pilot_symbols0                                                                                                                                                                                 | Design_2_i/CU_top_0/U0/pilot_symbols[31]_i_1_n_0                                                                                                                                      |                5 |             32 |         6.40 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/scrambler_din_data[31]_i_1_n_0                                                                                                                                                                 | reset_IBUF_inst/O                                                                                                                                                                     |               15 |             32 |         2.13 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                       |                3 |             32 |        10.67 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2[0][31]_i_1_n_0                                                                                                        |               10 |             32 |         3.20 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFGCE | Design_2_i/CU_top_0/U0/payload_process.frame_counter[31]_i_1_n_0                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3[1][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1]0                                                                                                                                               | Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0[1][31]_i_1_n_0                                                                                                        |                7 |             32 |         4.57 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                9 |             33 |         3.67 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/tail_tmp[0]_i_2_n_0                                                                                                                                                                  | Design_2_i/Polyphase_filter_0/U0/tail_tmp[0]_i_1_n_0                                                                                                                                  |                4 |             33 |         8.25 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                               | Design_2_i/LDPC_encoder_0/U0/Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             33 |         8.25 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/reminder[3]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                       |               10 |             34 |         3.40 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                9 |             35 |         3.89 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             35 |         4.38 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               11 |             35 |         3.18 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               12 |             35 |         2.92 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  clk_IBUF_BUFGCE | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                                                       |                3 |             40 |        13.33 |
|  clk_IBUF_BUFGCE | Design_2_i/block_interleaver_0/U0/p_0_in                                                                                                                                                                              |                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               18 |             49 |         2.72 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               16 |             49 |         3.06 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               15 |             49 |         3.27 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | Design_2_i/LDPC_encoder_0/U0/LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               15 |             49 |         3.27 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       |                                                                                                                                                                                       |               70 |            247 |         3.53 |
|  clk_IBUF_BUFGCE |                                                                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                     |              144 |            604 |         4.19 |
|  clk_IBUF_BUFGCE | Design_2_i/Polyphase_filter_0/U0/filter2fifo_ready1                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                     |              102 |            737 |         7.23 |
+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


