<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 30 14:50:20 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6055</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2850</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>51</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.761</td>
<td>128.844
<td>0.000</td>
<td>3.881</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.761</td>
<td>128.844
<td>0.000</td>
<td>3.881</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.523</td>
<td>64.422
<td>0.000</td>
<td>7.761</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.523</td>
<td>64.422
<td>0.000</td>
<td>7.761</td>
<td>u_pll/pll_inst/CLKOUT</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>64.422(MHz)</td>
<td>87.248(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>64.422(MHz)</td>
<td>74.174(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.757</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.726</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.666</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.666</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>6.027</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.587</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.948</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.556</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.495</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.495</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>2.327</td>
<td>5.857</td>
</tr>
<tr>
<td>19</td>
<td>2.041</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/D2</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>13.437</td>
</tr>
<tr>
<td>20</td>
<td>2.047</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/D2</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>13.431</td>
</tr>
<tr>
<td>21</td>
<td>2.138</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>0.186</td>
<td>1.274</td>
</tr>
<tr>
<td>22</td>
<td>2.465</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WRE</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>13.015</td>
</tr>
<tr>
<td>23</td>
<td>2.469</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/WRE</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>13.010</td>
</tr>
<tr>
<td>24</td>
<td>2.501</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/WRE</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.979</td>
</tr>
<tr>
<td>25</td>
<td>2.552</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/WRE</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>0.000</td>
<td>12.927</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.355</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_27_s0/Q</td>
<td>u_psram/ff_rd_data1_11_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>0.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.323</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_22_s0/Q</td>
<td>u_psram/ff_rd_data1_6_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.323</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_16_s0/Q</td>
<td>u_psram/ff_rd_data0_0_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.323</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0/Q</td>
<td>u_psram/ff_rd_data0_2_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>0.971</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.292</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
<td>u_psram/ff_rd_data1_1_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.292</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
<td>u_psram/ff_rd_data1_8_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.292</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
<td>u_psram/ff_rd_data1_10_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.171</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_17_s0/Q</td>
<td>u_psram/ff_rd_data0_1_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.167</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_19_s0/Q</td>
<td>u_psram/ff_rd_data1_3_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.127</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.139</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_23_s0/Q</td>
<td>u_psram/ff_rd_data1_7_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.135</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_16_s0/Q</td>
<td>u_psram/ff_rd_data1_0_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.058</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0/Q</td>
<td>u_psram/ff_rd_data0_en_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.032</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.435</td>
<td>1.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.031</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
<td>u_psram/ff_init_complete1_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.025</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
<td>u_psram/ff_rd_data1_en_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.270</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.018</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_27_s0/Q</td>
<td>u_psram/ff_rd_data0_11_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.277</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.017</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_26_s0/Q</td>
<td>u_psram/ff_rd_data0_10_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.277</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.016</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_21_s0/Q</td>
<td>u_psram/ff_rd_data1_5_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.016</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_28_s0/Q</td>
<td>u_psram/ff_rd_data1_12_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.278</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.001</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_20_s0/Q</td>
<td>u_psram/ff_rd_data1_4_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.294</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.997</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_18_s0/Q</td>
<td>u_psram/ff_rd_data1_2_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.297</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.996</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_25_s0/Q</td>
<td>u_psram/ff_rd_data1_9_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.989</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.435</td>
<td>1.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.970</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_29_s0/Q</td>
<td>u_psram/ff_rd_data1_13_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.968</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_31_s0/Q</td>
<td>u_psram/ff_rd_data1_15_s0/D</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.264</td>
<td>1.327</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.915</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.881</td>
<td>-0.189</td>
<td>5.910</td>
</tr>
<tr>
<td>10</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>11</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>12</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>13</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>14</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>15</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>16</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>17</td>
<td>1.953</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.761</td>
<td>-0.177</td>
<td>5.910</td>
</tr>
<tr>
<td>18</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>19</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>20</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>21</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>22</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>23</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>24</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
<tr>
<td>25</td>
<td>7.273</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>15.523</td>
<td>2.264</td>
<td>5.910</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_0_s3/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>2</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_1_s3/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>3</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_4_s3/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>4</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>5</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>6</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_3_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>7</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>8</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_6_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>9</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>10</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_9_s1/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>11</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_1_s0/PRESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>12</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>13</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>14</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>15</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>16</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>17</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_1_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>18</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/PRESET</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>19</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>20</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>21</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>22</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>23</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_5_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>24</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_d2_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
<tr>
<td>25</td>
<td>1.599</td>
<td>ff_reset_6_s0/Q</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_0_s0/CLEAR</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.614</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/dll_lock_d0_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_rd_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.433</td>
<td>7.683</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.174%; route: 3.484, 56.948%; tC2Q: 0.115, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.345</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>15.294</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3/I1</td>
</tr>
<tr>
<td>16.393</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>15.667</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.554, 44.570%; route: 3.062, 53.424%; tC2Q: 0.115, 2.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.801%; route: 3.393, 56.292%; tC2Q: 0.115, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.456</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>14.006</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>14.063</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>14.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>14.120</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>14.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.177</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.922</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/I0</td>
</tr>
<tr>
<td>15.983</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.801%; route: 3.393, 56.292%; tC2Q: 0.115, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.610</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 42.352%; route: 3.314, 55.715%; tC2Q: 0.115, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.175</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>15.124</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3/I2</td>
</tr>
<tr>
<td>16.223</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3/F</td>
</tr>
<tr>
<td>16.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>15.667</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.554, 45.935%; route: 2.891, 51.998%; tC2Q: 0.115, 2.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.519</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 43.016%; route: 3.222, 55.021%; tC2Q: 0.115, 1.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dll/CLKIN</td>
</tr>
<tr>
<td>11.343</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_dll/STEP[1]</td>
</tr>
<tr>
<td>13.286</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/I1</td>
</tr>
<tr>
<td>13.836</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20/COUT</td>
</tr>
<tr>
<td>13.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/CIN</td>
</tr>
<tr>
<td>13.893</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21/COUT</td>
</tr>
<tr>
<td>13.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/CIN</td>
</tr>
<tr>
<td>13.950</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22/COUT</td>
</tr>
<tr>
<td>13.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C7[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/CIN</td>
</tr>
<tr>
<td>14.007</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C7[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23/COUT</td>
</tr>
<tr>
<td>14.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/CIN</td>
</tr>
<tr>
<td>14.064</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24/COUT</td>
</tr>
<tr>
<td>14.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/CIN</td>
</tr>
<tr>
<td>14.121</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25/COUT</td>
</tr>
<tr>
<td>14.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/CIN</td>
</tr>
<tr>
<td>14.178</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26/COUT</td>
</tr>
<tr>
<td>14.752</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/I1</td>
</tr>
<tr>
<td>15.813</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1/F</td>
</tr>
<tr>
<td>16.519</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0/CLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
<tr>
<td>16.023</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 43.016%; route: 3.222, 55.021%; tC2Q: 0.115, 1.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n108_s3/I0</td>
</tr>
<tr>
<td>3.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n108_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2/I1</td>
</tr>
<tr>
<td>4.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R17C26[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2/F</td>
</tr>
<tr>
<td>9.165</td>
<td>4.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1/I2</td>
</tr>
<tr>
<td>9.791</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1/F</td>
</tr>
<tr>
<td>14.011</td>
<td>4.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>16.052</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 20.020%; route: 10.288, 76.569%; tC2Q: 0.458, 3.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C26[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_4_s3/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n108_s3/I0</td>
</tr>
<tr>
<td>3.055</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C26[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/n108_s3/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2/I1</td>
</tr>
<tr>
<td>4.914</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R17C26[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2/F</td>
</tr>
<tr>
<td>9.165</td>
<td>4.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1/I2</td>
</tr>
<tr>
<td>9.791</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1/F</td>
</tr>
<tr>
<td>14.005</td>
<td>4.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>16.052</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 20.028%; route: 10.283, 76.559%; tC2Q: 0.458, 3.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>4.112</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.503</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td>6.250</td>
<td>-0.254</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 64.012%; tC2Q: 0.458, 35.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/I2</td>
</tr>
<tr>
<td>4.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>8.888</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>10.983</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.009</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>13.589</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s/CLK</td>
</tr>
<tr>
<td>16.053</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 33.877%; route: 8.147, 62.601%; tC2Q: 0.458, 3.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/I2</td>
</tr>
<tr>
<td>4.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>8.888</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>10.983</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.009</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>13.584</td>
<td>1.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s/CLK</td>
</tr>
<tr>
<td>16.053</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 33.889%; route: 8.143, 62.588%; tC2Q: 0.458, 3.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/I2</td>
</tr>
<tr>
<td>4.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>8.888</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>10.983</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.009</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>13.553</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s/CLK</td>
</tr>
<tr>
<td>16.053</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 33.971%; route: 8.111, 62.497%; tC2Q: 0.458, 3.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.574</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.032</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>1.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/I2</td>
</tr>
<tr>
<td>4.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C30[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/I2</td>
</tr>
<tr>
<td>6.198</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R11C31[2][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2210_s0/F</td>
</tr>
<tr>
<td>6.220</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s0/F</td>
</tr>
<tr>
<td>8.888</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/I3</td>
</tr>
<tr>
<td>9.514</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s1/F</td>
</tr>
<tr>
<td>10.983</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/I0</td>
</tr>
<tr>
<td>12.009</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n46_s3/F</td>
</tr>
<tr>
<td>13.501</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s/CLK</td>
</tr>
<tr>
<td>16.053</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.409, 34.106%; route: 8.060, 62.349%; tC2Q: 0.458, 3.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_27_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_27_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_27_s/I1</td>
</tr>
<tr>
<td>1.454</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_27_s/F</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_psram/ff_rd_data1_11_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_11_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_psram/ff_rd_data1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.582%; route: 0.234, 24.950%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_22_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_22_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_22_s/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_22_s/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_psram/ff_rd_data1_6_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_6_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[2][A]</td>
<td>u_psram/ff_rd_data1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_16_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_16_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_16_s/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_16_s/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][B]</td>
<td>u_psram/ff_rd_data0_0_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_0_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[0][B]</td>
<td>u_psram/ff_rd_data0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C9[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_18_s/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_18_s/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>u_psram/ff_rd_data0_2_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_2_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C9[2][A]</td>
<td>u_psram/ff_rd_data0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.293%; route: 0.266, 27.393%; tC2Q: 0.333, 34.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_17_s/I0</td>
</tr>
<tr>
<td>1.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_17_s/F</td>
</tr>
<tr>
<td>1.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>u_psram/ff_rd_data1_1_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_1_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>u_psram/ff_rd_data1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.126%; route: 0.297, 29.607%; tC2Q: 0.333, 33.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_24_s/I0</td>
</tr>
<tr>
<td>1.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_24_s/F</td>
</tr>
<tr>
<td>1.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>u_psram/ff_rd_data1_8_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_8_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>u_psram/ff_rd_data1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.126%; route: 0.297, 29.607%; tC2Q: 0.333, 33.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_26_s/I0</td>
</tr>
<tr>
<td>1.517</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_26_s/F</td>
</tr>
<tr>
<td>1.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>u_psram/ff_rd_data1_10_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_10_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>u_psram/ff_rd_data1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.126%; route: 0.297, 29.607%; tC2Q: 0.333, 33.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_17_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C9[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_17_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_17_s/I1</td>
</tr>
<tr>
<td>1.638</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_17_s/F</td>
</tr>
<tr>
<td>1.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_psram/ff_rd_data0_1_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_1_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>u_psram/ff_rd_data0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.474%; route: 0.234, 20.865%; tC2Q: 0.333, 29.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_19_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_19_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_19_s/I1</td>
</tr>
<tr>
<td>1.642</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_19_s/F</td>
</tr>
<tr>
<td>1.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_psram/ff_rd_data1_3_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_3_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C28[0][A]</td>
<td>u_psram/ff_rd_data1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.333%; route: 0.238, 21.092%; tC2Q: 0.333, 29.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_23_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_23_s0/Q</td>
</tr>
<tr>
<td>1.114</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_23_s/I1</td>
</tr>
<tr>
<td>1.670</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_23_s/F</td>
</tr>
<tr>
<td>1.670</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_psram/ff_rd_data1_7_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_7_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>u_psram/ff_rd_data1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.120%; route: 0.266, 23.031%; tC2Q: 0.333, 28.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_16_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_16_s0/Q</td>
</tr>
<tr>
<td>1.118</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_16_s/I1</td>
</tr>
<tr>
<td>1.674</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_16_s/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>u_psram/ff_rd_data1_0_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_0_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[2][A]</td>
<td>u_psram/ff_rd_data1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 47.964%; route: 0.270, 23.280%; tC2Q: 0.333, 28.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid_d_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s/I1</td>
</tr>
<tr>
<td>1.751</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_valid0_d_s/F</td>
</tr>
<tr>
<td>1.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_psram/ff_rd_data0_en_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_en_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_psram/ff_rd_data0_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 30.088%; route: 0.531, 42.952%; tC2Q: 0.333, 26.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.948</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.865</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.100, 76.748%; tC2Q: 0.333, 23.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_init_complete1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_init_complete1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_psram/ff_init_complete1_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_init_complete1_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>u_psram/ff_init_complete1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.930, 73.623%; tC2Q: 0.333, 26.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/init_calib_d2_s0/Q</td>
</tr>
<tr>
<td>1.412</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_valid1_d_s/I0</td>
</tr>
<tr>
<td>1.784</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_valid1_d_s/F</td>
</tr>
<tr>
<td>1.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>u_psram/ff_rd_data1_en_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_en_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>u_psram/ff_rd_data1_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.303%; route: 0.564, 44.440%; tC2Q: 0.333, 26.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_27_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_27_s0/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_27_s/I1</td>
</tr>
<tr>
<td>1.792</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_27_s/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>u_psram/ff_rd_data0_11_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_11_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[1][B]</td>
<td>u_psram/ff_rd_data0_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.133%; route: 0.572, 44.762%; tC2Q: 0.333, 26.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data0_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_26_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C9[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_26_s0/Q</td>
</tr>
<tr>
<td>1.420</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_26_s/I1</td>
</tr>
<tr>
<td>1.792</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data0_d_26_s/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data0_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>u_psram/ff_rd_data0_10_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data0_10_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C9[1][A]</td>
<td>u_psram/ff_rd_data0_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.127%; route: 0.572, 44.774%; tC2Q: 0.333, 26.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_21_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C32[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_21_s0/Q</td>
</tr>
<tr>
<td>1.421</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_21_s/I1</td>
</tr>
<tr>
<td>1.793</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_21_s/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>u_psram/ff_rd_data1_5_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_5_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][B]</td>
<td>u_psram/ff_rd_data1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.106%; route: 0.573, 44.813%; tC2Q: 0.333, 26.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_28_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C33[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_28_s0/Q</td>
</tr>
<tr>
<td>1.421</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_28_s/I1</td>
</tr>
<tr>
<td>1.793</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_28_s/F</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_psram/ff_rd_data1_12_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_12_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>u_psram/ff_rd_data1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.106%; route: 0.573, 44.813%; tC2Q: 0.333, 26.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_20_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C33[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_20_s0/Q</td>
</tr>
<tr>
<td>1.082</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_20_s/I1</td>
</tr>
<tr>
<td>1.808</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_20_s/F</td>
</tr>
<tr>
<td>1.808</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_psram/ff_rd_data1_4_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_4_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>u_psram/ff_rd_data1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.113%; route: 0.234, 18.123%; tC2Q: 0.333, 25.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.997</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_18_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_18_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_18_s/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_18_s/F</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_psram/ff_rd_data1_2_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_2_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_psram/ff_rd_data1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.973%; route: 0.238, 18.327%; tC2Q: 0.333, 25.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_25_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C31[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_25_s0/Q</td>
</tr>
<tr>
<td>1.087</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_25_s/I1</td>
</tr>
<tr>
<td>1.813</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_25_s/F</td>
</tr>
<tr>
<td>1.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_psram/ff_rd_data1_9_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_9_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>u_psram/ff_rd_data1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 55.928%; route: 0.239, 18.393%; tC2Q: 0.333, 25.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C13[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R20C13[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.991</td>
<td>1.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.653</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.865</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.980</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.143, 77.427%; tC2Q: 0.333, 22.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_29_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C32[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_29_s0/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_29_s/I1</td>
</tr>
<tr>
<td>1.839</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_29_s/F</td>
</tr>
<tr>
<td>1.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_psram/ff_rd_data1_13_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_13_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>u_psram/ff_rd_data1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 54.657%; route: 0.267, 20.179%; tC2Q: 0.333, 25.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/ff_rd_data1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_31_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data_d_31_s0/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_31_s/I1</td>
</tr>
<tr>
<td>1.841</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/rd_data1_d_31_s/F</td>
</tr>
<tr>
<td>1.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td style=" font-weight:bold;">u_psram/ff_rd_data1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_psram/ff_rd_data1_15_s0/CLK</td>
</tr>
<tr>
<td>2.809</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/ff_rd_data1_15_s0</td>
</tr>
<tr>
<td>2.809</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34[1][A]</td>
<td>u_psram/ff_rd_data1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.264</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 54.725%; route: 0.267, 20.148%; tC2Q: 0.333, 25.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.881</td>
<td>3.881</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.533</td>
<td>2.653</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>6.908</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>6.878</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>6.833</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>7.761</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.414</td>
<td>2.653</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>10.662</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>10.777</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>10.747</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>10.702</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.761</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.838</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>3.297</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>4.589</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>693</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>8.749</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>15.523</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>777</td>
<td>LEFTSIDE[0]</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.097</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>16.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>16.022</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.264</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>15.523</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 17.461%; route: 4.420, 74.785%; tC2Q: 0.458, 7.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_9_s1/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_1_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_1_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C21[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_0_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_1_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/flag_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/dll_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_2_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_5_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/cs_memsync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_d2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_d2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_d2_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_d2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.794</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>ff_reset_6_s0/CLK</td>
</tr>
<tr>
<td>3.112</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>239</td>
<td>R11C29[1][B]</td>
<td style=" font-weight:bold;">ff_reset_6_s0/Q</td>
</tr>
<tr>
<td>4.393</td>
<td>1.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td style=" font-weight:bold;">u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>2.595</td>
<td>2.595</td>
<td>tCL</td>
<td>RR</td>
<td>342</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>2.779</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_0_s0/CLK</td>
</tr>
<tr>
<td>2.794</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C20[0][A]</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.280, 79.344%; tC2Q: 0.333, 20.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/dll_lock_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/dll_lock_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/dll_lock_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_rd_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_rd_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_rd_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cats_r_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_all_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.433</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.761</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.091</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.354</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.523</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.853</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.037</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>777</td>
<td>clk_out</td>
<td>2.041</td>
<td>0.262</td>
</tr>
<tr>
<td>693</td>
<td>ddr_rsti</td>
<td>-1.915</td>
<td>3.128</td>
</tr>
<tr>
<td>342</td>
<td>clk</td>
<td>-1.915</td>
<td>0.262</td>
</tr>
<tr>
<td>239</td>
<td>ff_reset[6]</td>
<td>8.790</td>
<td>2.301</td>
</tr>
<tr>
<td>78</td>
<td>w_init_complete0</td>
<td>5.762</td>
<td>4.219</td>
</tr>
<tr>
<td>77</td>
<td>w_init_complete1</td>
<td>5.353</td>
<td>2.175</td>
</tr>
<tr>
<td>43</td>
<td>n1140_3</td>
<td>4.406</td>
<td>1.948</td>
</tr>
<tr>
<td>43</td>
<td>n1140_3</td>
<td>3.330</td>
<td>2.961</td>
</tr>
<tr>
<td>41</td>
<td>clk_x2</td>
<td>-0.757</td>
<td>0.376</td>
</tr>
<tr>
<td>39</td>
<td>rd_data_ctrl</td>
<td>10.028</td>
<td>2.178</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C21</td>
<td>83.33%</td>
</tr>
<tr>
<td>R9C14</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R18C9</td>
<td>81.94%</td>
</tr>
<tr>
<td>R18C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C27</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C9</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
