{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715366184218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715366184218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 13:36:24 2024 " "Processing started: Fri May 10 13:36:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715366184218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715366184218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usage_MAX7219 -c usage_MAX7219 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off usage_MAX7219 -c usage_MAX7219 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715366184218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715366184510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715366184510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usage_max7219.v 1 1 " "Found 1 design units, including 1 entities, in source file usage_max7219.v" { { "Info" "ISGN_ENTITY_NAME" "1 usage_MAX7219 " "Found entity 1: usage_MAX7219" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715366192372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max7219.v 1 1 " "Found 1 design units, including 1 entities, in source file max7219.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX7219 " "Found entity 1: MAX7219" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715366192372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busy usage_MAX7219.v(12) " "Verilog HDL Implicit Net warning at usage_MAX7219.v(12): created implicit net for \"busy\"" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(9) " "Verilog HDL Parameter Declaration warning at MAX7219.v(9): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(10) " "Verilog HDL Parameter Declaration warning at MAX7219.v(10): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(11) " "Verilog HDL Parameter Declaration warning at MAX7219.v(11): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(12) " "Verilog HDL Parameter Declaration warning at MAX7219.v(12): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(13) " "Verilog HDL Parameter Declaration warning at MAX7219.v(13): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MAX7219 MAX7219.v(14) " "Verilog HDL Parameter Declaration warning at MAX7219.v(14): Parameter Declaration in module \"MAX7219\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1715366192372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "usage_MAX7219 " "Elaborating entity \"usage_MAX7219\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715366192402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 usage_MAX7219.v(85) " "Verilog HDL assignment warning at usage_MAX7219.v(85): truncated value with size 32 to match size of target (4)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shutdown usage_MAX7219.v(102) " "Verilog HDL Always Construct warning at usage_MAX7219.v(102): variable \"shutdown\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[0\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[1\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[2\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[3\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[4\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[5\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[6\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[0\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[0\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[1\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[1\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[2\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[2\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[3\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[3\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[4\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[4\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[5\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[5\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[6\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[6\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[7\]\[7\] usage_MAX7219.v(30) " "Inferred latch for \"display\[7\]\[7\]\" at usage_MAX7219.v(30)" {  } { { "usage_MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX7219 MAX7219:U0 " "Elaborating entity \"MAX7219\" for hierarchy \"MAX7219:U0\"" {  } { { "usage_MAX7219.v" "U0" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/usage_MAX7219.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715366192404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MAX7219.v(17) " "Verilog HDL assignment warning at MAX7219.v(17): truncated value with size 32 to match size of target (1)" {  } { { "MAX7219.v" "" { Text "C:/Users/sebas/Documents/Repositorios/entrega-1-proyecto-grupo25-2024-1/scr/Prueba SPI 8x8/MAX7219.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715366192404 "|usage_MAX7219|MAX7219:U0"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715366192482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 13:36:32 2024 " "Processing ended: Fri May 10 13:36:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715366192482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715366192482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715366192482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715366192482 ""}
