OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 5 output buffers.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 80 instances.
Design Stats
--------------------------------
total instances           222
multi row instances         0
fixed instances            84
nets                      161
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1258.7 u^2
utilization                45 %
utilization padded         76 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      637.3 u
average displacement      2.9 u
max displacement         28.1 u
original HPWL          2048.4 u
legalized HPWL         2488.7 u
delta HPWL                 21 %

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before            2488.7 u
[INFO DPL-0022] HPWL after             2416.3 u
[INFO DPL-0023] HPWL delta               -2.9 %
[WARNING DPL-0005] Overlap check failed (11).
 PHY_43 overlaps PHY_1
 PHY_45 overlaps PHY_3
 PHY_49 overlaps PHY_7
 PHY_53 overlaps PHY_11
 PHY_57 overlaps PHY_15
 PHY_61 overlaps PHY_19
 PHY_65 overlaps PHY_23
 PHY_69 overlaps PHY_27
 PHY_73 overlaps PHY_31
 PHY_77 overlaps PHY_35
 PHY_83 overlaps PHY_39
