// Seed: 1480655813
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output reg id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6
);
  tri1 id_7;
  always @(posedge id_5) begin
    id_3 <= 1;
  end
  logic id_8;
  logic id_9 = id_4;
  logic id_10, id_11 = id_11;
  assign id_8  = 1'b0;
  assign id_10 = id_1;
  assign id_10 = id_1 && 1;
  logic id_12;
  assign id_7[1] = 1;
  assign id_3 = (1);
  logic id_13;
  logic id_14 = id_0;
  logic id_15;
  logic id_16;
  logic id_17;
  logic id_18 = 1;
endmodule
