<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Error_correction_Write4_0_0_synth_1" LaunchDir="C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test4/SRAM_Breadboard_Test4.runs/Error_correction_Write4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Error_correction_Read4_0_0_synth_1" LaunchDir="C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test4/SRAM_Breadboard_Test4.runs/Error_correction_Read4_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test4/SRAM_Breadboard_Test4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Error_correction_Write4_0_0_synth_1"/>
		<Parent Id="Error_correction_Read4_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/GitHub/GLITCH-Software/FPGA/SRAM TESTING/SRAM_Breadboard_Test4/SRAM_Breadboard_Test4.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Error_correction_Write4_0_0_synth_1"/>
		<Parent Id="Error_correction_Read4_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

