// Seed: 2768400820
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1
    , id_10,
    input wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8
);
  always @(1)
    if (id_7) id_10 <= "";
    else begin
      fork
        id_11(1 == id_7, 1);
        begin
          id_10 <= 1 - 1;
          release id_10;
        end
      join
    end
  supply1 id_12;
  assign id_12 = 1'b0;
  wire id_13;
  wire id_14;
  module_0();
  wire id_15;
  id_16(
      .id_0(id_15),
      .id_1(id_6),
      .id_2(id_4),
      .id_3(1'b0),
      .id_4(id_14 * 1'b0 - id_14),
      .id_5(id_7 < 1),
      .id_6(id_6)
  );
  wire id_17 = id_15;
endmodule
