$date
	Mon Aug 11 22:00:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module work7Sim $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cu $end
$var reg 1 # ci $end
$var reg 1 $ k $end
$var reg 4 % x [3:0] $end
$var reg 4 & y [3:0] $end
$scope module UUT $end
$var wire 1 # ci $end
$var wire 1 $ k $end
$var wire 4 ' s [3:0] $end
$var wire 4 ( x [3:0] $end
$var wire 4 ) y [3:0] $end
$var wire 4 * not_y [3:0] $end
$var wire 1 " cu $end
$var wire 4 + c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 +
b1110 *
b1 )
b1 (
b0 '
b1 &
b1 %
1$
1#
1"
b0 !
$end
#10
0"
b100 +
b101 !
b101 '
b11 *
0$
0#
b11 &
b11 )
b10 %
b10 (
#20
1"
b1101 +
b1 !
b1 '
b1010 *
1$
1#
b101 &
b101 )
b110 %
b110 (
#30
b1110 +
b1110 !
b1110 '
b1111 *
0$
0#
b1111 &
b1111 )
b1111 %
b1111 (
#40
b1111 !
b1111 '
b1111 +
1#
#50
