 
****************************************
Report : qor
Design : s35932
Version: M-2016.12-SP1
Date   : Thu Feb  7 17:31:07 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          5.75
  Critical Path Slack:           0.20
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       1728
  Hierarchical Port Count:       5184
  Leaf Cell Count:               5972
  Buf/Inv Cell Count:            1291
  Buf Cell Count:                  77
  Inv Cell Count:                1214
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4244
  Sequential Cell Count:         1728
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14168.273850
  Noncombinational Area: 11418.182007
  Buf/Inv Area:           4674.470525
  Total Buffer Area:           160.11
  Total Inverter Area:        4514.36
  Macro/Black Box Area:      0.000000
  Net Area:               4677.087410
  -----------------------------------
  Cell Area:             25586.455857
  Design Area:           30263.543267


  Design Rules
  -----------------------------------
  Total Number of Nets:          6008
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                 60.50
  Mapping Optimization:               48.93
  -----------------------------------------
  Overall Compile Time:              114.77
  Overall Compile Wall Clock Time:   115.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
