-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
-- Version: 2021.1.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GIN_compute_graphs_load_graph is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (1023 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (1023 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    edge_list_in : IN STD_LOGIC_VECTOR (63 downto 0);
    edge_attr_in : IN STD_LOGIC_VECTOR (63 downto 0);
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
    pes_per_node_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pes_per_node_ce0 : OUT STD_LOGIC;
    pes_per_node_we0 : OUT STD_LOGIC;
    pes_per_node_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pes_per_node_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pes_per_node_ce1 : OUT STD_LOGIC;
    pes_per_node_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    degree_tables_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    degree_tables_1_0_ce0 : OUT STD_LOGIC;
    degree_tables_1_0_we0 : OUT STD_LOGIC;
    degree_tables_1_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    degree_tables_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    degree_tables_1_1_ce0 : OUT STD_LOGIC;
    degree_tables_1_1_we0 : OUT STD_LOGIC;
    degree_tables_1_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    degree_tables_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    degree_tables_1_2_ce0 : OUT STD_LOGIC;
    degree_tables_1_2_we0 : OUT STD_LOGIC;
    degree_tables_1_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    degree_tables_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    degree_tables_1_3_ce0 : OUT STD_LOGIC;
    degree_tables_1_3_we0 : OUT STD_LOGIC;
    degree_tables_1_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    num_of_edges_per_pe_1_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges_per_pe_1_3_ap_vld : OUT STD_LOGIC;
    num_of_edges_per_pe_1_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges_per_pe_1_2_ap_vld : OUT STD_LOGIC;
    num_of_edges_per_pe_1_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges_per_pe_1_1_ap_vld : OUT STD_LOGIC;
    num_of_edges_per_pe_1_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges_per_pe_1_0_ap_vld : OUT STD_LOGIC;
    edge_attrs_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    edge_attrs_1_0_ce0 : OUT STD_LOGIC;
    edge_attrs_1_0_we0 : OUT STD_LOGIC;
    edge_attrs_1_0_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
    neighbor_tables_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_tables_1_0_ce0 : OUT STD_LOGIC;
    neighbor_tables_1_0_we0 : OUT STD_LOGIC;
    neighbor_tables_1_0_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    neighbor_tables_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_tables_1_1_ce0 : OUT STD_LOGIC;
    neighbor_tables_1_1_we0 : OUT STD_LOGIC;
    neighbor_tables_1_1_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    neighbor_tables_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_tables_1_2_ce0 : OUT STD_LOGIC;
    neighbor_tables_1_2_we0 : OUT STD_LOGIC;
    neighbor_tables_1_2_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    neighbor_tables_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    neighbor_tables_1_3_ce0 : OUT STD_LOGIC;
    neighbor_tables_1_3_we0 : OUT STD_LOGIC;
    neighbor_tables_1_3_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    edge_attrs_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    edge_attrs_1_1_ce0 : OUT STD_LOGIC;
    edge_attrs_1_1_we0 : OUT STD_LOGIC;
    edge_attrs_1_1_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
    edge_attrs_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    edge_attrs_1_2_ce0 : OUT STD_LOGIC;
    edge_attrs_1_2_we0 : OUT STD_LOGIC;
    edge_attrs_1_2_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
    edge_attrs_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    edge_attrs_1_3_ce0 : OUT STD_LOGIC;
    edge_attrs_1_3_we0 : OUT STD_LOGIC;
    edge_attrs_1_3_d0 : OUT STD_LOGIC_VECTOR (70 downto 0) );
end;


architecture behav of GIN_compute_graphs_load_graph is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1024_lc_1 : STD_LOGIC_VECTOR (1023 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal degree_table_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal degree_table_1_ce0 : STD_LOGIC;
    signal degree_table_1_we0 : STD_LOGIC;
    signal degree_table_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal degree_table_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_271_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_331 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln109_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_reg_360 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln127_fu_281_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln127_reg_376 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln185_fu_298_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln185_reg_400 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal full_pe_degree_tables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal full_pe_degree_tables_ce0 : STD_LOGIC;
    signal full_pe_degree_tables_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal full_pe_degree_tables_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal full_pe_degree_tables_q0 : STD_LOGIC_VECTOR (127 downto 0);
    signal neighbor_table_offsets_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_table_offsets_ce0 : STD_LOGIC;
    signal neighbor_table_offsets_we0 : STD_LOGIC;
    signal neighbor_table_offsets_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_table_offsets_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_tables_offsets_0_ce0 : STD_LOGIC;
    signal neighbor_tables_offsets_0_we0 : STD_LOGIC;
    signal neighbor_tables_offsets_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_tables_offsets_1_ce0 : STD_LOGIC;
    signal neighbor_tables_offsets_1_we0 : STD_LOGIC;
    signal neighbor_tables_offsets_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_tables_offsets_2_ce0 : STD_LOGIC;
    signal neighbor_tables_offsets_2_we0 : STD_LOGIC;
    signal neighbor_tables_offsets_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal neighbor_tables_offsets_3_ce0 : STD_LOGIC;
    signal neighbor_tables_offsets_3_we0 : STD_LOGIC;
    signal neighbor_tables_offsets_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal neighbor_tables_offsets_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WDATA : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_we0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out_ap_vld : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out1_ap_vld : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out2_ap_vld : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out3_ap_vld : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce1 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_idle : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_ready : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WDATA : STD_LOGIC_VECTOR (1023 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_d0 : STD_LOGIC_VECTOR (70 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_d0 : STD_LOGIC_VECTOR (70 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_d0 : STD_LOGIC_VECTOR (70 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_ce0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_we0 : STD_LOGIC;
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_d0 : STD_LOGIC_VECTOR (70 downto 0);
    signal num_of_edges_per_pe_1_0_new_0_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_of_edges_per_pe_1_1_new_0_reg_155 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_of_edges_per_pe_1_2_new_0_reg_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_of_edges_per_pe_1_3_new_0_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg : STD_LOGIC := '0';
    signal grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_109_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        full_pe_degree_tables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        full_pe_degree_tables_ce0 : OUT STD_LOGIC;
        full_pe_degree_tables_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        full_pe_degree_tables_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        degree_table_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_table_1_ce0 : OUT STD_LOGIC;
        degree_table_1_we0 : OUT STD_LOGIC;
        degree_table_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_122_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        full_pe_degree_tables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        full_pe_degree_tables_ce0 : OUT STD_LOGIC;
        full_pe_degree_tables_we0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        full_pe_degree_tables_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        full_pe_degree_tables_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        edge_list_in : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln127_2 : IN STD_LOGIC_VECTOR (6 downto 0);
        degree_table_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_table_1_ce0 : OUT STD_LOGIC;
        degree_table_1_we0 : OUT STD_LOGIC;
        degree_table_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        degree_table_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_145_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (30 downto 0);
        neighbor_tables_offsets_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_3_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_3_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_2_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_2_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_1_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_1_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_table_offsets_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_table_offsets_ce0 : OUT STD_LOGIC;
        neighbor_table_offsets_we0 : OUT STD_LOGIC;
        neighbor_table_offsets_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        full_pe_degree_tables_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        full_pe_degree_tables_ce0 : OUT STD_LOGIC;
        full_pe_degree_tables_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        neighbor_tables_offsets_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_0_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_0_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        pes_per_node_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pes_per_node_ce0 : OUT STD_LOGIC;
        pes_per_node_we0 : OUT STD_LOGIC;
        pes_per_node_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pes_per_node_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        pes_per_node_ce1 : OUT STD_LOGIC;
        pes_per_node_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        degree_table_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_table_1_ce0 : OUT STD_LOGIC;
        degree_table_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        degree_tables_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_tables_1_0_ce0 : OUT STD_LOGIC;
        degree_tables_1_0_we0 : OUT STD_LOGIC;
        degree_tables_1_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        degree_tables_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_tables_1_1_ce0 : OUT STD_LOGIC;
        degree_tables_1_1_we0 : OUT STD_LOGIC;
        degree_tables_1_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        degree_tables_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_tables_1_2_ce0 : OUT STD_LOGIC;
        degree_tables_1_2_we0 : OUT STD_LOGIC;
        degree_tables_1_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        degree_tables_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        degree_tables_1_3_ce0 : OUT STD_LOGIC;
        degree_tables_1_3_we0 : OUT STD_LOGIC;
        degree_tables_1_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_171_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (1023 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_attr_in : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln185_4 : IN STD_LOGIC_VECTOR (6 downto 0);
        neighbor_table_offsets_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_table_offsets_ce0 : OUT STD_LOGIC;
        neighbor_table_offsets_we0 : OUT STD_LOGIC;
        neighbor_table_offsets_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_table_offsets_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_0_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_0_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_1_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_1_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_2_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_2_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_offsets_3_ce0 : OUT STD_LOGIC;
        neighbor_tables_offsets_3_we0 : OUT STD_LOGIC;
        neighbor_tables_offsets_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        neighbor_tables_offsets_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_in : IN STD_LOGIC_VECTOR (63 downto 0);
        trunc_ln127_2 : IN STD_LOGIC_VECTOR (6 downto 0);
        edge_attrs_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        edge_attrs_1_0_ce0 : OUT STD_LOGIC;
        edge_attrs_1_0_we0 : OUT STD_LOGIC;
        edge_attrs_1_0_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
        neighbor_tables_1_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_1_0_ce0 : OUT STD_LOGIC;
        neighbor_tables_1_0_we0 : OUT STD_LOGIC;
        neighbor_tables_1_0_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        neighbor_tables_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_1_1_ce0 : OUT STD_LOGIC;
        neighbor_tables_1_1_we0 : OUT STD_LOGIC;
        neighbor_tables_1_1_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        neighbor_tables_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_1_2_ce0 : OUT STD_LOGIC;
        neighbor_tables_1_2_we0 : OUT STD_LOGIC;
        neighbor_tables_1_2_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        neighbor_tables_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        neighbor_tables_1_3_ce0 : OUT STD_LOGIC;
        neighbor_tables_1_3_we0 : OUT STD_LOGIC;
        neighbor_tables_1_3_d0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        edge_attrs_1_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        edge_attrs_1_1_ce0 : OUT STD_LOGIC;
        edge_attrs_1_1_we0 : OUT STD_LOGIC;
        edge_attrs_1_1_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
        edge_attrs_1_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        edge_attrs_1_2_ce0 : OUT STD_LOGIC;
        edge_attrs_1_2_we0 : OUT STD_LOGIC;
        edge_attrs_1_2_d0 : OUT STD_LOGIC_VECTOR (70 downto 0);
        edge_attrs_1_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        edge_attrs_1_3_ce0 : OUT STD_LOGIC;
        edge_attrs_1_3_we0 : OUT STD_LOGIC;
        edge_attrs_1_3_d0 : OUT STD_LOGIC_VECTOR (70 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_degree_table_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_full_pe_degree_tables IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC_VECTOR (15 downto 0);
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GIN_compute_graphs_load_graph_neighbor_table_offsets IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    degree_table_1_U : component GIN_compute_graphs_load_graph_degree_table_1
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => degree_table_1_address0,
        ce0 => degree_table_1_ce0,
        we0 => degree_table_1_we0,
        d0 => degree_table_1_d0,
        q0 => degree_table_1_q0);

    full_pe_degree_tables_U : component GIN_compute_graphs_load_graph_full_pe_degree_tables
    generic map (
        DataWidth => 128,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => full_pe_degree_tables_address0,
        ce0 => full_pe_degree_tables_ce0,
        we0 => full_pe_degree_tables_we0,
        d0 => full_pe_degree_tables_d0,
        q0 => full_pe_degree_tables_q0);

    neighbor_table_offsets_U : component GIN_compute_graphs_load_graph_neighbor_table_offsets
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => neighbor_table_offsets_address0,
        ce0 => neighbor_table_offsets_ce0,
        we0 => neighbor_table_offsets_we0,
        d0 => neighbor_table_offsets_d0,
        q0 => neighbor_table_offsets_q0);

    neighbor_tables_offsets_0_U : component GIN_compute_graphs_load_graph_neighbor_table_offsets
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => neighbor_tables_offsets_0_address0,
        ce0 => neighbor_tables_offsets_0_ce0,
        we0 => neighbor_tables_offsets_0_we0,
        d0 => neighbor_tables_offsets_0_d0,
        q0 => neighbor_tables_offsets_0_q0);

    neighbor_tables_offsets_1_U : component GIN_compute_graphs_load_graph_neighbor_table_offsets
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => neighbor_tables_offsets_1_address0,
        ce0 => neighbor_tables_offsets_1_ce0,
        we0 => neighbor_tables_offsets_1_we0,
        d0 => neighbor_tables_offsets_1_d0,
        q0 => neighbor_tables_offsets_1_q0);

    neighbor_tables_offsets_2_U : component GIN_compute_graphs_load_graph_neighbor_table_offsets
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => neighbor_tables_offsets_2_address0,
        ce0 => neighbor_tables_offsets_2_ce0,
        we0 => neighbor_tables_offsets_2_we0,
        d0 => neighbor_tables_offsets_2_d0,
        q0 => neighbor_tables_offsets_2_q0);

    neighbor_tables_offsets_3_U : component GIN_compute_graphs_load_graph_neighbor_table_offsets
    generic map (
        DataWidth => 32,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => neighbor_tables_offsets_3_address0,
        ce0 => neighbor_tables_offsets_3_ce0,
        we0 => neighbor_tables_offsets_3_we0,
        d0 => neighbor_tables_offsets_3_d0,
        q0 => neighbor_tables_offsets_3_q0);

    grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188 : component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_109_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_ready,
        num_of_nodes => num_of_nodes,
        full_pe_degree_tables_address0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_address0,
        full_pe_degree_tables_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_ce0,
        full_pe_degree_tables_we0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_we0,
        full_pe_degree_tables_d0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_d0,
        degree_table_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_address0,
        degree_table_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_ce0,
        degree_table_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_we0,
        degree_table_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_d0);

    grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198 : component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_122_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_ready,
        m_axi_mem_AWVALID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => m_axi_mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => m_axi_mem_RVALID,
        m_axi_mem_RREADY => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_RREADY,
        m_axi_mem_RDATA => m_axi_mem_RDATA,
        m_axi_mem_RLAST => m_axi_mem_RLAST,
        m_axi_mem_RID => m_axi_mem_RID,
        m_axi_mem_RUSER => m_axi_mem_RUSER,
        m_axi_mem_RRESP => m_axi_mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        num_of_edges => num_of_edges,
        full_pe_degree_tables_address0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_address0,
        full_pe_degree_tables_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_ce0,
        full_pe_degree_tables_we0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_we0,
        full_pe_degree_tables_d0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_d0,
        full_pe_degree_tables_q0 => full_pe_degree_tables_q0,
        edge_list_in => edge_list_in,
        trunc_ln127_2 => trunc_ln127_reg_376,
        degree_table_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_address0,
        degree_table_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_ce0,
        degree_table_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_we0,
        degree_table_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_d0,
        degree_table_1_q0 => degree_table_1_q0);

    grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212 : component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_145_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_ready,
        num_of_nodes => empty_reg_331,
        neighbor_tables_offsets_3_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_address0,
        neighbor_tables_offsets_3_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_ce0,
        neighbor_tables_offsets_3_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_we0,
        neighbor_tables_offsets_3_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_d0,
        neighbor_tables_offsets_2_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_address0,
        neighbor_tables_offsets_2_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_ce0,
        neighbor_tables_offsets_2_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_we0,
        neighbor_tables_offsets_2_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_d0,
        neighbor_tables_offsets_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_address0,
        neighbor_tables_offsets_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_ce0,
        neighbor_tables_offsets_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_we0,
        neighbor_tables_offsets_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_d0,
        neighbor_table_offsets_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_address0,
        neighbor_table_offsets_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_ce0,
        neighbor_table_offsets_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_we0,
        neighbor_table_offsets_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_d0,
        full_pe_degree_tables_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_address0,
        full_pe_degree_tables_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_ce0,
        full_pe_degree_tables_q0 => full_pe_degree_tables_q0,
        neighbor_tables_offsets_0_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_address0,
        neighbor_tables_offsets_0_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_ce0,
        neighbor_tables_offsets_0_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_we0,
        neighbor_tables_offsets_0_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_d0,
        p_out => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out,
        p_out_ap_vld => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out_ap_vld,
        p_out1 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out1,
        p_out1_ap_vld => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out1_ap_vld,
        p_out2 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out2,
        p_out2_ap_vld => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out2_ap_vld,
        p_out3 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out3,
        p_out3_ap_vld => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out3_ap_vld,
        pes_per_node_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address0,
        pes_per_node_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce0,
        pes_per_node_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_we0,
        pes_per_node_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_d0,
        pes_per_node_address1 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address1,
        pes_per_node_ce1 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce1,
        pes_per_node_q1 => pes_per_node_q1,
        degree_table_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_address0,
        degree_table_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_ce0,
        degree_table_1_q0 => degree_table_1_q0,
        degree_tables_1_0_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_address0,
        degree_tables_1_0_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_ce0,
        degree_tables_1_0_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_we0,
        degree_tables_1_0_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_d0,
        degree_tables_1_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_address0,
        degree_tables_1_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_ce0,
        degree_tables_1_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_we0,
        degree_tables_1_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_d0,
        degree_tables_1_2_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_address0,
        degree_tables_1_2_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_ce0,
        degree_tables_1_2_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_we0,
        degree_tables_1_2_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_d0,
        degree_tables_1_3_address0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_address0,
        degree_tables_1_3_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_ce0,
        degree_tables_1_3_we0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_we0,
        degree_tables_1_3_d0 => grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_d0);

    grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239 : component GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_171_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start,
        ap_done => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done,
        ap_idle => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_idle,
        ap_ready => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_ready,
        m_axi_mem_AWVALID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => m_axi_mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => m_axi_mem_RVALID,
        m_axi_mem_RREADY => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_RREADY,
        m_axi_mem_RDATA => m_axi_mem_RDATA,
        m_axi_mem_RLAST => m_axi_mem_RLAST,
        m_axi_mem_RID => m_axi_mem_RID,
        m_axi_mem_RUSER => m_axi_mem_RUSER,
        m_axi_mem_RRESP => m_axi_mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        num_of_edges => num_of_edges,
        edge_attr_in => edge_attr_in,
        trunc_ln185_4 => trunc_ln185_reg_400,
        neighbor_table_offsets_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_address0,
        neighbor_table_offsets_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_ce0,
        neighbor_table_offsets_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_we0,
        neighbor_table_offsets_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_d0,
        neighbor_table_offsets_q0 => neighbor_table_offsets_q0,
        neighbor_tables_offsets_0_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_address0,
        neighbor_tables_offsets_0_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_ce0,
        neighbor_tables_offsets_0_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_we0,
        neighbor_tables_offsets_0_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_d0,
        neighbor_tables_offsets_0_q0 => neighbor_tables_offsets_0_q0,
        neighbor_tables_offsets_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_address0,
        neighbor_tables_offsets_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_ce0,
        neighbor_tables_offsets_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_we0,
        neighbor_tables_offsets_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_d0,
        neighbor_tables_offsets_1_q0 => neighbor_tables_offsets_1_q0,
        neighbor_tables_offsets_2_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_address0,
        neighbor_tables_offsets_2_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_ce0,
        neighbor_tables_offsets_2_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_we0,
        neighbor_tables_offsets_2_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_d0,
        neighbor_tables_offsets_2_q0 => neighbor_tables_offsets_2_q0,
        neighbor_tables_offsets_3_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_address0,
        neighbor_tables_offsets_3_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_ce0,
        neighbor_tables_offsets_3_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_we0,
        neighbor_tables_offsets_3_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_d0,
        neighbor_tables_offsets_3_q0 => neighbor_tables_offsets_3_q0,
        edge_list_in => edge_list_in,
        trunc_ln127_2 => trunc_ln127_reg_376,
        edge_attrs_1_0_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_address0,
        edge_attrs_1_0_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_ce0,
        edge_attrs_1_0_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_we0,
        edge_attrs_1_0_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_d0,
        neighbor_tables_1_0_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_address0,
        neighbor_tables_1_0_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_ce0,
        neighbor_tables_1_0_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_we0,
        neighbor_tables_1_0_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_d0,
        neighbor_tables_1_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_address0,
        neighbor_tables_1_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_ce0,
        neighbor_tables_1_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_we0,
        neighbor_tables_1_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_d0,
        neighbor_tables_1_2_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_address0,
        neighbor_tables_1_2_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_ce0,
        neighbor_tables_1_2_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_we0,
        neighbor_tables_1_2_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_d0,
        neighbor_tables_1_3_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_address0,
        neighbor_tables_1_3_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_ce0,
        neighbor_tables_1_3_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_we0,
        neighbor_tables_1_3_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_d0,
        edge_attrs_1_1_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_address0,
        edge_attrs_1_1_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_ce0,
        edge_attrs_1_1_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_we0,
        edge_attrs_1_1_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_d0,
        edge_attrs_1_2_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_address0,
        edge_attrs_1_2_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_ce0,
        edge_attrs_1_2_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_we0,
        edge_attrs_1_2_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_d0,
        edge_attrs_1_3_address0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_address0,
        edge_attrs_1_3_ce0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_ce0,
        edge_attrs_1_3_we0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_we0,
        edge_attrs_1_3_d0 => grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_ready = ap_const_logic_1)) then 
                    grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    num_of_edges_per_pe_1_0_new_0_reg_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                num_of_edges_per_pe_1_0_new_0_reg_144 <= ap_const_lv32_0;
            elsif (((icmp_ln109_reg_360 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                num_of_edges_per_pe_1_0_new_0_reg_144 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out3;
            end if; 
        end if;
    end process;

    num_of_edges_per_pe_1_1_new_0_reg_155_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                num_of_edges_per_pe_1_1_new_0_reg_155 <= ap_const_lv32_0;
            elsif (((icmp_ln109_reg_360 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                num_of_edges_per_pe_1_1_new_0_reg_155 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out2;
            end if; 
        end if;
    end process;

    num_of_edges_per_pe_1_2_new_0_reg_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                num_of_edges_per_pe_1_2_new_0_reg_166 <= ap_const_lv32_0;
            elsif (((icmp_ln109_reg_360 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                num_of_edges_per_pe_1_2_new_0_reg_166 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out1;
            end if; 
        end if;
    end process;

    num_of_edges_per_pe_1_3_new_0_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                num_of_edges_per_pe_1_3_new_0_reg_177 <= ap_const_lv32_0;
            elsif (((icmp_ln109_reg_360 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                num_of_edges_per_pe_1_3_new_0_reg_177 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_p_out;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_331 <= empty_fu_271_p1;
                icmp_ln109_reg_360 <= icmp_ln109_fu_275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln127_reg_376 <= trunc_ln127_fu_281_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln185_reg_400 <= trunc_ln185_fu_298_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln109_reg_360, ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done, grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif (((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_1) and (icmp_ln109_reg_360 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done)
    begin
        if ((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if ((((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    degree_table_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_address0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_address0, grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            degree_table_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            degree_table_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            degree_table_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_address0;
        else 
            degree_table_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    degree_table_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_ce0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_ce0, grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            degree_table_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_table_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            degree_table_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            degree_table_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_ce0;
        else 
            degree_table_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    degree_table_1_d0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_d0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            degree_table_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            degree_table_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_d0;
        else 
            degree_table_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    degree_table_1_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_we0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            degree_table_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_degree_table_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            degree_table_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_degree_table_1_we0;
        else 
            degree_table_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    degree_tables_1_0_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_address0;
    degree_tables_1_0_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_ce0;
    degree_tables_1_0_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_d0;
    degree_tables_1_0_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_0_we0;
    degree_tables_1_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_address0;
    degree_tables_1_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_ce0;
    degree_tables_1_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_d0;
    degree_tables_1_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_1_we0;
    degree_tables_1_2_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_address0;
    degree_tables_1_2_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_ce0;
    degree_tables_1_2_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_d0;
    degree_tables_1_2_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_2_we0;
    degree_tables_1_3_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_address0;
    degree_tables_1_3_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_ce0;
    degree_tables_1_3_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_d0;
    degree_tables_1_3_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_degree_tables_1_3_we0;
    edge_attrs_1_0_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_address0;
    edge_attrs_1_0_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_ce0;
    edge_attrs_1_0_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_d0;
    edge_attrs_1_0_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_0_we0;
    edge_attrs_1_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_address0;
    edge_attrs_1_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_ce0;
    edge_attrs_1_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_d0;
    edge_attrs_1_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_1_we0;
    edge_attrs_1_2_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_address0;
    edge_attrs_1_2_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_ce0;
    edge_attrs_1_2_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_d0;
    edge_attrs_1_2_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_2_we0;
    edge_attrs_1_3_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_address0;
    edge_attrs_1_3_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_ce0;
    edge_attrs_1_3_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_d0;
    edge_attrs_1_3_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_edge_attrs_1_3_we0;
    empty_fu_271_p1 <= num_of_nodes(31 - 1 downto 0);

    full_pe_degree_tables_address0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_address0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_address0, grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            full_pe_degree_tables_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            full_pe_degree_tables_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            full_pe_degree_tables_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_address0;
        else 
            full_pe_degree_tables_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    full_pe_degree_tables_ce0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_ce0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_ce0, grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            full_pe_degree_tables_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_full_pe_degree_tables_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            full_pe_degree_tables_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            full_pe_degree_tables_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_ce0;
        else 
            full_pe_degree_tables_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    full_pe_degree_tables_d0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_d0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_d0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            full_pe_degree_tables_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            full_pe_degree_tables_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_d0;
        else 
            full_pe_degree_tables_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    full_pe_degree_tables_we0_assign_proc : process(ap_CS_fsm_state4, grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_we0, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            full_pe_degree_tables_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_full_pe_degree_tables_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            full_pe_degree_tables_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_full_pe_degree_tables_we0;
        else 
            full_pe_degree_tables_we0 <= (0=>ap_const_logic_0, others=>'-');
        end if; 
    end process;

    grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg;
    grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg;
    grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg;
    grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg;
    icmp_ln109_fu_275_p2 <= "1" when (signed(num_of_nodes) > signed(ap_const_lv32_0)) else "0";

    m_axi_mem_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARADDR, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARADDR, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARADDR <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARADDR <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARADDR;
        else 
            m_axi_mem_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_mem_ARBURST_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARBURST, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARBURST, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARBURST <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARBURST <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARBURST;
        else 
            m_axi_mem_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_mem_ARCACHE_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARCACHE, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARCACHE, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARCACHE <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARCACHE <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARCACHE;
        else 
            m_axi_mem_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_mem_ARID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARID, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARID, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARID <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARID <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARID;
        else 
            m_axi_mem_ARID <= "X";
        end if; 
    end process;


    m_axi_mem_ARLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLEN, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLEN, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARLEN <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARLEN <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLEN;
        else 
            m_axi_mem_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_mem_ARLOCK_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLOCK, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLOCK, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARLOCK <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARLOCK <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARLOCK;
        else 
            m_axi_mem_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_mem_ARPROT_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARPROT, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARPROT, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARPROT <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARPROT <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARPROT;
        else 
            m_axi_mem_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_mem_ARQOS_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARQOS, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARQOS, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARQOS <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARQOS <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARQOS;
        else 
            m_axi_mem_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_mem_ARREGION_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARREGION, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARREGION, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARREGION <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARREGION <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARREGION;
        else 
            m_axi_mem_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_mem_ARSIZE_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARSIZE, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARSIZE, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARSIZE <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARSIZE <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARSIZE;
        else 
            m_axi_mem_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_mem_ARUSER_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARUSER, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARUSER, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARUSER <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARUSER <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARUSER;
        else 
            m_axi_mem_ARUSER <= "X";
        end if; 
    end process;


    m_axi_mem_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARVALID, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARVALID, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_ARVALID <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_ARVALID <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_ARVALID;
        else 
            m_axi_mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_AWADDR <= ap_const_lv64_0;
    m_axi_mem_AWBURST <= ap_const_lv2_0;
    m_axi_mem_AWCACHE <= ap_const_lv4_0;
    m_axi_mem_AWID <= ap_const_lv1_0;
    m_axi_mem_AWLEN <= ap_const_lv32_0;
    m_axi_mem_AWLOCK <= ap_const_lv2_0;
    m_axi_mem_AWPROT <= ap_const_lv3_0;
    m_axi_mem_AWQOS <= ap_const_lv4_0;
    m_axi_mem_AWREGION <= ap_const_lv4_0;
    m_axi_mem_AWSIZE <= ap_const_lv3_0;
    m_axi_mem_AWUSER <= ap_const_lv1_0;
    m_axi_mem_AWVALID <= ap_const_logic_0;
    m_axi_mem_BREADY <= ap_const_logic_0;

    m_axi_mem_RREADY_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_RREADY, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_RREADY, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_mem_RREADY <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_m_axi_mem_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_mem_RREADY <= grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_m_axi_mem_RREADY;
        else 
            m_axi_mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_WDATA <= ap_const_lv1024_lc_1;
    m_axi_mem_WID <= ap_const_lv1_0;
    m_axi_mem_WLAST <= ap_const_logic_0;
    m_axi_mem_WSTRB <= ap_const_lv128_lc_1;
    m_axi_mem_WUSER <= ap_const_lv1_0;
    m_axi_mem_WVALID <= ap_const_logic_0;

    neighbor_table_offsets_address0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_address0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_table_offsets_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_table_offsets_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_address0;
        else 
            neighbor_table_offsets_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    neighbor_table_offsets_ce0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_ce0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_table_offsets_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_table_offsets_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_ce0;
        else 
            neighbor_table_offsets_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_table_offsets_d0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_d0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_table_offsets_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_table_offsets_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_d0;
        else 
            neighbor_table_offsets_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    neighbor_table_offsets_we0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_we0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_table_offsets_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_table_offsets_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_table_offsets_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_table_offsets_we0;
        else 
            neighbor_table_offsets_we0 <= ap_const_logic_0;
        end if; 
    end process;

    neighbor_tables_1_0_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_address0;
    neighbor_tables_1_0_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_ce0;
    neighbor_tables_1_0_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_d0;
    neighbor_tables_1_0_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_0_we0;
    neighbor_tables_1_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_address0;
    neighbor_tables_1_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_ce0;
    neighbor_tables_1_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_d0;
    neighbor_tables_1_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_1_we0;
    neighbor_tables_1_2_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_address0;
    neighbor_tables_1_2_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_ce0;
    neighbor_tables_1_2_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_d0;
    neighbor_tables_1_2_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_2_we0;
    neighbor_tables_1_3_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_address0;
    neighbor_tables_1_3_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_ce0;
    neighbor_tables_1_3_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_d0;
    neighbor_tables_1_3_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_1_3_we0;

    neighbor_tables_offsets_0_address0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_address0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_0_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_0_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_address0;
        else 
            neighbor_tables_offsets_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_0_ce0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_ce0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_0_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_0_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_ce0;
        else 
            neighbor_tables_offsets_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_0_d0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_d0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_0_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_0_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_d0;
        else 
            neighbor_tables_offsets_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_0_we0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_we0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_0_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_0_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_0_we0;
        else 
            neighbor_tables_offsets_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_1_address0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_address0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_1_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_address0;
        else 
            neighbor_tables_offsets_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_1_ce0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_ce0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_1_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_ce0;
        else 
            neighbor_tables_offsets_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_1_d0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_d0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_1_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_d0;
        else 
            neighbor_tables_offsets_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_1_we0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_we0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_1_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_1_we0;
        else 
            neighbor_tables_offsets_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_2_address0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_address0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_2_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_2_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_address0;
        else 
            neighbor_tables_offsets_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_2_ce0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_ce0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_2_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_2_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_ce0;
        else 
            neighbor_tables_offsets_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_2_d0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_d0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_2_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_2_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_d0;
        else 
            neighbor_tables_offsets_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_2_we0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_we0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_2_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_2_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_2_we0;
        else 
            neighbor_tables_offsets_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_3_address0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_address0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_3_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_3_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_address0;
        else 
            neighbor_tables_offsets_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_3_ce0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_ce0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_3_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_3_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_ce0;
        else 
            neighbor_tables_offsets_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    neighbor_tables_offsets_3_d0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_d0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_3_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_3_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_d0;
        else 
            neighbor_tables_offsets_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    neighbor_tables_offsets_3_we0_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_we0, grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            neighbor_tables_offsets_3_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_neighbor_tables_offsets_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            neighbor_tables_offsets_3_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_neighbor_tables_offsets_3_we0;
        else 
            neighbor_tables_offsets_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    num_of_edges_per_pe_1_0 <= num_of_edges_per_pe_1_0_new_0_reg_144;

    num_of_edges_per_pe_1_0_ap_vld_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            num_of_edges_per_pe_1_0_ap_vld <= ap_const_logic_1;
        else 
            num_of_edges_per_pe_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    num_of_edges_per_pe_1_1 <= num_of_edges_per_pe_1_1_new_0_reg_155;

    num_of_edges_per_pe_1_1_ap_vld_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            num_of_edges_per_pe_1_1_ap_vld <= ap_const_logic_1;
        else 
            num_of_edges_per_pe_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    num_of_edges_per_pe_1_2 <= num_of_edges_per_pe_1_2_new_0_reg_166;

    num_of_edges_per_pe_1_2_ap_vld_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            num_of_edges_per_pe_1_2_ap_vld <= ap_const_logic_1;
        else 
            num_of_edges_per_pe_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    num_of_edges_per_pe_1_3 <= num_of_edges_per_pe_1_3_new_0_reg_177;

    num_of_edges_per_pe_1_3_ap_vld_assign_proc : process(grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done, ap_CS_fsm_state8)
    begin
        if (((grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            num_of_edges_per_pe_1_3_ap_vld <= ap_const_logic_1;
        else 
            num_of_edges_per_pe_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pes_per_node_address0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address0;
    pes_per_node_address1 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_address1;
    pes_per_node_ce0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce0;
    pes_per_node_ce1 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_ce1;
    pes_per_node_d0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_d0;
    pes_per_node_we0 <= grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_pes_per_node_we0;
    trunc_ln127_fu_281_p1 <= edge_list_in(7 - 1 downto 0);
    trunc_ln185_fu_298_p1 <= edge_attr_in(7 - 1 downto 0);
end behav;
