{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696270681351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696270681351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:18:01 2023 " "Processing started: Mon Oct 02 14:18:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696270681351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696270681351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696270681351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696270681603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_DFF-arch " "Found design unit 1: n_DFF-arch" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696270681933 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_DFF " "Found entity 1: n_DFF" {  } { { "dual_DFF.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696270681933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696270681933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_clk-arch " "Found design unit 1: DFF_clk-arch" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696270681936 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_clk " "Found entity 1: DFF_clk" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696270681936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696270681936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dualdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DualDFF " "Found entity 1: DualDFF" {  } { { "DualDFF.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696270681938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696270681938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DualDFF " "Elaborating entity \"DualDFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696270681960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_DFF n_DFF:inst " "Elaborating entity \"n_DFF\" for hierarchy \"n_DFF:inst\"" {  } { { "DualDFF.bdf" "inst" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DualDFF.bdf" { { 280 656 872 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696270681962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DFF_clk n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF A:arch " "Elaborating entity \"DFF_clk\" using architecture \"A:arch\" for hierarchy \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\"" {  } { { "dual_DFF.vhd" "\\gen_dff:0:comp_DFF" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/dual_DFF.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696270681963 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1696270682181 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:0:comp_DFF|o_Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1696270682181 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:1:comp_DFF|o_Q"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1696270682181 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:0:comp_DFF|o_Qbar"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~_emulated n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~1 " "Register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar\" is converted into an equivalent circuit using register \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~_emulated\" and latch \"n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~1\"" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1696270682181 "|DualDFF|n_DFF:inst|DFF_clk:gen_dff:1:comp_DFF|o_Qbar"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1696270682181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1696270682286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270682286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696270682309 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696270682309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696270682309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696270682309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696270682323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:18:02 2023 " "Processing ended: Mon Oct 02 14:18:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696270682323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696270682323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696270682323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696270682323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696270683297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696270683298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:18:03 2023 " "Processing started: Mon Oct 02 14:18:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696270683298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696270683298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696270683298 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696270683362 ""}
{ "Info" "0" "" "Project  = DualDFF" {  } {  } 0 0 "Project  = DualDFF" 0 0 "Fitter" 0 0 1696270683363 ""}
{ "Info" "0" "" "Revision = DualDFF" {  } {  } 0 0 "Revision = DualDFF" 0 0 "Fitter" 0 0 1696270683363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1696270683403 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DualDFF EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"DualDFF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696270683407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696270683426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696270683427 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696270683476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696270683485 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696270684157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1696270684157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1696270684157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696270684157 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1696270684333 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DualDFF.sdc " "Synopsys Design Constraints File file not found: 'DualDFF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696270684334 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696270684334 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|datad " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|dataa " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270684335 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|datad " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|dataa " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270684335 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|datad " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|dataa " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270684335 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|datad " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|dataa " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270684335 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1696270684335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696270684336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~7  " "Automatically promoted node n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~2 " "Destination node n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Q~2" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:0:comp_DFF|o_Q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~2 " "Destination node n_DFF:inst\|DFF_clk:\\gen_dff:0:comp_DFF\|o_Qbar~2" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:0:comp_DFF|o_Qbar~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1696270684339 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:0:comp_DFF|o_Q~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696270684339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~7  " "Automatically promoted node n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~2 " "Destination node n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Q~2" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:1:comp_DFF|o_Q~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~2 " "Destination node n_DFF:inst\|DFF_clk:\\gen_dff:1:comp_DFF\|o_Qbar~2" {  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:1:comp_DFF|o_Qbar~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696270684339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1696270684339 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_DFF:inst|DFF_clk:\gen_dff:1:comp_DFF|o_Q~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696270684339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696270684387 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696270684387 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696270684387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696270684388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696270684388 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696270684388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696270684388 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696270684388 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696270684389 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1696270684389 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696270684389 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270684393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696270686262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270686349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696270686354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696270686937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270686937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696270686978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X84_Y0 X95_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y0 to location X95_Y12" {  } { { "loc" "" { Generic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y0 to location X95_Y12"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X84_Y0 to location X95_Y12"} 84 0 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1696270688390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696270688390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270688940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1696270688941 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696270688941 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1696270688951 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696270688952 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Q0 0 " "Pin \"o_Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1696270688953 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Q1 0 " "Pin \"o_Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1696270688953 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Qbar0 0 " "Pin \"o_Qbar0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1696270688953 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_Qbar1 0 " "Pin \"o_Qbar1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1696270688953 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1696270688953 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696270689054 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696270689059 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696270689161 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696270689514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/output_files/DualDFF.fit.smsg " "Generated suppressed messages file C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/output_files/DualDFF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696270689668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696270689772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:18:09 2023 " "Processing ended: Mon Oct 02 14:18:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696270689772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696270689772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696270689772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696270689772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696270690516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696270690516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:18:10 2023 " "Processing started: Mon Oct 02 14:18:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696270690516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696270690516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696270690516 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696270692153 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696270692223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696270692808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:18:12 2023 " "Processing ended: Mon Oct 02 14:18:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696270692808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696270692808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696270692808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696270692808 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696270693360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696270693757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696270693758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:18:13 2023 " "Processing started: Mon Oct 02 14:18:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696270693758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696270693758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DualDFF -c DualDFF " "Command: quartus_sta DualDFF -c DualDFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696270693758 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1696270693826 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696270693921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1696270693945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1696270693945 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1696270694007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DualDFF.sdc " "Synopsys Design Constraints File file not found: 'DualDFF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1696270694015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1696270694015 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK0 i_CLK0 " "create_clock -period 1.000 -name i_CLK0 i_CLK0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_LCLR1 i_LCLR1 " "create_clock -period 1.000 -name i_LCLR1 i_LCLR1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_LCLR0 i_LCLR0 " "create_clock -period 1.000 -name i_LCLR0 i_LCLR0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_CLK1 i_CLK1 " "create_clock -period 1.000 -name i_CLK1 i_CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694016 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|dataa " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|datab " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Qbar~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1696270694016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|datab " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|datab " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Qbar~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694016 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1696270694016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|datab " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|combout " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|datac " "Node \"inst\|\\gen_dff:0:comp_DFF\|o_Q~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1696270694017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|dataa " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|combout " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""} { "Warning" "WSTA_SCC_NODE" "inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|datad " "Node \"inst\|\\gen_dff:1:comp_DFF\|o_Q~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696270694017 ""}  } { { "DFF_clk.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/DualDFF/DFF_clk.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1696270694017 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1696270694018 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1696270694023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1696270694027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.598 " "Worst-case setup slack is -2.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598        -5.186 i_CLK0  " "   -2.598        -5.186 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189        -4.363 i_CLK1  " "   -2.189        -4.363 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659        -3.228 i_LCLR1  " "   -1.659        -3.228 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460        -2.769 i_LCLR0  " "   -1.460        -2.769 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.545 " "Worst-case hold slack is -1.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545        -2.954 i_LCLR0  " "   -1.545        -2.954 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -1.692 i_LCLR1  " "   -0.884        -1.692 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.944         0.000 i_CLK1  " "    2.944         0.000 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.358         0.000 i_CLK0  " "    3.358         0.000 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.085 " "Worst-case recovery slack is -3.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085        -6.170 i_CLK0  " "   -3.085        -6.170 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669        -5.338 i_CLK1  " "   -2.669        -5.338 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.939 " "Worst-case removal slack is 2.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.939         0.000 i_CLK1  " "    2.939         0.000 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.355         0.000 i_CLK0  " "    3.355         0.000 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 i_CLK0  " "   -1.222        -3.222 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 i_CLK1  " "   -1.222        -3.222 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 i_LCLR0  " "   -1.222        -1.222 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 i_LCLR1  " "   -1.222        -1.222 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694041 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1696270694092 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1696270694093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1696270694100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.942 " "Worst-case setup slack is -0.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942        -1.881 i_CLK0  " "   -0.942        -1.881 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703        -1.396 i_CLK1  " "   -0.703        -1.396 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.196 i_LCLR1  " "   -0.114        -0.196 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.033 i_LCLR0  " "   -0.033        -0.033 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.186 " "Worst-case hold slack is -1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186        -2.307 i_LCLR0  " "   -1.186        -2.307 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.793        -1.554 i_LCLR1  " "   -0.793        -1.554 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573         0.000 i_CLK1  " "    1.573         0.000 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.819         0.000 i_CLK0  " "    1.819         0.000 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.557 " "Worst-case recovery slack is -1.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557        -3.114 i_CLK0  " "   -1.557        -3.114 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314        -2.628 i_CLK1  " "   -1.314        -2.628 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.694 " "Worst-case removal slack is 1.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.694         0.000 i_CLK1  " "    1.694         0.000 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.937         0.000 i_CLK0  " "    1.937         0.000 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 i_CLK0  " "   -1.222        -3.222 i_CLK0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -3.222 i_CLK1  " "   -1.222        -3.222 i_CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 i_LCLR0  " "   -1.222        -1.222 i_LCLR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 i_LCLR1  " "   -1.222        -1.222 i_LCLR1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1696270694114 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1696270694162 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1696270694176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1696270694177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696270694217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:18:14 2023 " "Processing ended: Mon Oct 02 14:18:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696270694217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696270694217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696270694217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696270694217 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696270694825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696270701452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696270701452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:18:21 2023 " "Processing started: Mon Oct 02 14:18:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696270701452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696270701452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DualDFF -c DualDFF --netlist_type=sgate " "Command: quartus_rpp DualDFF -c DualDFF --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696270701452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4427 " "Peak virtual memory: 4427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696270701488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:18:21 2023 " "Processing ended: Mon Oct 02 14:18:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696270701488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696270701488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696270701488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1696270701488 ""}
