#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 20 23:16:17 2021
# Process ID: 2568
# Current directory: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/matmul/xsim_script.tcl}
# Log file: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog/xsim.log
# Journal file: /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/matmul/xsim_script.tcl
# xsim {matmul} -autoloadwcfg -tclbatch {matmul.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source matmul.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_stream_group [add_wave_group out_stream(axis) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TLAST -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TSTRB -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TKEEP -into $out_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TREADY -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TVALID -into $out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TDATA -into $out_stream_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RRESP -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARADDR -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WSTRB -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WDATA -into $return_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_stream_group [add_wave_group in_stream(axis) -into $cinputgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TLAST -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TSTRB -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TKEEP -into $in_stream_group -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TREADY -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TVALID -into $in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TDATA -into $in_stream_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_done -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_idle -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_ready -into $blocksiggroup
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_matmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_in_stream_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_matmul_top/LENGTH_out_stream_V_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_stream_group [add_wave_group out_stream(axis) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/out_stream_TLAST -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TSTRB -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TKEEP -into $tb_out_stream_group -radix hex
## add_wave /apatb_matmul_top/out_stream_TREADY -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TVALID -into $tb_out_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/out_stream_TDATA -into $tb_out_stream_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_matmul_top/control_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_matmul_top/control_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/control_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_stream_group [add_wave_group in_stream(axis) -into $tbcinputgroup]
## add_wave /apatb_matmul_top/in_stream_TLAST -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TSTRB -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TKEEP -into $tb_in_stream_group -radix hex
## add_wave /apatb_matmul_top/in_stream_TREADY -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TVALID -into $tb_in_stream_group -color #ffff00 -radix hex
## add_wave /apatb_matmul_top/in_stream_TDATA -into $tb_in_stream_group -radix hex
## save_wave_config matmul.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U16/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U15/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U14/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U13/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U12/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U11/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U10/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U9/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U8/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U7/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U6/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U5/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U4/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U3/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U1/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U105/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U104/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U101/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U100/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U97/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U96/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U93/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U92/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U89/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U88/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U85/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U84/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U81/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U80/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U77/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U76/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4565000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4605 ns : File "/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog/matmul.autotb.v" Line 406
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct 20 23:16:31 2021...
