
Efinix FPGA Placement and Routing.
Version: 2025.1.110.5.9 
Date: Wed Nov 12 23:51:38 2025

Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.
 
Family: Titanium 
Device: Ti375C529
Top-level Entity Name: tools_core


---------- GBUFCE Assignments (begin) ----------


+----------------+----------+----------+
|   Clock Net    | GBUFCE_X | GBUFCE_Y |
+----------------+----------+----------+
|   axi0_ACLK    |    1     |   485    |
|   axi1_ACLK    |    1     |   484    |
| jtag_inst1_TCK |   237    |    1     |
|    regACLK     |    1     |   482    |
+----------------+----------+----------+


----------- GBUFCE Assignments (end) ----------



---------- Resource Summary (begin) ----------
Inputs: 1085 / 4370 (24.83%)
Outputs: 1519 / 5891 (25.79%)
Global Clocks (GBUF): 4 / 32 (12.50%)
Regional Clocks (RBUF): 0 / 64 (0.00%)
	RBUF: Core: 0 / 48 (0.00%)
	RBUF: Periphery: 0 / 8 (0.00%)
	RBUF: Multi-Region: 0 / 8 (0.00%)
XLRs: 6135 / 362880 (1.69%)
	XLRs needed for Logic: 1985 / 362880 (0.55%)
	XLRs needed for Logic + FF: 1407 / 362880 (0.39%)
	XLRs needed for Adder: 76 / 362880 (0.02%)
	XLRs needed for Adder + FF: 120 / 362880 (0.03%)
	XLRs needed for FF: 2531 / 362880 (0.70%)
	XLRs needed for SRL8: 16 / 67200 (0.02%)
	XLRs needed for SRL8+FF: 0 / 67200 (0.00%)
	XLRs needed for Routing: 0 / 362880 (0.00%)
Memory Blocks: 0 / 2688 (0.00%)
DSP Blocks: 0 / 1344 (0.00%)
---------- Resource Summary (end) ----------

Elapsed time for entire flow: 0 hours 2 minutes 40 seconds
