{
  "module_name": "onenand_regs.h",
  "hash_id": "1d6d6c6bd1161ac9f1253f6ddf944a91ebbeae57a7cf381402156934f9984171",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mtd/onenand_regs.h",
  "human_readable_source": " \n \n\n#ifndef __ONENAND_REG_H\n#define __ONENAND_REG_H\n\n \n#define ONENAND_MEMORY_MAP(x)\t\t((x) << 1)\n\n \n#define\tONENAND_BOOTRAM\t\t\tONENAND_MEMORY_MAP(0x0000)\n#define\tONENAND_DATARAM\t\t\tONENAND_MEMORY_MAP(0x0200)\n#define\tONENAND_SPARERAM\t\tONENAND_MEMORY_MAP(0x8010)\n\n \n#define ONENAND_REG_MANUFACTURER_ID\tONENAND_MEMORY_MAP(0xF000)\n#define ONENAND_REG_DEVICE_ID\t\tONENAND_MEMORY_MAP(0xF001)\n#define ONENAND_REG_VERSION_ID\t\tONENAND_MEMORY_MAP(0xF002)\n#define ONENAND_REG_DATA_BUFFER_SIZE\tONENAND_MEMORY_MAP(0xF003)\n#define ONENAND_REG_BOOT_BUFFER_SIZE\tONENAND_MEMORY_MAP(0xF004)\n#define ONENAND_REG_NUM_BUFFERS\t\tONENAND_MEMORY_MAP(0xF005)\n#define ONENAND_REG_TECHNOLOGY\t\tONENAND_MEMORY_MAP(0xF006)\n\n#define ONENAND_REG_START_ADDRESS1\tONENAND_MEMORY_MAP(0xF100)\n#define ONENAND_REG_START_ADDRESS2\tONENAND_MEMORY_MAP(0xF101)\n#define ONENAND_REG_START_ADDRESS3\tONENAND_MEMORY_MAP(0xF102)\n#define ONENAND_REG_START_ADDRESS4\tONENAND_MEMORY_MAP(0xF103)\n#define ONENAND_REG_START_ADDRESS5\tONENAND_MEMORY_MAP(0xF104)\n#define ONENAND_REG_START_ADDRESS6\tONENAND_MEMORY_MAP(0xF105)\n#define ONENAND_REG_START_ADDRESS7\tONENAND_MEMORY_MAP(0xF106)\n#define ONENAND_REG_START_ADDRESS8\tONENAND_MEMORY_MAP(0xF107)\n\n#define ONENAND_REG_START_BUFFER\tONENAND_MEMORY_MAP(0xF200)\n#define ONENAND_REG_COMMAND\t\tONENAND_MEMORY_MAP(0xF220)\n#define ONENAND_REG_SYS_CFG1\t\tONENAND_MEMORY_MAP(0xF221)\n#define ONENAND_REG_SYS_CFG2\t\tONENAND_MEMORY_MAP(0xF222)\n#define ONENAND_REG_CTRL_STATUS\t\tONENAND_MEMORY_MAP(0xF240)\n#define ONENAND_REG_INTERRUPT\t\tONENAND_MEMORY_MAP(0xF241)\n#define ONENAND_REG_START_BLOCK_ADDRESS\tONENAND_MEMORY_MAP(0xF24C)\n#define ONENAND_REG_END_BLOCK_ADDRESS\tONENAND_MEMORY_MAP(0xF24D)\n#define ONENAND_REG_WP_STATUS\t\tONENAND_MEMORY_MAP(0xF24E)\n\n#define ONENAND_REG_ECC_STATUS\t\tONENAND_MEMORY_MAP(0xFF00)\n#define ONENAND_REG_ECC_M0\t\tONENAND_MEMORY_MAP(0xFF01)\n#define ONENAND_REG_ECC_S0\t\tONENAND_MEMORY_MAP(0xFF02)\n#define ONENAND_REG_ECC_M1\t\tONENAND_MEMORY_MAP(0xFF03)\n#define ONENAND_REG_ECC_S1\t\tONENAND_MEMORY_MAP(0xFF04)\n#define ONENAND_REG_ECC_M2\t\tONENAND_MEMORY_MAP(0xFF05)\n#define ONENAND_REG_ECC_S2\t\tONENAND_MEMORY_MAP(0xFF06)\n#define ONENAND_REG_ECC_M3\t\tONENAND_MEMORY_MAP(0xFF07)\n#define ONENAND_REG_ECC_S3\t\tONENAND_MEMORY_MAP(0xFF08)\n\n \n#define DEVICE_IS_FLEXONENAND\t\t(1 << 9)\n#define FLEXONENAND_PI_MASK\t\t(0x3ff)\n#define FLEXONENAND_PI_UNLOCK_SHIFT\t(14)\n#define ONENAND_DEVICE_DENSITY_MASK\t(0xf)\n#define ONENAND_DEVICE_DENSITY_SHIFT\t(4)\n#define ONENAND_DEVICE_IS_DDP\t\t(1 << 3)\n#define ONENAND_DEVICE_IS_DEMUX\t\t(1 << 2)\n#define ONENAND_DEVICE_VCC_MASK\t\t(0x3)\n\n#define ONENAND_DEVICE_DENSITY_512Mb\t(0x002)\n#define ONENAND_DEVICE_DENSITY_1Gb\t(0x003)\n#define ONENAND_DEVICE_DENSITY_2Gb\t(0x004)\n#define ONENAND_DEVICE_DENSITY_4Gb\t(0x005)\n#define ONENAND_DEVICE_DENSITY_8Gb\t(0x006)\n\n \n#define ONENAND_VERSION_PROCESS_SHIFT\t(8)\n\n \n#define ONENAND_TECHNOLOGY_IS_MLC\t(1 << 0)\n\n \n#define ONENAND_DDP_SHIFT\t\t(15)\n#define ONENAND_DDP_CHIP0\t\t(0)\n#define ONENAND_DDP_CHIP1\t\t(1 << ONENAND_DDP_SHIFT)\n\n \n \n#define ONENAND_FPA_MASK\t\t(0x7f)\n#define ONENAND_FPA_SHIFT\t\t(2)\n#define ONENAND_FSA_MASK\t\t(0x03)\n\n \n#define ONENAND_BSA_MASK\t\t(0x03)\n#define ONENAND_BSA_SHIFT\t\t(8)\n#define ONENAND_BSA_BOOTRAM\t\t(0 << 2)\n#define ONENAND_BSA_DATARAM0\t\t(2 << 2)\n#define ONENAND_BSA_DATARAM1\t\t(3 << 2)\n \n#define ONENAND_BSC_MASK\t\t(0x07)\n\n \n#define ONENAND_CMD_READ\t\t(0x00)\n#define ONENAND_CMD_READOOB\t\t(0x13)\n#define ONENAND_CMD_PROG\t\t(0x80)\n#define ONENAND_CMD_PROGOOB\t\t(0x1A)\n#define ONENAND_CMD_2X_PROG\t\t(0x7D)\n#define ONENAND_CMD_2X_CACHE_PROG\t(0x7F)\n#define ONENAND_CMD_UNLOCK\t\t(0x23)\n#define ONENAND_CMD_LOCK\t\t(0x2A)\n#define ONENAND_CMD_LOCK_TIGHT\t\t(0x2C)\n#define ONENAND_CMD_UNLOCK_ALL\t\t(0x27)\n#define ONENAND_CMD_ERASE\t\t(0x94)\n#define ONENAND_CMD_MULTIBLOCK_ERASE\t(0x95)\n#define ONENAND_CMD_ERASE_VERIFY\t(0x71)\n#define ONENAND_CMD_RESET\t\t(0xF0)\n#define ONENAND_CMD_OTP_ACCESS\t\t(0x65)\n#define ONENAND_CMD_READID\t\t(0x90)\n#define FLEXONENAND_CMD_PI_UPDATE\t(0x05)\n#define FLEXONENAND_CMD_PI_ACCESS\t(0x66)\n#define FLEXONENAND_CMD_RECOVER_LSB\t(0x05)\n\n \n#define ONENAND_CMD_BUFFERRAM\t\t(0x1978)\n#define FLEXONENAND_CMD_READ_PI\t\t(0x1985)\n\n \n#define ONENAND_SYS_CFG1_SYNC_READ\t(1 << 15)\n#define ONENAND_SYS_CFG1_BRL_7\t\t(7 << 12)\n#define ONENAND_SYS_CFG1_BRL_6\t\t(6 << 12)\n#define ONENAND_SYS_CFG1_BRL_5\t\t(5 << 12)\n#define ONENAND_SYS_CFG1_BRL_4\t\t(4 << 12)\n#define ONENAND_SYS_CFG1_BRL_3\t\t(3 << 12)\n#define ONENAND_SYS_CFG1_BRL_10\t\t(2 << 12)\n#define ONENAND_SYS_CFG1_BRL_9\t\t(1 << 12)\n#define ONENAND_SYS_CFG1_BRL_8\t\t(0 << 12)\n#define ONENAND_SYS_CFG1_BRL_SHIFT\t(12)\n#define ONENAND_SYS_CFG1_BL_32\t\t(4 << 9)\n#define ONENAND_SYS_CFG1_BL_16\t\t(3 << 9)\n#define ONENAND_SYS_CFG1_BL_8\t\t(2 << 9)\n#define ONENAND_SYS_CFG1_BL_4\t\t(1 << 9)\n#define ONENAND_SYS_CFG1_BL_CONT\t(0 << 9)\n#define ONENAND_SYS_CFG1_BL_SHIFT\t(9)\n#define ONENAND_SYS_CFG1_NO_ECC\t\t(1 << 8)\n#define ONENAND_SYS_CFG1_RDY\t\t(1 << 7)\n#define ONENAND_SYS_CFG1_INT\t\t(1 << 6)\n#define ONENAND_SYS_CFG1_IOBE\t\t(1 << 5)\n#define ONENAND_SYS_CFG1_RDY_CONF\t(1 << 4)\n#define ONENAND_SYS_CFG1_VHF\t\t(1 << 3)\n#define ONENAND_SYS_CFG1_HF\t\t(1 << 2)\n#define ONENAND_SYS_CFG1_SYNC_WRITE\t(1 << 1)\n\n \n#define ONENAND_CTRL_ONGO\t\t(1 << 15)\n#define ONENAND_CTRL_LOCK\t\t(1 << 14)\n#define ONENAND_CTRL_LOAD\t\t(1 << 13)\n#define ONENAND_CTRL_PROGRAM\t\t(1 << 12)\n#define ONENAND_CTRL_ERASE\t\t(1 << 11)\n#define ONENAND_CTRL_ERROR\t\t(1 << 10)\n#define ONENAND_CTRL_RSTB\t\t(1 << 7)\n#define ONENAND_CTRL_OTP_L\t\t(1 << 6)\n#define ONENAND_CTRL_OTP_BL\t\t(1 << 5)\n\n \n#define ONENAND_INT_MASTER\t\t(1 << 15)\n#define ONENAND_INT_READ\t\t(1 << 7)\n#define ONENAND_INT_WRITE\t\t(1 << 6)\n#define ONENAND_INT_ERASE\t\t(1 << 5)\n#define ONENAND_INT_RESET\t\t(1 << 4)\n#define ONENAND_INT_CLEAR\t\t(0 << 0)\n\n \n#define ONENAND_WP_US\t\t\t(1 << 2)\n#define ONENAND_WP_LS\t\t\t(1 << 1)\n#define ONENAND_WP_LTS\t\t\t(1 << 0)\n\n \n#define ONENAND_ECC_1BIT\t\t(1 << 0)\n#define ONENAND_ECC_1BIT_ALL\t\t(0x5555)\n#define ONENAND_ECC_2BIT\t\t(1 << 1)\n#define ONENAND_ECC_2BIT_ALL\t\t(0xAAAA)\n#define FLEXONENAND_UNCORRECTABLE_ERROR\t(0x1010)\n#define ONENAND_ECC_3BIT\t\t(1 << 2)\n#define ONENAND_ECC_4BIT\t\t(1 << 3)\n#define ONENAND_ECC_4BIT_UNCORRECTABLE\t(0x1010)\n\n \n#define FLEXONENAND_OTP_LOCK_OFFSET\t\t(2048)\n#define ONENAND_OTP_LOCK_OFFSET\t\t(14)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}