<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › clock-s3c2412.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-s3c2412.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c2412/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2412,S3C2413 Clock control support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;plat/regs-serial.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>

<span class="cp">#include &lt;plat/s3c2412.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cm">/* We currently have to assume that the system is running</span>
<span class="cm"> * from the XTPll input, and that all ***REFCLKs are being</span>
<span class="cm"> * fed from it, as we cannot read the state of OM[4] from</span>
<span class="cm"> * software.</span>
<span class="cm"> *</span>
<span class="cm"> * It would be possible for each board initialisation to</span>
<span class="cm"> * set the correct muxing at initialisation</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_clkcon_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clocks</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkcon</span><span class="p">;</span>

	<span class="n">clkcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKCON</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">clkcon</span> <span class="o">|=</span> <span class="n">clocks</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clkcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clocks</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkcon</span><span class="p">,</span> <span class="n">S3C2410_CLKCON</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_upll_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">upllcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_UPLLCON</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">orig</span> <span class="o">=</span> <span class="n">upllcon</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">upllcon</span> <span class="o">|=</span> <span class="n">S3C2412_PLLCON_OFF</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">upllcon</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_PLLCON_OFF</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">upllcon</span><span class="p">,</span> <span class="n">S3C2410_UPLLCON</span><span class="p">);</span>

	<span class="cm">/* allow ~150uS for the PLL to settle and lock */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">orig</span> <span class="o">&amp;</span> <span class="n">S3C2412_PLLCON_OFF</span><span class="p">))</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">150</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* clock selections */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_erefclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;erefclk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_urefclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;urefclk&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_usysclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_urefclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_USYSCLK_UPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_USYSCLK_UPLL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_usysclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usysclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_usysclk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mrefclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mrefclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mdivclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mdivclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_usbsrc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_USBCLK_HCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_USBCLK_HCLK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_roundrate_usbsrc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">parent_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent_rate</span><span class="p">;</span>

	<span class="n">div</span> <span class="o">=</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_getrate_usbsrc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">((</span><span class="n">div</span> <span class="o">&amp;</span> <span class="n">S3C2412_CLKDIVN_USB48DIV</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setrate_usbsrc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdivn</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2412_roundrate_usbsrc</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">clkdivn</span> <span class="o">|=</span> <span class="n">S3C2412_CLKDIVN_USB48DIV</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clkdivn</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKDIVN_USB48DIV</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkdivn</span><span class="p">,</span> <span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_usbsrc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usbsrc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2412_getrate_usbsrc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c2412_setrate_usbsrc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c2412_roundrate_usbsrc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_usbsrc</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_msysclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mdivclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_MSYSCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_MSYSCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_msysclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;msysclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_msysclk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_armclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdiv</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dvs</span><span class="p">;</span>

	<span class="cm">/* Note, we current equate fclk andf msysclk for S3C2412 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span> <span class="o">||</span> <span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_f</span><span class="p">)</span>
		<span class="n">dvs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">)</span>
		<span class="n">dvs</span> <span class="o">=</span> <span class="n">S3C2412_CLKDIVN_DVSEN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="cm">/* update this under irq lockdown, clkdivn is not protected</span>
<span class="cm">	 * by the clock system. */</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">clkdiv</span>  <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>
	<span class="n">clkdiv</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKDIVN_DVSEN</span><span class="p">;</span>
	<span class="n">clkdiv</span> <span class="o">|=</span> <span class="n">dvs</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkdiv</span><span class="p">,</span> <span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_armclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_armclk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* these next clocks have an divider immediately after them,</span>
<span class="cm"> * so we can register them with their divider and leave out the</span>
<span class="cm"> * intermediate clock stage</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_roundrate_clksrc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">div</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&gt;</span> <span class="n">parent_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">parent_rate</span><span class="p">;</span>

	<span class="cm">/* note, we remove the +/- 1 calculations as they cancel out */</span>

	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">rate</span> <span class="o">/</span> <span class="n">parent_rate</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_uart</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_erefclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_UARTCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_UARTCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_getrate_uart</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">&amp;=</span> <span class="n">S3C2412_CLKDIVN_UARTDIV_MASK</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2412_CLKDIVN_UARTDIV_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setrate_uart</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdivn</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">clkdivn</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKDIVN_UARTDIV_MASK</span><span class="p">;</span>
	<span class="n">clkdivn</span> <span class="o">|=</span> <span class="p">((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">S3C2412_CLKDIVN_UARTDIV_SHIFT</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkdivn</span><span class="p">,</span> <span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_uart</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uartclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2412_getrate_uart</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c2412_setrate_uart</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_uart</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_i2s</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_erefclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_I2SCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_I2SCLK_MPLL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_getrate_i2s</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">&amp;=</span> <span class="n">S3C2412_CLKDIVN_I2SDIV_MASK</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2412_CLKDIVN_I2SDIV_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setrate_i2s</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdivn</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">clkdivn</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKDIVN_I2SDIV_MASK</span><span class="p">;</span>
	<span class="n">clkdivn</span> <span class="o">|=</span> <span class="p">((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">S3C2412_CLKDIVN_I2SDIV_SHIFT</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkdivn</span><span class="p">,</span> <span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_i2s</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2sclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2412_getrate_i2s</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c2412_setrate_i2s</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_i2s</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setparent_cam</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKSRC_CAMCLK_HCLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2412_CLKSRC_CAMCLK_HCLK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2412_getrate_cam</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">div</span> <span class="o">&amp;=</span> <span class="n">S3C2412_CLKDIVN_CAMDIV_MASK</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2412_CLKDIVN_CAMDIV_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2412_setrate_cam</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdivn</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>

	<span class="n">clkdivn</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C2412_CLKDIVN_CAMDIV_MASK</span><span class="p">;</span>
	<span class="n">clkdivn</span> <span class="o">|=</span> <span class="p">((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">S3C2412_CLKDIVN_CAMDIV_SHIFT</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkdivn</span><span class="p">,</span> <span class="n">S3C2410_CLKDIVN</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_cam</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camif-upll&quot;</span><span class="p">,</span>	<span class="cm">/* same as 2440 name */</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2412_getrate_cam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s3c2412_setrate_cam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2412_setparent_cam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">s3c2412_roundrate_clksrc</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* standard clock definitions */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_disable</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;nand&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_NAND</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_SDI</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_ADC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_IIC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_IIS</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_SPI</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_DMA0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_DMA1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_DMA2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_DMA3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_LCDC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_GPIO</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-host&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_USBH</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-device&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_USBD</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_PWMT</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2412-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_UART0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2412-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_UART1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2412-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_UART2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_RTC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-bus-gadget&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_USB_DEV48</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-bus-host&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2412_clkcon_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKCON_USB_HOST48</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* clocks to add where we need to check their parentage */</span>

<span class="k">struct</span> <span class="n">clk_init</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	 <span class="n">bit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">src_0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>	<span class="o">*</span><span class="n">src_1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_init</span> <span class="n">clks_src</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_USBCLK_HCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_urefclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_i2s</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_I2SCLK_MPLL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_erefclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_cam</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_CAMCLK_HCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_MSYSCLK_MPLL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mdivclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_uart</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_UARTCLK_MPLL</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_erefclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usbsrc</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_USBCLK_HCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="cm">/* here we assume  OM[4] select xtal */</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_erefclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_EREFCLK_EXTCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_urefclk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bit</span>	<span class="o">=</span> <span class="n">S3C2412_CLKSRC_UREFCLK_EXTCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_0</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
		<span class="p">.</span><span class="n">src_1</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* s3c2412_clk_initparents</span>
<span class="cm"> *</span>
<span class="cm"> * Initialise the parents for the clocks that we get at start-time</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c2412_clk_initparents</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2412_CLKSRC</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">clk_init</span> <span class="o">*</span><span class="n">cip</span> <span class="o">=</span> <span class="n">clks_src</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">src</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks_src</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">,</span> <span class="n">cip</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="n">cip</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register clock %s (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">cip</span><span class="o">-&gt;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">src</span> <span class="o">=</span> <span class="p">(</span><span class="n">clksrc</span> <span class="o">&amp;</span> <span class="n">cip</span><span class="o">-&gt;</span><span class="n">bit</span><span class="p">)</span> <span class="o">?</span> <span class="n">cip</span><span class="o">-&gt;</span><span class="n">src_1</span> <span class="o">:</span> <span class="n">cip</span><span class="o">-&gt;</span><span class="n">src_0</span><span class="p">;</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s: parent %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cip</span><span class="o">-&gt;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">src</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">clk_set_parent</span><span class="p">(</span><span class="n">cip</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">,</span> <span class="n">src</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* clocks to add straight away */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mrefclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_armclk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s3c2412_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c24xx_uclk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c2412_baseclk_add</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkcon</span>  <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKCON</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dvs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">clk_upll</span><span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">s3c2412_upll_enable</span><span class="p">;</span>
	<span class="n">clk_usb_bus</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usbsrc</span><span class="p">;</span>
	<span class="n">clk_usb_bus</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>

	<span class="n">clk_f</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">;</span>

	<span class="n">s3c2412_clk_initparents</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkp</span> <span class="o">=</span> <span class="n">clks</span><span class="p">[</span><span class="n">ptr</span><span class="p">];</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register clock %s (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">clkp</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* set the dvs state according to what we got at boot time */</span>

	<span class="n">dvs</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_CLKDIVN</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">S3C2412_CLKDIVN_DVSEN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dvs</span><span class="p">)</span>
		<span class="n">clk_armclk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;S3C2412: DVS is %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dvs</span> <span class="o">?</span> <span class="s">&quot;on&quot;</span> <span class="o">:</span> <span class="s">&quot;off&quot;</span><span class="p">);</span>

	<span class="cm">/* ensure usb bus clock is within correct rate of 48MHz */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="mi">48</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Warning: USB bus clock not at 48MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* for the moment, let&#39;s use the UPLL, and see if we can</span>
<span class="cm">		 * get 48MHz */</span>

		<span class="n">clk_set_parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">);</span>
		<span class="n">clk_set_parent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usbsrc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_usysclk</span><span class="p">);</span>
		<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usbsrc</span><span class="p">,</span> <span class="mi">48</span><span class="o">*</span><span class="mi">1000</span><span class="o">*</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;S3C2412: upll %s, %ld.%03ld MHz, usb-bus %ld.%03ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2410_UPLLCON</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">S3C2412_PLLCON_OFF</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span><span class="o">:</span><span class="s">&quot;on&quot;</span><span class="p">,</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">)),</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">)));</span>

	<span class="cm">/* register clocks from clock array */</span>

	<span class="n">clkp</span> <span class="o">=</span> <span class="n">init_clocks</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">,</span> <span class="n">clkp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* ensure that we note the clock state */</span>

		<span class="n">clkp</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">=</span> <span class="n">clkcon</span> <span class="o">&amp;</span> <span class="n">clkp</span><span class="o">-&gt;</span><span class="n">ctrlbit</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register clock %s (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">clkp</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* We must be careful disabling the clocks we are not intending to</span>
<span class="cm">	 * be using at boot time, as subsystems such as the LCD which do</span>
<span class="cm">	 * their own DMA requests to the bus can cause the system to lockup</span>
<span class="cm">	 * if they where in the middle of requesting bus access.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Disabling the LCD clock if the LCD is active is very dangerous,</span>
<span class="cm">	 * and therefore the bootloader should be careful to not enable</span>
<span class="cm">	 * the LCD clock if it is not needed.</span>
<span class="cm">	*/</span>

	<span class="cm">/* install (and disable) the clocks we do not need immediately */</span>

	<span class="n">clkp</span> <span class="o">=</span> <span class="n">init_clocks_disable</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_disable</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">,</span> <span class="n">clkp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clock</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register clock %s (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">clkp</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">s3c2412_clkcon_enable</span><span class="p">(</span><span class="n">clkp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s3c2412_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c2412_clk_lookup</span><span class="p">));</span>
	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
