

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.752 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      49|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      44|     103|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_26_4_1_U81  |mul_mul_16ns_16ns_26_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln541_fu_65_p2  |         +|   0|  0|  26|          26|           7|
    |ret_V_fu_59_p2      |         -|   0|  0|  26|          26|          26|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  54|          53|          34|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |ap_done    |   9|          2|    1|          2|
    |p_channel  |   9|          2|   19|         38|
    +-----------+----+-----------+-----+-----------+
    |Total      |  49|         10|   21|         46|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |p_channel_preg     |  19|   0|   19|          0|
    |trunc_ln_i_reg_99  |  19|   0|   19|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  44|   0|   44|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|p_channel    |  out|   19|     ap_none|     p_channel|       pointer|
|rows         |   in|   16|     ap_none|          rows|        scalar|
|cols         |   in|   16|     ap_none|          cols|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%rhs = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 6 'read' 'rhs' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows"   --->   Operation 7 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i16 %rows_read"   --->   Operation 8 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i16 %rhs"   --->   Operation 9 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 10 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 11 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 11 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 12 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 12 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.71>
ST_4 : Operation 13 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1494 = mul i26 %zext_ln1494_2, i26 %zext_ln1494"   --->   Operation 13 'mul' 'mul_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln1494 = shl i26 %mul_ln1494, i26 5"   --->   Operation 14 'shl' 'shl_ln1494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1494_1 = shl i26 %mul_ln1494, i26 3"   --->   Operation 15 'shl' 'shl_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = sub i26 %shl_ln1494, i26 %shl_ln1494_1"   --->   Operation 16 'sub' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 17 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln541 = add i26 %ret_V, i26 127"   --->   Operation 17 'add' 'add_ln541' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln_i = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %add_ln541, i32 7, i32 25" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936]   --->   Operation 18 'partselect' 'trunc_ln_i' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 19 [1/1] (1.21ns)   --->   "%write_ln936 = write void @_ssdm_op_Write.ap_auto.volatile.i19P0A, i19 %p_channel, i19 %trunc_ln_i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:936]   --->   Operation 19 'write' 'write_ln936' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln214 = ret"   --->   Operation 20 'ret' 'ret_ln214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs           (read      ) [ 000000]
rows_read     (read      ) [ 000000]
zext_ln1494   (zext      ) [ 001110]
zext_ln1494_2 (zext      ) [ 001110]
mul_ln1494    (mul       ) [ 000000]
shl_ln1494    (shl       ) [ 000000]
shl_ln1494_1  (shl       ) [ 000000]
ret_V         (sub       ) [ 000000]
add_ln541     (add       ) [ 000000]
trunc_ln_i    (partselect) [ 000001]
write_ln936   (write     ) [ 000000]
ret_ln214     (ret       ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_channel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_channel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i19P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="rhs_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="rows_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="16" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="write_ln936_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="19" slack="0"/>
<pin id="37" dir="0" index="2" bw="19" slack="1"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln936/5 "/>
</bind>
</comp>

<comp id="41" class="1004" name="zext_ln1494_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="16" slack="0"/>
<pin id="43" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="zext_ln1494_2_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="shl_ln1494_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="26" slack="0"/>
<pin id="51" dir="0" index="1" bw="4" slack="0"/>
<pin id="52" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1494/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="shl_ln1494_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="26" slack="0"/>
<pin id="56" dir="0" index="1" bw="3" slack="0"/>
<pin id="57" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1494_1/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="ret_V_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="26" slack="0"/>
<pin id="61" dir="0" index="1" bw="26" slack="0"/>
<pin id="62" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="add_ln541_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="26" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln541/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="trunc_ln_i_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="19" slack="0"/>
<pin id="73" dir="0" index="1" bw="26" slack="0"/>
<pin id="74" dir="0" index="2" bw="4" slack="0"/>
<pin id="75" dir="0" index="3" bw="6" slack="0"/>
<pin id="76" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln_i/4 "/>
</bind>
</comp>

<comp id="81" class="1007" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="zext_ln1494_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="26" slack="1"/>
<pin id="91" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="94" class="1005" name="zext_ln1494_2_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="26" slack="1"/>
<pin id="96" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="trunc_ln_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="19" slack="1"/>
<pin id="101" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="28" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="48"><net_src comp="22" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="49" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="54" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="59" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="65" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="85"><net_src comp="45" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="41" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="88"><net_src comp="81" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="92"><net_src comp="41" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="45" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="102"><net_src comp="71" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_channel | {5 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
		mul_ln1494 : 1
	State 2
	State 3
	State 4
		shl_ln1494 : 1
		shl_ln1494_1 : 1
		ret_V : 1
		add_ln541 : 2
		trunc_ln_i : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    sub   |       ret_V_fu_59       |    0    |    0    |    26   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln541_fu_65     |    0    |    0    |    26   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_81        |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      rhs_read_fu_22     |    0    |    0    |    0    |
|          |   rows_read_read_fu_28  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln936_write_fu_34 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln1494_fu_41    |    0    |    0    |    0    |
|          |   zext_ln1494_2_fu_45   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln1494_fu_49    |    0    |    0    |    0    |
|          |    shl_ln1494_1_fu_54   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_i_fu_71    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    52   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  trunc_ln_i_reg_99 |   19   |
|zext_ln1494_2_reg_94|   26   |
| zext_ln1494_reg_89 |   26   |
+--------------------+--------+
|        Total       |   71   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_81 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_81 |  p1  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.854  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   71   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   71   |   70   |
+-----------+--------+--------+--------+--------+
