{"vcs1":{"timestamp_begin":1681674148.972720174, "rt":1.56, "ut":0.23, "st":0.21}}
{"vcselab":{"timestamp_begin":1681674150.617448266, "rt":1.60, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1681674152.444054360, "rt":1.29, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681674148.564265313}
{"VCS_COMP_START_TIME": 1681674148.564265313}
{"VCS_COMP_END_TIME": 1681675499.746142005}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338244}}
{"stitch_vcselab": {"peak_mem": 222564}}
