0.7
2020.2
Nov 18 2020
09:20:35
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/AESL_axi_master_gmem0.v,1626253754,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/AESL_axi_master_gmem1.v,1626253754,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/AESL_axi_master_gmem2.v,1626253754,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/AESL_axi_slave_control.v,1626253754,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/csv_file_dump.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dataflow_monitor.sv,1626253754,systemVerilog,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_fifo_interface.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_process_interface.sv,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_manager.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/csv_file_dump.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_fifo_monitor.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_process_monitor.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_fifo_interface.sv,1626253754,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_fifo_monitor.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_process_interface.sv,1626253754,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_process_monitor.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv,1626253754,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/fifo_para.vh,1626253754,verilog,,,,,,,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/ip/xil_defaultlib/kernel_ap_fadd_2_full_dsp_32.v,1626253764,systemVerilog,,,,kernel_ap_fadd_2_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/ip/xil_defaultlib/kernel_ap_fmul_1_max_dsp_32.v,1626253763,systemVerilog,,,,kernel_ap_fmul_1_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel.autotb.v,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/fifo_para.vh,apatb_kernel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel.v,1626253735,systemVerilog,,,,kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_a_local.v,1626253735,systemVerilog,,,,kernel_a_local;kernel_a_local_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_control_s_axi.v,1626253735,systemVerilog,,,,kernel_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_fadd_32ns_32ns_32_4_full_dsp_1.v,1626253735,systemVerilog,,,,kernel_fadd_32ns_32ns_32_4_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_fmul_32ns_32ns_32_3_max_dsp_1.v,1626253735,systemVerilog,,,,kernel_fmul_32ns_32ns_32_3_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_gmem0_m_axi.v,1626253735,systemVerilog,,,,kernel_gmem0_m_axi;kernel_gmem0_m_axi_buffer;kernel_gmem0_m_axi_decoder;kernel_gmem0_m_axi_fifo;kernel_gmem0_m_axi_read;kernel_gmem0_m_axi_reg_slice;kernel_gmem0_m_axi_throttle;kernel_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_gmem1_m_axi.v,1626253735,systemVerilog,,,,kernel_gmem1_m_axi;kernel_gmem1_m_axi_buffer;kernel_gmem1_m_axi_decoder;kernel_gmem1_m_axi_fifo;kernel_gmem1_m_axi_read;kernel_gmem1_m_axi_reg_slice;kernel_gmem1_m_axi_throttle;kernel_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/kernel_gmem2_m_axi.v,1626253735,systemVerilog,,,,kernel_gmem2_m_axi;kernel_gmem2_m_axi_buffer;kernel_gmem2_m_axi_decoder;kernel_gmem2_m_axi_fifo;kernel_gmem2_m_axi_read;kernel_gmem2_m_axi_reg_slice;kernel_gmem2_m_axi_throttle;kernel_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/nodf_module_interface.sv,1626253754,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/nodf_module_monitor.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv;/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_agent.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_manager.sv,1626253754,systemVerilog,,,/media/trungnguyen/data/01.git/tutorial/hls_example/vec_add/hls_proj/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
