{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560176957411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560176957411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:29:17 2019 " "Processing started: Mon Jun 10 22:29:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560176957411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560176957411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560176957411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560176958516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176959101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behave " "Found design unit 1: VGA_Controller-behave" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959108 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176959108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-bev " "Found design unit 1: uart-bev" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959116 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176959116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bha " "Found design unit 1: top-bha" {  } { { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959124 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176959124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176959124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560176963217 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wren top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used explicit default value for signal \"wren\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1560176963219 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:v2 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:v2\"" {  } { { "top.vhd" "v2" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u2 " "Elaborating entity \"uart\" for hierarchy \"uart:u2\"" {  } { { "top.vhd" "u2" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963525 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx uart.vhd(11) " "VHDL Signal Declaration warning at uart.vhd(11): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560176963529 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "draw uart.vhd(16) " "VHDL Signal Declaration warning at uart.vhd(16): used implicit default value for signal \"draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560176963529 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_canvas uart.vhd(19) " "VHDL Signal Declaration warning at uart.vhd(19): used implicit default value for signal \"reset_canvas\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560176963529 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_clk_in uart.vhd(36) " "Verilog HDL or VHDL warning at uart.vhd(36): object \"uart_clk_in\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1560176963529 "|top|uart:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:mem " "Elaborating entity \"ram\" for hierarchy \"ram:mem\"" {  } { { "top.vhd" "mem" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:mem\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560176963654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963655 ""}  } { { "ram.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560176963655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ajk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajk1 " "Found entity 1: altsyncram_ajk1" {  } { { "db/altsyncram_ajk1.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_ajk1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176963772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176963772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajk1 ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated " "Elaborating entity \"altsyncram_ajk1\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/alter13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_les1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_les1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_les1 " "Found entity 1: altsyncram_les1" {  } { { "db/altsyncram_les1.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_les1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176963924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176963924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_les1 ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1 " "Elaborating entity \"altsyncram_les1\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\"" {  } { { "db/altsyncram_ajk1.tdf" "altsyncram1" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_ajk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176963928 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_les1.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_les1.tdf" 37 2 0 } } { "db/altsyncram_ajk1.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_ajk1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "e:/alter13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/ram.vhd" 97 0 0 } } { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 89 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1560176963935 "|top|ram:mem|altsyncram:altsyncram_component|altsyncram_ajk1:auto_generated|altsyncram_les1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176964025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176964025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|decode_tpa:decode3 " "Elaborating entity \"decode_tpa\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|decode_tpa:decode3\"" {  } { { "db/altsyncram_les1.tdf" "decode3" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_les1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176964032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|decode_tpa:decode_a " "Elaborating entity \"decode_tpa\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_les1.tdf" "decode_a" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_les1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176964050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ekb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ekb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ekb " "Found entity 1: mux_ekb" {  } { { "db/mux_ekb.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/mux_ekb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176964199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176964199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ekb ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|mux_ekb:mux5 " "Elaborating entity \"mux_ekb\" for hierarchy \"ram:mem\|altsyncram:altsyncram_component\|altsyncram_ajk1:auto_generated\|altsyncram_les1:altsyncram1\|mux_ekb:mux5\"" {  } { { "db/altsyncram_les1.tdf" "mux5" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_les1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560176964204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q14 " "Found entity 1: altsyncram_6q14" {  } { { "db/altsyncram_6q14.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/altsyncram_6q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176965550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176965550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176965822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176965822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176966075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176966075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ci " "Found entity 1: cntr_6ci" {  } { { "db/cntr_6ci.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cntr_6ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176966415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176966415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176966515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176966515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176966765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176966765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176967024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176967024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176967122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176967122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176967378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176967378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Administrator/Desktop/inatop/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560176967475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560176967475 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560176967609 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 33 -1 0 } } { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560176970532 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560176970533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560176970932 "|top|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560176970932 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560176971834 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560176971835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560176971941 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560176971941 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 116 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 116 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1560176973768 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560176973946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560176973946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2109 " "Implemented 2109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560176974574 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560176974574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1860 " "Implemented 1860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560176974574 ""} { "Info" "ICUT_CUT_TM_RAMS" "228 " "Implemented 228 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1560176974574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560176974574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560176974658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:29:34 2019 " "Processing ended: Mon Jun 10 22:29:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560176974658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560176974658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560176974658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560176974658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560176976658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560176976660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:29:35 2019 " "Processing started: Mon Jun 10 22:29:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560176976660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560176976660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560176976660 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560176976803 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1560176976804 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1560176976804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1560176977391 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560176977460 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560176977515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560176977516 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560176977703 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560176979075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560176979075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560176979075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560176979075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560176979075 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560176979075 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 10078 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560176979082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 10079 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560176979082 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 10080 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560176979082 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560176979082 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560176979107 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560176979732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560176979732 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560176979732 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1560176979732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560176979772 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_4 " "Node: VGA_Controller:v2\|CLK_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979793 "|top|VGA_Controller:v2|CLK_4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_2 " "Node: VGA_Controller:v2\|CLK_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979793 "|top|VGA_Controller:v2|CLK_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979794 "|top|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|VGA_CLK " "Node: VGA_Controller:v2\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979794 "|top|VGA_Controller:v2|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk_out " "Node: uart:u2\|uart_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979794 "|top|uart:u2|uart_clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk11 " "Node: clk11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979794 "|top|clk11"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk " "Node: uart:u2\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1560176979794 "|top|uart:u2|uart_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560176979879 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560176979879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560176979879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1560176979879 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560176979879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980455 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk11 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk11" } } } } { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 9 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980456 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk100 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk100" } } } } { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 13 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u2\|uart_clk  " "Automatically promoted node uart:u2\|uart_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980456 ""}  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 26 0 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart:u2\|uart_clk" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980457 ""}  } { { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 6803 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u2\|uart_clk_out  " "Automatically promoted node uart:u2\|uart_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980457 ""}  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 15 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|VGA_CLK  " "Automatically promoted node VGA_Controller:v2\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980457 ""}  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 10 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_4  " "Automatically promoted node VGA_Controller:v2\|CLK_4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|VGA_CLK " "Destination node VGA_Controller:v2\|VGA_CLK" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 10 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 873 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_4~0 " "Destination node VGA_Controller:v2\|CLK_4~0" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 31 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980458 ""}  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 31 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 874 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_2  " "Automatically promoted node VGA_Controller:v2\|CLK_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980458 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_2~0 " "Destination node VGA_Controller:v2\|CLK_2~0" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 31 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980458 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980458 ""}  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 31 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 870 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980458 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|yaxis\[8\]~0 " "Destination node uart:u2\|yaxis\[8\]~0" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|yaxis[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|uart_clk_out " "Destination node uart:u2\|uart_clk_out" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 15 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|cnt2\[0\]~2 " "Destination node uart:u2\|cnt2\[0\]~2" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|cnt2[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|cnt2\[3\]~3 " "Destination node uart:u2\|cnt2\[3\]~3" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|cnt2[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1486 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|cnt2\[3\]~4 " "Destination node uart:u2\|cnt2\[3\]~4" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|cnt2[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1487 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|cnt2\[2\]~5 " "Destination node uart:u2\|cnt2\[2\]~5" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|cnt2[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1495 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u2\|cnt2\[1\]~6 " "Destination node uart:u2\|cnt2\[1\]~6" {  } { { "uart.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/uart.vhd" 106 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|cnt2[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1496 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|x_out\[4\]~1 " "Destination node VGA_Controller:v2\|x_out\[4\]~1" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/VGA_Controller.vhd" 44 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|x_out[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 1561 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980459 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980459 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rst } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top.vhd" "" { Text "C:/Users/Administrator/Desktop/inatop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980461 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 8796 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980461 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980461 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 8043 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 7122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980464 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 8677 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980464 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980464 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 6918 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980464 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560176980466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 7021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 7022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 7123 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560176980466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560176980466 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 0 { 0 ""} 0 6827 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560176980466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560176981106 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560176981110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560176981111 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560176981117 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560176981125 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560176981130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560176981131 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560176981136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560176981197 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560176981210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560176981210 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CE " "Node \"CE\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OE " "Node \"OE\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[0\] " "Node \"addr_sram\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[10\] " "Node \"addr_sram\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[11\] " "Node \"addr_sram\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[12\] " "Node \"addr_sram\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[13\] " "Node \"addr_sram\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[14\] " "Node \"addr_sram\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[15\] " "Node \"addr_sram\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[16\] " "Node \"addr_sram\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[17\] " "Node \"addr_sram\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[18\] " "Node \"addr_sram\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[19\] " "Node \"addr_sram\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[1\] " "Node \"addr_sram\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[2\] " "Node \"addr_sram\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[3\] " "Node \"addr_sram\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[4\] " "Node \"addr_sram\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[5\] " "Node \"addr_sram\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[6\] " "Node \"addr_sram\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[7\] " "Node \"addr_sram\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[8\] " "Node \"addr_sram\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "addr_sram\[9\] " "Node \"addr_sram\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr_sram\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[0\] " "Node \"data_sram\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[10\] " "Node \"data_sram\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[11\] " "Node \"data_sram\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[12\] " "Node \"data_sram\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[13\] " "Node \"data_sram\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[14\] " "Node \"data_sram\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[15\] " "Node \"data_sram\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[16\] " "Node \"data_sram\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[17\] " "Node \"data_sram\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[18\] " "Node \"data_sram\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[19\] " "Node \"data_sram\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[1\] " "Node \"data_sram\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[20\] " "Node \"data_sram\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[21\] " "Node \"data_sram\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[22\] " "Node \"data_sram\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[23\] " "Node \"data_sram\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[24\] " "Node \"data_sram\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[25\] " "Node \"data_sram\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[26\] " "Node \"data_sram\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[27\] " "Node \"data_sram\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[28\] " "Node \"data_sram\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[29\] " "Node \"data_sram\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[2\] " "Node \"data_sram\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[30\] " "Node \"data_sram\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[31\] " "Node \"data_sram\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[3\] " "Node \"data_sram\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[4\] " "Node \"data_sram\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[5\] " "Node \"data_sram\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[6\] " "Node \"data_sram\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[7\] " "Node \"data_sram\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[8\] " "Node \"data_sram\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "data_sram\[9\] " "Node \"data_sram\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_sram\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560176981334 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560176981334 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560176981348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560176985274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560176986309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560176986354 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560176987938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560176987938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560176988584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/inatop/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560176992495 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560176992495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560176993180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560176993185 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1560176993185 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560176993185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560176993386 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560176993398 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hso 0 " "Pin \"hso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vso 0 " "Pin \"vso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[0\] 0 " "Pin \"ored\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[1\] 0 " "Pin \"ored\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[2\] 0 " "Pin \"ored\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[0\] 0 " "Pin \"oblue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[1\] 0 " "Pin \"oblue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[2\] 0 " "Pin \"oblue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[0\] 0 " "Pin \"ogreen\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[1\] 0 " "Pin \"ogreen\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[2\] 0 " "Pin \"ogreen\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560176993464 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560176993464 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560176994874 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560176995523 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560176996827 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560176997754 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560176997823 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560176998049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/inatop/top.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/inatop/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560176998532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 66 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560176999967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:29:59 2019 " "Processing ended: Mon Jun 10 22:29:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560176999967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560176999967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560176999967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560176999967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560177001464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560177001465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:30:01 2019 " "Processing started: Mon Jun 10 22:30:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560177001465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560177001465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560177001465 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560177004696 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560177004805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560177005899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:30:05 2019 " "Processing ended: Mon Jun 10 22:30:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560177005899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560177005899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560177005899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560177005899 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560177006643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560177007643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560177007645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 22:30:06 2019 " "Processing started: Mon Jun 10 22:30:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560177007645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560177007645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560177007645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560177007757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560177008151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560177008202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560177008202 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008556 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008556 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1560177008556 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1560177008556 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560177008584 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_4 " "Node: VGA_Controller:v2\|CLK_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008594 "|top|VGA_Controller:v2|CLK_4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_2 " "Node: VGA_Controller:v2\|CLK_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008594 "|top|VGA_Controller:v2|CLK_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008594 "|top|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|VGA_CLK " "Node: VGA_Controller:v2\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008594 "|top|VGA_Controller:v2|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk_out " "Node: uart:u2\|uart_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008595 "|top|uart:u2|uart_clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk " "Node: uart:u2\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008595 "|top|uart:u2|uart_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk11 " "Node: clk11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008595 "|top|clk11"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560177008628 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560177008643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560177008666 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560177008700 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560177008702 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_4 " "Node: VGA_Controller:v2\|CLK_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008869 "|top|VGA_Controller:v2|CLK_4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_2 " "Node: VGA_Controller:v2\|CLK_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008869 "|top|VGA_Controller:v2|CLK_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008870 "|top|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|VGA_CLK " "Node: VGA_Controller:v2\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008870 "|top|VGA_Controller:v2|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk_out " "Node: uart:u2\|uart_clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008870 "|top|uart:u2|uart_clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk " "Node: uart:u2\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008870 "|top|uart:u2|uart_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk11 " "Node: clk11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1560177008870 "|top|clk11"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560177008927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560177008929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560177008929 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560177008940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560177008965 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560177008965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560177009133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 22:30:09 2019 " "Processing ended: Mon Jun 10 22:30:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560177009133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560177009133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560177009133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560177009133 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus II Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560177009936 ""}
