ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"CapSense_Controller_CompCH0.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	CapSense_Controller_CompCH0_initVar
  20              		.bss
  21              		.type	CapSense_Controller_CompCH0_initVar, %object
  22              		.size	CapSense_Controller_CompCH0_initVar, 1
  23              	CapSense_Controller_CompCH0_initVar:
  24 0000 00       		.space	1
  25              		.section	.text.CapSense_Controller_CompCH0_Init,"ax",%progbits
  26              		.align	2
  27              		.global	CapSense_Controller_CompCH0_Init
  28              		.thumb
  29              		.thumb_func
  30              		.type	CapSense_Controller_CompCH0_Init, %function
  31              	CapSense_Controller_CompCH0_Init:
  32              	.LFB0:
  33              		.file 1 "Generated_Source\\PSoC5\\CapSense_Controller_CompCH0.c"
   1:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * File Name: CapSense_Controller_CompCH0.c
   3:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Version 2.0
   4:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
   5:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Description:
   6:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This file provides the source code to the API for the Comparator component
   7:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
   8:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Note:
   9:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  None
  10:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  11:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
  12:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * You may use this file only in accordance with the license, terms, conditions, 
  14:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  15:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  18:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #include "CapSense_Controller_CompCH0.h"
  19:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  20:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** uint8 CapSense_Controller_CompCH0_initVar = 0u;
  21:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  22:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /* Internal functions definitoin */
  23:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** static void CapSense_Controller_CompCH0_trimAdjust(uint8 nibble) ;
  24:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 2


  25:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /* static CapSense_Controller_CompCH0_backupStruct  CapSense_Controller_CompCH0_backup; */
  26:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #if (CY_PSOC5A)
  27:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     static CapSense_Controller_CompCH0_LOWPOWER_BACKUP_STRUCT  CapSense_Controller_CompCH0_lowPower
  28:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #endif /* CY_PSOC5A */
  29:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  30:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /* variable to decide whether or not to restore the control register in 
  31:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****    Enable() API for PSoC5A only */
  32:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #if (CY_PSOC5A)
  33:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     static uint8 CapSense_Controller_CompCH0_restoreReg = 0u;
  34:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #endif /* CY_PSOC5A */
  35:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  36:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  37:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
  38:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_Init
  39:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
  40:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  41:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
  42:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Initialize to the schematic state
  43:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * 
  44:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
  45:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
  46:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  47:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
  48:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
  49:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  50:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
  51:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_Init(void) 
  52:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
  34              		.loc 1 52 0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38 0000 80B5     		push	{r7, lr}
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 00AF     		add	r7, sp, #0
  43              		.cfi_def_cfa_register 7
  53:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Set default speed/power */
  54:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SetSpeed(CapSense_Controller_CompCH0_DEFAULT_SPEED);
  44              		.loc 1 54 0
  45 0004 0020     		movs	r0, #0
  46 0006 FFF7FEFF 		bl	CapSense_Controller_CompCH0_SetSpeed
  55:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  56:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Set default Hysteresis */
  57:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if ( CapSense_Controller_CompCH0_DEFAULT_HYSTERESIS == 0u )
  58:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CR |= CapSense_Controller_CompCH0_HYST_OFF;
  47              		.loc 1 58 0
  48 000a 154A     		ldr	r2, .L2
  49 000c 144B     		ldr	r3, .L2
  50 000e 1B78     		ldrb	r3, [r3]
  51 0010 DBB2     		uxtb	r3, r3
  52 0012 43F02003 		orr	r3, r3, #32
  53 0016 DBB2     		uxtb	r3, r3
  54 0018 1370     		strb	r3, [r2]
  59:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #else
  60:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CR &= (uint8)(~CapSense_Controller_CompCH0_HYST_OFF);
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 3


  61:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CapSense_Controller_CompCH0_DEFAULT_HYSTERESIS == 0u */
  62:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Power down override feature is not supported for PSoC5A. */
  63:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
  64:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Set default Power Down Override */
  65:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #if ( CapSense_Controller_CompCH0_DEFAULT_PWRDWN_OVRD == 0u )
  66:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_CR &= (uint8)(~CapSense_Controller_CompCH0_PWRDWN_OVRD);
  55              		.loc 1 66 0
  56 001a 114A     		ldr	r2, .L2
  57 001c 104B     		ldr	r3, .L2
  58 001e 1B78     		ldrb	r3, [r3]
  59 0020 DBB2     		uxtb	r3, r3
  60 0022 23F00403 		bic	r3, r3, #4
  61 0026 DBB2     		uxtb	r3, r3
  62 0028 1370     		strb	r3, [r2]
  67:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #else 
  68:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_CR |= CapSense_Controller_CompCH0_PWRDWN_OVRD;
  69:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CapSense_Controller_CompCH0_DEFAULT_PWRDWN_OVRD == 0u */
  70:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
  71:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
  72:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Set mux always on logic */
  73:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_CR |= CapSense_Controller_CompCH0_MX_AO;
  63              		.loc 1 73 0
  64 002a 0D4A     		ldr	r2, .L2
  65 002c 0C4B     		ldr	r3, .L2
  66 002e 1B78     		ldrb	r3, [r3]
  67 0030 DBB2     		uxtb	r3, r3
  68 0032 43F00803 		orr	r3, r3, #8
  69 0036 DBB2     		uxtb	r3, r3
  70 0038 1370     		strb	r3, [r2]
  74:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  75:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Set default sync */
  76:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_CLK &= (uint8)(~CapSense_Controller_CompCH0_SYNCCLK_MASK);
  71              		.loc 1 76 0
  72 003a 0A4A     		ldr	r2, .L2+4
  73 003c 094B     		ldr	r3, .L2+4
  74 003e 1B78     		ldrb	r3, [r3]
  75 0040 DBB2     		uxtb	r3, r3
  76 0042 23F01803 		bic	r3, r3, #24
  77 0046 DBB2     		uxtb	r3, r3
  78 0048 1370     		strb	r3, [r2]
  77:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if ( CapSense_Controller_CompCH0_DEFAULT_BYPASS_SYNC == 0u )
  78:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CLK |= CapSense_Controller_CompCH0_SYNC_CLK_EN;
  79:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #else
  80:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CLK |= CapSense_Controller_CompCH0_BYPASS_SYNC;
  79              		.loc 1 80 0
  80 004a 064A     		ldr	r2, .L2+4
  81 004c 054B     		ldr	r3, .L2+4
  82 004e 1B78     		ldrb	r3, [r3]
  83 0050 DBB2     		uxtb	r3, r3
  84 0052 43F01003 		orr	r3, r3, #16
  85 0056 DBB2     		uxtb	r3, r3
  86 0058 1370     		strb	r3, [r2]
  81:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CapSense_Controller_CompCH0_DEFAULT_BYPASS_SYNC == 0u */
  82:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
  87              		.loc 1 82 0
  88 005a 00BF     		nop
  89 005c 80BD     		pop	{r7, pc}
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 4


  90              	.L3:
  91 005e 00BF     		.align	2
  92              	.L2:
  93 0060 41580040 		.word	1073764417
  94 0064 CF5A0040 		.word	1073765071
  95              		.cfi_endproc
  96              	.LFE0:
  97              		.size	CapSense_Controller_CompCH0_Init, .-CapSense_Controller_CompCH0_Init
  98              		.section	.text.CapSense_Controller_CompCH0_Enable,"ax",%progbits
  99              		.align	2
 100              		.global	CapSense_Controller_CompCH0_Enable
 101              		.thumb
 102              		.thumb_func
 103              		.type	CapSense_Controller_CompCH0_Enable, %function
 104              	CapSense_Controller_CompCH0_Enable:
 105              	.LFB1:
  83:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  84:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
  85:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
  86:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_Enable
  87:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
  88:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  89:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
  90:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Enable the Comparator
  91:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * 
  92:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
  93:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
  94:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  95:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
  96:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
  97:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
  98:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
  99:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_Enable(void) 
 100:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 106              		.loc 1 100 0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 111 0000 80B4     		push	{r7}
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 7, -4
 114 0002 00AF     		add	r7, sp, #0
 115              		.cfi_def_cfa_register 7
 101:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_PWRMGR |= CapSense_Controller_CompCH0_ACT_PWR_EN;
 116              		.loc 1 101 0
 117 0004 094A     		ldr	r2, .L5
 118 0006 094B     		ldr	r3, .L5
 119 0008 1B78     		ldrb	r3, [r3]
 120 000a DBB2     		uxtb	r3, r3
 121 000c 43F00203 		orr	r3, r3, #2
 122 0010 DBB2     		uxtb	r3, r3
 123 0012 1370     		strb	r3, [r2]
 102:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_STBY_PWRMGR |= CapSense_Controller_CompCH0_STBY_PWR_EN;
 124              		.loc 1 102 0
 125 0014 064A     		ldr	r2, .L5+4
 126 0016 064B     		ldr	r3, .L5+4
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 5


 127 0018 1B78     		ldrb	r3, [r3]
 128 001a DBB2     		uxtb	r3, r3
 129 001c 43F00203 		orr	r3, r3, #2
 130 0020 DBB2     		uxtb	r3, r3
 131 0022 1370     		strb	r3, [r2]
 103:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****      
 104:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****      /* This is to restore the value of register CR which is saved 
 105:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     in prior to the modification in stop() API */
 106:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC5A)
 107:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         if(CapSense_Controller_CompCH0_restoreReg == 1u)
 108:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 109:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_CR = CapSense_Controller_CompCH0_lowPowerBackup.compCRReg;
 110:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 111:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* Clear the flag */
 112:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_restoreReg = 0u;
 113:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }
 114:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC5A */
 115:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 132              		.loc 1 115 0
 133 0024 00BF     		nop
 134 0026 BD46     		mov	sp, r7
 135              		.cfi_def_cfa_register 13
 136              		@ sp needed
 137 0028 80BC     		pop	{r7}
 138              		.cfi_restore 7
 139              		.cfi_def_cfa_offset 0
 140 002a 7047     		bx	lr
 141              	.L6:
 142              		.align	2
 143              	.L5:
 144 002c A7430040 		.word	1073759143
 145 0030 B7430040 		.word	1073759159
 146              		.cfi_endproc
 147              	.LFE1:
 148              		.size	CapSense_Controller_CompCH0_Enable, .-CapSense_Controller_CompCH0_Enable
 149              		.section	.text.CapSense_Controller_CompCH0_Start,"ax",%progbits
 150              		.align	2
 151              		.global	CapSense_Controller_CompCH0_Start
 152              		.thumb
 153              		.thumb_func
 154              		.type	CapSense_Controller_CompCH0_Start, %function
 155              	CapSense_Controller_CompCH0_Start:
 156              	.LFB2:
 116:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 117:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 118:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 119:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_Start
 120:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 121:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 122:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 123:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  The start function initializes the Analog Comparator with the default values.
 124:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 125:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
 126:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
 127:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 128:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 129:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void 
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 6


 130:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 131:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Global variables:
 132:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  CapSense_Controller_CompCH0_initVar: Is modified when this function is called for the 
 133:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *   first time. Is used to ensure that initialization happens only once.
 134:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  
 135:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 136:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_Start(void) 
 137:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 157              		.loc 1 137 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161 0000 80B5     		push	{r7, lr}
 162              		.cfi_def_cfa_offset 8
 163              		.cfi_offset 7, -8
 164              		.cfi_offset 14, -4
 165 0002 00AF     		add	r7, sp, #0
 166              		.cfi_def_cfa_register 7
 138:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 139:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     if ( CapSense_Controller_CompCH0_initVar == 0u )
 167              		.loc 1 139 0
 168 0004 064B     		ldr	r3, .L9
 169 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 170 0008 002B     		cmp	r3, #0
 171 000a 04D1     		bne	.L8
 140:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 141:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_Init();
 172              		.loc 1 141 0
 173 000c FFF7FEFF 		bl	CapSense_Controller_CompCH0_Init
 142:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 143:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_initVar = 1u;
 174              		.loc 1 143 0
 175 0010 034B     		ldr	r3, .L9
 176 0012 0122     		movs	r2, #1
 177 0014 1A70     		strb	r2, [r3]
 178              	.L8:
 144:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }   
 145:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 146:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Enable power to comparator */
 147:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_Enable();    
 179              		.loc 1 147 0
 180 0016 FFF7FEFF 		bl	CapSense_Controller_CompCH0_Enable
 148:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 181              		.loc 1 148 0
 182 001a 00BF     		nop
 183 001c 80BD     		pop	{r7, pc}
 184              	.L10:
 185 001e 00BF     		.align	2
 186              	.L9:
 187 0020 00000000 		.word	CapSense_Controller_CompCH0_initVar
 188              		.cfi_endproc
 189              	.LFE2:
 190              		.size	CapSense_Controller_CompCH0_Start, .-CapSense_Controller_CompCH0_Start
 191              		.section	.text.CapSense_Controller_CompCH0_Stop,"ax",%progbits
 192              		.align	2
 193              		.global	CapSense_Controller_CompCH0_Stop
 194              		.thumb
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 7


 195              		.thumb_func
 196              		.type	CapSense_Controller_CompCH0_Stop, %function
 197              	CapSense_Controller_CompCH0_Stop:
 198              	.LFB3:
 149:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 150:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 151:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 152:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_Stop
 153:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 154:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 155:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 156:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Powers down amplifier to lowest power state.
 157:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 158:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
 159:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
 160:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 161:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 162:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
 163:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 164:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 165:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_Stop(void) 
 166:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 199              		.loc 1 166 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 204 0000 80B4     		push	{r7}
 205              		.cfi_def_cfa_offset 4
 206              		.cfi_offset 7, -4
 207 0002 00AF     		add	r7, sp, #0
 208              		.cfi_def_cfa_register 7
 167:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Disable power to comparator */
 168:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_PWRMGR &= (uint8)(~CapSense_Controller_CompCH0_ACT_PWR_EN);
 209              		.loc 1 168 0
 210 0004 094A     		ldr	r2, .L12
 211 0006 094B     		ldr	r3, .L12
 212 0008 1B78     		ldrb	r3, [r3]
 213 000a DBB2     		uxtb	r3, r3
 214 000c 23F00203 		bic	r3, r3, #2
 215 0010 DBB2     		uxtb	r3, r3
 216 0012 1370     		strb	r3, [r2]
 169:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_STBY_PWRMGR &= (uint8)(~CapSense_Controller_CompCH0_STBY_PWR_EN);
 217              		.loc 1 169 0
 218 0014 064A     		ldr	r2, .L12+4
 219 0016 064B     		ldr	r3, .L12+4
 220 0018 1B78     		ldrb	r3, [r3]
 221 001a DBB2     		uxtb	r3, r3
 222 001c 23F00203 		bic	r3, r3, #2
 223 0020 DBB2     		uxtb	r3, r3
 224 0022 1370     		strb	r3, [r2]
 170:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 171:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC5A)
 172:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Enable the variable */
 173:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_restoreReg = 1u;
 174:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 175:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Save the control register before clearing it */
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 8


 176:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_lowPowerBackup.compCRReg = CapSense_Controller_CompCH0_CR;
 177:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CR = CapSense_Controller_CompCH0_COMP_REG_CLR;
 178:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC5A */
 179:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 225              		.loc 1 179 0
 226 0024 00BF     		nop
 227 0026 BD46     		mov	sp, r7
 228              		.cfi_def_cfa_register 13
 229              		@ sp needed
 230 0028 80BC     		pop	{r7}
 231              		.cfi_restore 7
 232              		.cfi_def_cfa_offset 0
 233 002a 7047     		bx	lr
 234              	.L13:
 235              		.align	2
 236              	.L12:
 237 002c A7430040 		.word	1073759143
 238 0030 B7430040 		.word	1073759159
 239              		.cfi_endproc
 240              	.LFE3:
 241              		.size	CapSense_Controller_CompCH0_Stop, .-CapSense_Controller_CompCH0_Stop
 242              		.section	.text.CapSense_Controller_CompCH0_SetSpeed,"ax",%progbits
 243              		.align	2
 244              		.global	CapSense_Controller_CompCH0_SetSpeed
 245              		.thumb
 246              		.thumb_func
 247              		.type	CapSense_Controller_CompCH0_SetSpeed, %function
 248              	CapSense_Controller_CompCH0_SetSpeed:
 249              	.LFB4:
 180:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 181:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 182:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 183:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_SetSpeed
 184:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 185:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 186:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 187:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function sets the speed of the Analog Comparator. The faster the speed
 188:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  the more power that is used.
 189:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 190:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
 191:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  speed: (uint8) Sets operation mode of Comparator
 192:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 193:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 194:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  void
 195:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 196:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 197:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_SetSpeed(uint8 speed) 
 198:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 250              		.loc 1 198 0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 8
 253              		@ frame_needed = 1, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255 0000 80B4     		push	{r7}
 256              		.cfi_def_cfa_offset 4
 257              		.cfi_offset 7, -4
 258 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 9


 259              		.cfi_def_cfa_offset 16
 260 0004 00AF     		add	r7, sp, #0
 261              		.cfi_def_cfa_register 7
 262 0006 0346     		mov	r3, r0
 263 0008 FB71     		strb	r3, [r7, #7]
 199:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Clear and Set power level */    
 200:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_CR = (CapSense_Controller_CompCH0_CR & (uint8)(~CapSense_Controller
 264              		.loc 1 200 0
 265 000a 1749     		ldr	r1, .L18
 266 000c 164B     		ldr	r3, .L18
 267 000e 1B78     		ldrb	r3, [r3]
 268 0010 DBB2     		uxtb	r3, r3
 269 0012 5BB2     		sxtb	r3, r3
 270 0014 23F00303 		bic	r3, r3, #3
 271 0018 5AB2     		sxtb	r2, r3
 272 001a 97F90730 		ldrsb	r3, [r7, #7]
 273 001e 03F00303 		and	r3, r3, #3
 274 0022 5BB2     		sxtb	r3, r3
 275 0024 1343     		orrs	r3, r3, r2
 276 0026 5BB2     		sxtb	r3, r3
 277 0028 DBB2     		uxtb	r3, r3
 278 002a 0B70     		strb	r3, [r1]
 201:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                            (speed & CapSense_Controller_CompCH0_PWR_MODE_MASK);
 202:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 203:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Set trim value for high speed comparator */
 204:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     if(speed == CapSense_Controller_CompCH0_HIGHSPEED)
 279              		.loc 1 204 0
 280 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 281 002e 012B     		cmp	r3, #1
 282 0030 0AD1     		bne	.L15
 205:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 206:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* PSoC5A */
 207:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #if (CY_PSOC5A)
 208:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR = CapSense_Controller_CompCH0_HS_TRIM_TR0;
 209:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CY_PSOC5A */
 210:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 211:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* PSoC3, PSoC5LP or later */
 212:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #if (CY_PSOC3 || CY_PSOC5LP) 
 213:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR0 = CapSense_Controller_CompCH0_HS_TRIM_TR0;
 283              		.loc 1 213 0
 284 0032 0E4B     		ldr	r3, .L18+4
 285 0034 0E4A     		ldr	r2, .L18+8
 286 0036 1278     		ldrb	r2, [r2]
 287 0038 D2B2     		uxtb	r2, r2
 288 003a 1A70     		strb	r2, [r3]
 214:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR1 = CapSense_Controller_CompCH0_HS_TRIM_TR1;
 289              		.loc 1 214 0
 290 003c 0D4B     		ldr	r3, .L18+12
 291 003e 0E4A     		ldr	r2, .L18+16
 292 0040 1278     		ldrb	r2, [r2]
 293 0042 D2B2     		uxtb	r2, r2
 294 0044 1A70     		strb	r2, [r3]
 215:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CY_PSOC3 || CY_PSOC5LP */
 216:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 217:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     else
 218:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 219:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC5A */
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 10


 220:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #if (CY_PSOC5A)
 221:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR = CapSense_Controller_CompCH0_LS_TRIM_TR0;
 222:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CY_PSOC5A */
 223:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 224:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* PSoC3, PSoC5LP or later */
 225:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #if (CY_PSOC3 || CY_PSOC5LP) 
 226:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR0 = CapSense_Controller_CompCH0_LS_TRIM_TR0;
 227:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR1 = CapSense_Controller_CompCH0_LS_TRIM_TR1;
 228:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CY_PSOC3 || CY_PSOC5LP */
 229:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 230:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 231:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 295              		.loc 1 231 0
 296 0046 09E0     		b	.L17
 297              	.L15:
 226:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             CapSense_Controller_CompCH0_TR1 = CapSense_Controller_CompCH0_LS_TRIM_TR1;
 298              		.loc 1 226 0
 299 0048 084B     		ldr	r3, .L18+4
 300 004a 0C4A     		ldr	r2, .L18+20
 301 004c 1278     		ldrb	r2, [r2]
 302 004e D2B2     		uxtb	r2, r2
 303 0050 1A70     		strb	r2, [r3]
 227:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         #endif /* CY_PSOC3 || CY_PSOC5LP */
 304              		.loc 1 227 0
 305 0052 084B     		ldr	r3, .L18+12
 306 0054 0A4A     		ldr	r2, .L18+24
 307 0056 1278     		ldrb	r2, [r2]
 308 0058 D2B2     		uxtb	r2, r2
 309 005a 1A70     		strb	r2, [r3]
 310              	.L17:
 311              		.loc 1 231 0
 312 005c 00BF     		nop
 313 005e 0C37     		adds	r7, r7, #12
 314              		.cfi_def_cfa_offset 4
 315 0060 BD46     		mov	sp, r7
 316              		.cfi_def_cfa_register 13
 317              		@ sp needed
 318 0062 80BC     		pop	{r7}
 319              		.cfi_restore 7
 320              		.cfi_def_cfa_offset 0
 321 0064 7047     		bx	lr
 322              	.L19:
 323 0066 00BF     		.align	2
 324              	.L18:
 325 0068 41580040 		.word	1073764417
 326 006c 32460040 		.word	1073759794
 327 0070 11010049 		.word	1224737041
 328 0074 33460040 		.word	1073759795
 329 0078 15010049 		.word	1224737045
 330 007c AF010049 		.word	1224737199
 331 0080 B7010049 		.word	1224737207
 332              		.cfi_endproc
 333              	.LFE4:
 334              		.size	CapSense_Controller_CompCH0_SetSpeed, .-CapSense_Controller_CompCH0_SetSpeed
 335              		.section	.text.CapSense_Controller_CompCH0_GetCompare,"ax",%progbits
 336              		.align	2
 337              		.global	CapSense_Controller_CompCH0_GetCompare
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 11


 338              		.thumb
 339              		.thumb_func
 340              		.type	CapSense_Controller_CompCH0_GetCompare, %function
 341              	CapSense_Controller_CompCH0_GetCompare:
 342              	.LFB5:
 232:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 233:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 234:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 235:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_GetCompare
 236:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 237:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 238:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 239:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function returns the comparator output value.
 240:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This value is not affected by the Polarity parameter.
 241:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This valuea lways reflects a noninverted state.
 242:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 243:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
 244:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *   None
 245:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 246:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 247:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  (uint8)  0     - if Pos_Input less than Neg_input
 248:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *           non 0 - if Pos_Input greater than Neg_input.
 249:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 250:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 251:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** uint8 CapSense_Controller_CompCH0_GetCompare(void) 
 252:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 343              		.loc 1 252 0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 1, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 348 0000 80B4     		push	{r7}
 349              		.cfi_def_cfa_offset 4
 350              		.cfi_offset 7, -4
 351 0002 00AF     		add	r7, sp, #0
 352              		.cfi_def_cfa_register 7
 253:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     return( CapSense_Controller_CompCH0_WRK & CapSense_Controller_CompCH0_CMP_OUT_MASK);
 353              		.loc 1 253 0
 354 0004 044B     		ldr	r3, .L22
 355 0006 1B78     		ldrb	r3, [r3]
 356 0008 DBB2     		uxtb	r3, r3
 357 000a 03F00203 		and	r3, r3, #2
 358 000e DBB2     		uxtb	r3, r3
 254:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 359              		.loc 1 254 0
 360 0010 1846     		mov	r0, r3
 361 0012 BD46     		mov	sp, r7
 362              		.cfi_def_cfa_register 13
 363              		@ sp needed
 364 0014 80BC     		pop	{r7}
 365              		.cfi_restore 7
 366              		.cfi_def_cfa_offset 0
 367 0016 7047     		bx	lr
 368              	.L23:
 369              		.align	2
 370              	.L22:
 371 0018 965B0040 		.word	1073765270
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 12


 372              		.cfi_endproc
 373              	.LFE5:
 374              		.size	CapSense_Controller_CompCH0_GetCompare, .-CapSense_Controller_CompCH0_GetCompare
 375              		.section	.text.CapSense_Controller_CompCH0_trimAdjust,"ax",%progbits
 376              		.align	2
 377              		.thumb
 378              		.thumb_func
 379              		.type	CapSense_Controller_CompCH0_trimAdjust, %function
 380              	CapSense_Controller_CompCH0_trimAdjust:
 381              	.LFB6:
 255:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 256:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 257:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 258:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_trimAdjust
 259:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 260:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 261:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 262:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function adjusts the value in the low nibble/high nibble of the Analog 
 263:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Comparator trim register
 264:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 265:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:  
 266:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  nibble:
 267:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *      0 -- adjusts the value in the low nibble
 268:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *      1 -- adjusts the value in the high nibble
 269:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 270:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 271:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  None
 272:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 273:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Theory: 
 274:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Function assumes comparator block is setup for trim adjust.
 275:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Intended to be called from Comp_ZeroCal()
 276:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * 
 277:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Side Effects:
 278:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Routine uses a course 1ms delay following each trim adjustment to allow 
 279:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  the comparator output to respond.
 280:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 281:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** static void CapSense_Controller_CompCH0_trimAdjust(uint8 nibble) 
 283:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 382              		.loc 1 283 0
 383              		.cfi_startproc
 384              		@ args = 0, pretend = 0, frame = 16
 385              		@ frame_needed = 1, uses_anonymous_args = 0
 386 0000 80B5     		push	{r7, lr}
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 7, -8
 389              		.cfi_offset 14, -4
 390 0002 84B0     		sub	sp, sp, #16
 391              		.cfi_def_cfa_offset 24
 392 0004 00AF     		add	r7, sp, #0
 393              		.cfi_def_cfa_register 7
 394 0006 0346     		mov	r3, r0
 395 0008 FB71     		strb	r3, [r7, #7]
 284:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 trimCnt, trimCntMax;
 285:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 cmpState;   
 286:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 287:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* get current state of comparator output */
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 13


 288:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     cmpState = CapSense_Controller_CompCH0_WRK & CapSense_Controller_CompCH0_CMP_OUT_MASK;
 396              		.loc 1 288 0
 397 000a 2A4B     		ldr	r3, .L37
 398 000c 1B78     		ldrb	r3, [r3]
 399 000e DBB2     		uxtb	r3, r3
 400 0010 03F00203 		and	r3, r3, #2
 401 0014 7B73     		strb	r3, [r7, #13]
 289:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 290:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     if (nibble == 0u)
 402              		.loc 1 290 0
 403 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 404 0018 002B     		cmp	r3, #0
 405 001a 0BD1     		bne	.L25
 291:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {    
 292:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* if comparator output is high, negative offset adjust is required */
 293:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         if ( cmpState != 0u )
 406              		.loc 1 293 0
 407 001c 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 408 001e 002B     		cmp	r3, #0
 409 0020 13D0     		beq	.L27
 294:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 295:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC5A */
 296:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC5A)
 297:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR |= CapSense_Controller_CompCH0_CMP_TRIM1_DIR;
 298:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC5A */
 299:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             
 300:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC3, PSoC5LP or later */
 301:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 302:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR0 |= CapSense_Controller_CompCH0_CMP_TR0_DIR;
 410              		.loc 1 302 0
 411 0022 254A     		ldr	r2, .L37+4
 412 0024 244B     		ldr	r3, .L37+4
 413 0026 1B78     		ldrb	r3, [r3]
 414 0028 DBB2     		uxtb	r3, r3
 415 002a 43F01003 		orr	r3, r3, #16
 416 002e DBB2     		uxtb	r3, r3
 417 0030 1370     		strb	r3, [r2]
 418 0032 0AE0     		b	.L27
 419              	.L25:
 303:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 304:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }
 305:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 306:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     else
 307:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 308:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* if comparator output is low, positive offset adjust is required */
 309:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         if ( cmpState == 0u )
 420              		.loc 1 309 0
 421 0034 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 422 0036 002B     		cmp	r3, #0
 423 0038 07D1     		bne	.L27
 310:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 311:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC5A */
 312:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC5A)
 313:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR |= CapSense_Controller_CompCH0_CMP_TRIM2_DIR; 
 314:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC5A */
 315:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             
 316:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC3, PSoC5LP or later */
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 14


 317:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 318:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR1 |= CapSense_Controller_CompCH0_CMP_TR1_DIR;
 424              		.loc 1 318 0
 425 003a 204A     		ldr	r2, .L37+8
 426 003c 1F4B     		ldr	r3, .L37+8
 427 003e 1B78     		ldrb	r3, [r3]
 428 0040 DBB2     		uxtb	r3, r3
 429 0042 43F01003 		orr	r3, r3, #16
 430 0046 DBB2     		uxtb	r3, r3
 431 0048 1370     		strb	r3, [r2]
 432              	.L27:
 319:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 320:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }
 321:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 322:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 323:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Increment trim value until compare output changes state */
 324:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	
 325:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC5A */
 326:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	#if (CY_PSOC5A)
 327:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	    trimCntMax = 7u;
 328:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif
 329:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	
 330:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	/* PSoC3, PSoC5LP or later */
 331:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	#if (CY_PSOC3 || CY_PSOC5LP)
 332:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	if(nibble == 0u)
 433              		.loc 1 332 0
 434 004a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 435 004c 002B     		cmp	r3, #0
 436 004e 02D1     		bne	.L28
 333:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	{
 334:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     		trimCntMax = 15u;
 437              		.loc 1 334 0
 438 0050 0F23     		movs	r3, #15
 439 0052 BB73     		strb	r3, [r7, #14]
 440 0054 01E0     		b	.L29
 441              	.L28:
 335:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	}
 336:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	else
 337:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	{
 338:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     		trimCntMax = 7u;
 442              		.loc 1 338 0
 443 0056 0723     		movs	r3, #7
 444 0058 BB73     		strb	r3, [r7, #14]
 445              	.L29:
 339:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     	}
 340:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	#endif
 341:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	
 342:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     for ( trimCnt = 0u; trimCnt < trimCntMax; trimCnt++ )
 446              		.loc 1 342 0
 447 005a 0023     		movs	r3, #0
 448 005c FB73     		strb	r3, [r7, #15]
 449 005e 1FE0     		b	.L30
 450              	.L35:
 343:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	{
 344:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         if (nibble == 0u)
 451              		.loc 1 344 0
 452 0060 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 15


 453 0062 002B     		cmp	r3, #0
 454 0064 07D1     		bne	.L31
 345:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 346:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC5A */
 347:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC5A)
 348:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR += 1u;
 349:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC5A */
 350:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             
 351:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC3, PSoC5LP or later */
 352:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 353:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR0 += 1u;
 455              		.loc 1 353 0
 456 0066 144A     		ldr	r2, .L37+4
 457 0068 134B     		ldr	r3, .L37+4
 458 006a 1B78     		ldrb	r3, [r3]
 459 006c DBB2     		uxtb	r3, r3
 460 006e 0133     		adds	r3, r3, #1
 461 0070 DBB2     		uxtb	r3, r3
 462 0072 1370     		strb	r3, [r2]
 463 0074 06E0     		b	.L32
 464              	.L31:
 354:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 355:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }
 356:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         else
 357:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 358:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC5A */
 359:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC5A)
 360:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR += 0x10u;
 361:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC5A */
 362:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             
 363:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             /* PSoC3, PSoC5LP or later */
 364:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
 365:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****                 CapSense_Controller_CompCH0_TR1 += 1u;
 465              		.loc 1 365 0
 466 0076 114A     		ldr	r2, .L37+8
 467 0078 104B     		ldr	r3, .L37+8
 468 007a 1B78     		ldrb	r3, [r3]
 469 007c DBB2     		uxtb	r3, r3
 470 007e 0133     		adds	r3, r3, #1
 471 0080 DBB2     		uxtb	r3, r3
 472 0082 1370     		strb	r3, [r2]
 473              	.L32:
 366:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             #endif /* CY_PSOC3 || CY_PSOC5LP */
 367:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }
 368:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 369:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CyDelayUs(10u);
 474              		.loc 1 369 0
 475 0084 0A20     		movs	r0, #10
 476 0086 FFF7FEFF 		bl	CyDelayUs
 370:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 371:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Check for change in comparator output */
 372:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         if ((CapSense_Controller_CompCH0_WRK & CapSense_Controller_CompCH0_CMP_OUT_MASK) != cmpStat
 477              		.loc 1 372 0
 478 008a 0A4B     		ldr	r3, .L37
 479 008c 1B78     		ldrb	r3, [r3]
 480 008e DBB2     		uxtb	r3, r3
 481 0090 03F00202 		and	r2, r3, #2
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 16


 482 0094 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 483 0096 9A42     		cmp	r2, r3
 484 0098 07D1     		bne	.L36
 342:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	{
 485              		.loc 1 342 0 discriminator 2
 486 009a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 487 009c 0133     		adds	r3, r3, #1
 488 009e FB73     		strb	r3, [r7, #15]
 489              	.L30:
 342:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	{
 490              		.loc 1 342 0 is_stmt 0 discriminator 1
 491 00a0 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 492 00a2 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 493 00a4 9A42     		cmp	r2, r3
 494 00a6 DBD3     		bcc	.L35
 373:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         {
 374:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****             break;      /* output changed state, trim phase is complete */
 375:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }        
 376:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }    
 377:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 495              		.loc 1 377 0 is_stmt 1
 496 00a8 00E0     		b	.L34
 497              	.L36:
 374:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         }        
 498              		.loc 1 374 0
 499 00aa 00BF     		nop
 500              	.L34:
 501              		.loc 1 377 0
 502 00ac 00BF     		nop
 503 00ae 1037     		adds	r7, r7, #16
 504              		.cfi_def_cfa_offset 8
 505 00b0 BD46     		mov	sp, r7
 506              		.cfi_def_cfa_register 13
 507              		@ sp needed
 508 00b2 80BD     		pop	{r7, pc}
 509              	.L38:
 510              		.align	2
 511              	.L37:
 512 00b4 965B0040 		.word	1073765270
 513 00b8 32460040 		.word	1073759794
 514 00bc 33460040 		.word	1073759795
 515              		.cfi_endproc
 516              	.LFE6:
 517              		.size	CapSense_Controller_CompCH0_trimAdjust, .-CapSense_Controller_CompCH0_trimAdjust
 518              		.section	.text.CapSense_Controller_CompCH0_ZeroCal,"ax",%progbits
 519              		.align	2
 520              		.global	CapSense_Controller_CompCH0_ZeroCal
 521              		.thumb
 522              		.thumb_func
 523              		.type	CapSense_Controller_CompCH0_ZeroCal, %function
 524              	CapSense_Controller_CompCH0_ZeroCal:
 525              	.LFB7:
 378:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 379:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 380:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 381:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_ZeroCal
 382:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 17


 383:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 384:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 385:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function calibrates the offset of the Analog Comparator.
 386:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 387:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:
 388:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  None
 389:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 390:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 391:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  (uint16)  value written in trim register when calibration complete.
 392:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 393:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Theory: 
 394:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function is used to optimize the calibration for user specific voltage
 395:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  range.  The comparator trim is adjusted to counter transistor offsets
 396:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *   - offset is defined as positive if the output transitions to high before inP
 397:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     is greater than inN
 398:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *   - offset is defined as negative if the output transitions to high after inP
 399:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     is greater than inP
 400:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 401:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  PSoC5A
 402:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  The Analog Comparator provides 1 byte for offset trim.  The byte contains two
 403:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  4 bit trim fields - one is a course trim and the other allows smaller
 404:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  offset adjustments only for slow modes.
 405:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - low nibble - fine trim
 406:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - high nibble - course trim
 407:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  PSoC3, PSoC5LP or later
 408:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  The Analog Comparator provides 2 bytes for offset trim.  The bytes contain two
 409:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  5 bit trim fields - one is a course trim and the other allows smaller
 410:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  offset adjustments only for slow modes.
 411:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - TR0 - fine trim
 412:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - TR1 - course trim
 413:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 414:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Trim algorithm is a two phase process
 415:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  The first phase performs course offset adjustment
 416:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  The second phase serves one of two purposes depending on the outcome of the
 417:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  first phase
 418:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - if the first trim value was maxed out without a comparator output 
 419:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *    transition, more offset will be added by adjusting the second trim value.
 420:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  - if the first trim phase resulted in a comparator output transition, the
 421:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *    second trim value will serve as fine trim (in the opposite direction)to
 422:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *    ensure the offset is < 1 mV.
 423:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 424:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Trim Process:   
 425:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  1) User applies a voltage to the negative input.  Voltage should be in the
 426:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     comparator operating range or an average of the operating voltage range.
 427:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  2) Clear registers associated with analog routing to the positive input.
 428:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  3) Disable Hysteresis
 429:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  4) Set the calibration bit to short the negative and positive inputs to
 430:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     the users calibration voltage.
 431:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  5) Clear the TR register  ( TR = 0x00 )
 432:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  ** LOW MODES
 433:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  6) Check if compare output is high, if so, set the MSb of course trim field 
 434:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     to a 1.
 435:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  7) Increment the course trim field until the compare output changes
 436:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  8) Check if compare output is low, if so, set the MSb of fine trim field
 437:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *     to a 1.
 438:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  9) Increment the fine trim field until the compare output changes
 439:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  ** FAST MODE - skip the steps 8,9
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 18


 440:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 441:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Side Effects:
 442:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  Routine clears analog routing associated with the comparator positive input.  
 443:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This may affect routing of signals from other components that are connected
 444:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  to the positive input of the comparator.
 445:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 446:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 447:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** uint16 CapSense_Controller_CompCH0_ZeroCal(void) 
 448:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 526              		.loc 1 448 0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 8
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530 0000 80B5     		push	{r7, lr}
 531              		.cfi_def_cfa_offset 8
 532              		.cfi_offset 7, -8
 533              		.cfi_offset 14, -4
 534 0002 82B0     		sub	sp, sp, #8
 535              		.cfi_def_cfa_offset 16
 536 0004 00AF     		add	r7, sp, #0
 537              		.cfi_def_cfa_register 7
 449:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 tmpSW0;
 450:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 tmpSW2;
 451:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 tmpSW3;
 452:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     uint8 tmpCR;
 453:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 454:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Save a copy of routing registers associated with inP */
 455:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     tmpSW0 = CapSense_Controller_CompCH0_SW0;
 538              		.loc 1 455 0
 539 0006 294B     		ldr	r3, .L43
 540 0008 1B78     		ldrb	r3, [r3]
 541 000a FB71     		strb	r3, [r7, #7]
 456:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     tmpSW2 = CapSense_Controller_CompCH0_SW2;
 542              		.loc 1 456 0
 543 000c 284B     		ldr	r3, .L43+4
 544 000e 1B78     		ldrb	r3, [r3]
 545 0010 BB71     		strb	r3, [r7, #6]
 457:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     tmpSW3 = CapSense_Controller_CompCH0_SW3;
 546              		.loc 1 457 0
 547 0012 284B     		ldr	r3, .L43+8
 548 0014 1B78     		ldrb	r3, [r3]
 549 0016 7B71     		strb	r3, [r7, #5]
 458:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 459:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****      /* Clear routing for inP, retain routing for inN */
 460:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW0 = 0x00u;
 550              		.loc 1 460 0
 551 0018 244B     		ldr	r3, .L43
 552 001a 0022     		movs	r2, #0
 553 001c 1A70     		strb	r2, [r3]
 461:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW2 = 0x00u;
 554              		.loc 1 461 0
 555 001e 244B     		ldr	r3, .L43+4
 556 0020 0022     		movs	r2, #0
 557 0022 1A70     		strb	r2, [r3]
 462:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW3 = tmpSW3 & (uint8)(~CapSense_Controller_CompCH0_CMP_SW3_INPCTL_
 558              		.loc 1 462 0
 559 0024 234A     		ldr	r2, .L43+8
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 19


 560 0026 7B79     		ldrb	r3, [r7, #5]
 561 0028 23F00903 		bic	r3, r3, #9
 562 002c DBB2     		uxtb	r3, r3
 563 002e 1370     		strb	r3, [r2]
 463:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 464:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Preserve original configuration
 465:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****      * - turn off Hysteresis
 466:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****      * - set calibration bit - shorts inN to inP
 467:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     */
 468:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     tmpCR = CapSense_Controller_CompCH0_CR;
 564              		.loc 1 468 0
 565 0030 214B     		ldr	r3, .L43+12
 566 0032 1B78     		ldrb	r3, [r3]
 567 0034 3B71     		strb	r3, [r7, #4]
 469:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_CR |= (CapSense_Controller_CompCH0_CAL_ON | CapSense_Controller_Com
 568              		.loc 1 469 0
 569 0036 204A     		ldr	r2, .L43+12
 570 0038 1F4B     		ldr	r3, .L43+12
 571 003a 1B78     		ldrb	r3, [r3]
 572 003c DBB2     		uxtb	r3, r3
 573 003e 43F03003 		orr	r3, r3, #48
 574 0042 DBB2     		uxtb	r3, r3
 575 0044 1370     		strb	r3, [r2]
 470:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 471:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Write default low values to trim register - no offset adjust */
 472:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC5A */
 473:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC5A)
 474:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR = CapSense_Controller_CompCH0_DEFAULT_CMP_TRIM;
 475:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC5A */
 476:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 477:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC3, PSoC5LP or later */
 478:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 479:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR0 = CapSense_Controller_CompCH0_DEFAULT_CMP_TRIM;
 576              		.loc 1 479 0
 577 0046 1D4B     		ldr	r3, .L43+16
 578 0048 0022     		movs	r2, #0
 579 004a 1A70     		strb	r2, [r3]
 480:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR1 = CapSense_Controller_CompCH0_DEFAULT_CMP_TRIM;
 580              		.loc 1 480 0
 581 004c 1C4B     		ldr	r3, .L43+20
 582 004e 0022     		movs	r2, #0
 583 0050 1A70     		strb	r2, [r3]
 481:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 482:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	
 483:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 	/* Two phase trim - slow modes, one phase trim - for fast */ 
 484:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     if ( (CapSense_Controller_CompCH0_CR & CapSense_Controller_CompCH0_PWR_MODE_MASK) == CapSense_C
 584              		.loc 1 484 0
 585 0052 194B     		ldr	r3, .L43+12
 586 0054 1B78     		ldrb	r3, [r3]
 587 0056 DBB2     		uxtb	r3, r3
 588 0058 03F00303 		and	r3, r3, #3
 589 005c 012B     		cmp	r3, #1
 590 005e 03D1     		bne	.L40
 485:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 486:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_trimAdjust(0u);
 591              		.loc 1 486 0
 592 0060 0020     		movs	r0, #0
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 20


 593 0062 FFF7FEFF 		bl	CapSense_Controller_CompCH0_trimAdjust
 594 0066 05E0     		b	.L41
 595              	.L40:
 487:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 488:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     else /* default to trim for fast modes */
 489:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 490:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_trimAdjust(1u);
 596              		.loc 1 490 0
 597 0068 0120     		movs	r0, #1
 598 006a FFF7FEFF 		bl	CapSense_Controller_CompCH0_trimAdjust
 491:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 		CapSense_Controller_CompCH0_trimAdjust(0u);
 599              		.loc 1 491 0
 600 006e 0020     		movs	r0, #0
 601 0070 FFF7FEFF 		bl	CapSense_Controller_CompCH0_trimAdjust
 602              	.L41:
 492:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 493:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****    
 494:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Restore Config Register */
 495:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_CR = tmpCR;
 603              		.loc 1 495 0
 604 0074 104A     		ldr	r2, .L43+12
 605 0076 3B79     		ldrb	r3, [r7, #4]
 606 0078 1370     		strb	r3, [r2]
 496:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 497:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Restore routing registers for inP */
 498:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW0 = tmpSW0;
 607              		.loc 1 498 0
 608 007a 0C4A     		ldr	r2, .L43
 609 007c FB79     		ldrb	r3, [r7, #7]
 610 007e 1370     		strb	r3, [r2]
 499:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW2 = tmpSW2;
 611              		.loc 1 499 0
 612 0080 0B4A     		ldr	r2, .L43+4
 613 0082 BB79     		ldrb	r3, [r7, #6]
 614 0084 1370     		strb	r3, [r2]
 500:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     CapSense_Controller_CompCH0_SW3 = tmpSW3;
 615              		.loc 1 500 0
 616 0086 0B4A     		ldr	r2, .L43+8
 617 0088 7B79     		ldrb	r3, [r7, #5]
 618 008a 1370     		strb	r3, [r2]
 501:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 502:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC5A */
 503:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC5A)
 504:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         return (uint16) CapSense_Controller_CompCH0_TR;
 505:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC5A */
 506:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 507:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC3, PSoC5LP or later */
 508:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 509:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         return ((uint16)((uint16)CapSense_Controller_CompCH0_TR1 << 8u) | (CapSense_Controller_Comp
 619              		.loc 1 509 0
 620 008c 0C4B     		ldr	r3, .L43+20
 621 008e 1B78     		ldrb	r3, [r3]
 622 0090 DBB2     		uxtb	r3, r3
 623 0092 9BB2     		uxth	r3, r3
 624 0094 1B02     		lsls	r3, r3, #8
 625 0096 9AB2     		uxth	r2, r3
 626 0098 084B     		ldr	r3, .L43+16
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 21


 627 009a 1B78     		ldrb	r3, [r3]
 628 009c DBB2     		uxtb	r3, r3
 629 009e 9BB2     		uxth	r3, r3
 630 00a0 1343     		orrs	r3, r3, r2
 631 00a2 9BB2     		uxth	r3, r3
 510:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 511:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 632              		.loc 1 511 0
 633 00a4 1846     		mov	r0, r3
 634 00a6 0837     		adds	r7, r7, #8
 635              		.cfi_def_cfa_offset 8
 636 00a8 BD46     		mov	sp, r7
 637              		.cfi_def_cfa_register 13
 638              		@ sp needed
 639 00aa 80BD     		pop	{r7, pc}
 640              	.L44:
 641              		.align	2
 642              	.L43:
 643 00ac C85A0040 		.word	1073765064
 644 00b0 CA5A0040 		.word	1073765066
 645 00b4 CB5A0040 		.word	1073765067
 646 00b8 41580040 		.word	1073764417
 647 00bc 32460040 		.word	1073759794
 648 00c0 33460040 		.word	1073759795
 649              		.cfi_endproc
 650              	.LFE7:
 651              		.size	CapSense_Controller_CompCH0_ZeroCal, .-CapSense_Controller_CompCH0_ZeroCal
 652              		.section	.text.CapSense_Controller_CompCH0_LoadTrim,"ax",%progbits
 653              		.align	2
 654              		.global	CapSense_Controller_CompCH0_LoadTrim
 655              		.thumb
 656              		.thumb_func
 657              		.type	CapSense_Controller_CompCH0_LoadTrim, %function
 658              	CapSense_Controller_CompCH0_LoadTrim:
 659              	.LFB8:
 512:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 513:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 514:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** /*******************************************************************************
 515:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Function Name: CapSense_Controller_CompCH0_LoadTrim
 516:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** ********************************************************************************
 517:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 518:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Summary:
 519:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  This function stores a value in the Analog Comparator trim register.
 520:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 521:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Parameters:  
 522:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  uint8 trimVal - trim value.  This value is the same format as the value 
 523:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  returned by the _ZeroCal routine.
 524:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 525:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** * Return:
 526:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *  None
 527:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *
 528:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** *******************************************************************************/
 529:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** void CapSense_Controller_CompCH0_LoadTrim(uint16 trimVal) 
 530:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** {
 660              		.loc 1 530 0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 22


 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 665 0000 80B4     		push	{r7}
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 7, -4
 668 0002 83B0     		sub	sp, sp, #12
 669              		.cfi_def_cfa_offset 16
 670 0004 00AF     		add	r7, sp, #0
 671              		.cfi_def_cfa_register 7
 672 0006 0346     		mov	r3, r0
 673 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 531:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* Stores value in the Analog Comparator trim register */
 532:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC5A */
 533:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC5A)
 534:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR = (uint8) trimVal;
 535:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC5A */
 536:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     
 537:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /* PSoC3, PSoC5LP or later */
 538:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #if (CY_PSOC3 || CY_PSOC5LP)
 539:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Stores value in the Analog Comparator trim register for P-type load */
 540:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR0 = (uint8) trimVal;
 674              		.loc 1 540 0
 675 000a 074B     		ldr	r3, .L46
 676 000c FA88     		ldrh	r2, [r7, #6]	@ movhi
 677 000e D2B2     		uxtb	r2, r2
 678 0010 1A70     		strb	r2, [r3]
 541:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         
 542:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Stores value in the Analog Comparator trim register for N-type load */
 543:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_TR1 = (uint8) (trimVal >> 8); 
 679              		.loc 1 543 0
 680 0012 064A     		ldr	r2, .L46+4
 681 0014 FB88     		ldrh	r3, [r7, #6]
 682 0016 1B0A     		lsrs	r3, r3, #8
 683 0018 9BB2     		uxth	r3, r3
 684 001a DBB2     		uxtb	r3, r3
 685 001c 1370     		strb	r3, [r2]
 544:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     #endif /* CY_PSOC3 || CY_PSOC5LP */
 545:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** }
 686              		.loc 1 545 0
 687 001e 00BF     		nop
 688 0020 0C37     		adds	r7, r7, #12
 689              		.cfi_def_cfa_offset 4
 690 0022 BD46     		mov	sp, r7
 691              		.cfi_def_cfa_register 13
 692              		@ sp needed
 693 0024 80BC     		pop	{r7}
 694              		.cfi_restore 7
 695              		.cfi_def_cfa_offset 0
 696 0026 7047     		bx	lr
 697              	.L47:
 698              		.align	2
 699              	.L46:
 700 0028 32460040 		.word	1073759794
 701 002c 33460040 		.word	1073759795
 702              		.cfi_endproc
 703              	.LFE8:
 704              		.size	CapSense_Controller_CompCH0_LoadTrim, .-CapSense_Controller_CompCH0_LoadTrim
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 23


 705              		.section	.text.CapSense_Controller_CompCH0_PwrDwnOverrideEnable,"ax",%progbits
 706              		.align	2
 707              		.global	CapSense_Controller_CompCH0_PwrDwnOverrideEnable
 708              		.thumb
 709              		.thumb_func
 710              		.type	CapSense_Controller_CompCH0_PwrDwnOverrideEnable, %function
 711              	CapSense_Controller_CompCH0_PwrDwnOverrideEnable:
 712              	.LFB9:
 546:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 547:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 548:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** #if (CY_PSOC3 || CY_PSOC5LP)
 549:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 550:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /*******************************************************************************
 551:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Function Name: CapSense_Controller_CompCH0_PwrDwnOverrideEnable
 552:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     ********************************************************************************
 553:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 554:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Summary:
 555:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  This is the power down over-ride feature. This function ignores sleep 
 556:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  parameter and allows the component to stay active during sleep mode.
 557:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 558:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Parameters:
 559:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  None
 560:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 561:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Return:
 562:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  None
 563:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 564:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *******************************************************************************/
 565:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     void CapSense_Controller_CompCH0_PwrDwnOverrideEnable(void) 
 566:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 713              		.loc 1 566 0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 1, uses_anonymous_args = 0
 717              		@ link register save eliminated.
 718 0000 80B4     		push	{r7}
 719              		.cfi_def_cfa_offset 4
 720              		.cfi_offset 7, -4
 721 0002 00AF     		add	r7, sp, #0
 722              		.cfi_def_cfa_register 7
 567:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Set the pd_override bit in CMP_CR register */
 568:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CR |= CapSense_Controller_CompCH0_PWRDWN_OVRD;
 723              		.loc 1 568 0
 724 0004 054A     		ldr	r2, .L49
 725 0006 054B     		ldr	r3, .L49
 726 0008 1B78     		ldrb	r3, [r3]
 727 000a DBB2     		uxtb	r3, r3
 728 000c 43F00403 		orr	r3, r3, #4
 729 0010 DBB2     		uxtb	r3, r3
 730 0012 1370     		strb	r3, [r2]
 569:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
 731              		.loc 1 569 0
 732 0014 00BF     		nop
 733 0016 BD46     		mov	sp, r7
 734              		.cfi_def_cfa_register 13
 735              		@ sp needed
 736 0018 80BC     		pop	{r7}
 737              		.cfi_restore 7
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 24


 738              		.cfi_def_cfa_offset 0
 739 001a 7047     		bx	lr
 740              	.L50:
 741              		.align	2
 742              	.L49:
 743 001c 41580040 		.word	1073764417
 744              		.cfi_endproc
 745              	.LFE9:
 746              		.size	CapSense_Controller_CompCH0_PwrDwnOverrideEnable, .-CapSense_Controller_CompCH0_PwrDwnOverri
 747              		.section	.text.CapSense_Controller_CompCH0_PwrDwnOverrideDisable,"ax",%progbits
 748              		.align	2
 749              		.global	CapSense_Controller_CompCH0_PwrDwnOverrideDisable
 750              		.thumb
 751              		.thumb_func
 752              		.type	CapSense_Controller_CompCH0_PwrDwnOverrideDisable, %function
 753              	CapSense_Controller_CompCH0_PwrDwnOverrideDisable:
 754              	.LFB10:
 570:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 571:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c **** 
 572:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     /*******************************************************************************
 573:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Function Name: CapSense_Controller_CompCH0_PwrDwnOverrideDisable
 574:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     ********************************************************************************
 575:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 576:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Summary:
 577:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  This is the power down over-ride feature. This allows the component to stay
 578:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  inactive during sleep.
 579:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 580:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Parameters:
 581:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  None
 582:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 583:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     * Return:
 584:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *  None
 585:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *
 586:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     *******************************************************************************/
 587:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     void CapSense_Controller_CompCH0_PwrDwnOverrideDisable(void) 
 588:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     {
 755              		.loc 1 588 0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 1, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 760 0000 80B4     		push	{r7}
 761              		.cfi_def_cfa_offset 4
 762              		.cfi_offset 7, -4
 763 0002 00AF     		add	r7, sp, #0
 764              		.cfi_def_cfa_register 7
 589:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         /* Reset the pd_override bit in CMP_CR register */
 590:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****         CapSense_Controller_CompCH0_CR &= (uint8)(~CapSense_Controller_CompCH0_PWRDWN_OVRD);
 765              		.loc 1 590 0
 766 0004 054A     		ldr	r2, .L52
 767 0006 054B     		ldr	r3, .L52
 768 0008 1B78     		ldrb	r3, [r3]
 769 000a DBB2     		uxtb	r3, r3
 770 000c 23F00403 		bic	r3, r3, #4
 771 0010 DBB2     		uxtb	r3, r3
 772 0012 1370     		strb	r3, [r2]
 591:Generated_Source\PSoC5/CapSense_Controller_CompCH0.c ****     }
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 25


 773              		.loc 1 591 0
 774 0014 00BF     		nop
 775 0016 BD46     		mov	sp, r7
 776              		.cfi_def_cfa_register 13
 777              		@ sp needed
 778 0018 80BC     		pop	{r7}
 779              		.cfi_restore 7
 780              		.cfi_def_cfa_offset 0
 781 001a 7047     		bx	lr
 782              	.L53:
 783              		.align	2
 784              	.L52:
 785 001c 41580040 		.word	1073764417
 786              		.cfi_endproc
 787              	.LFE10:
 788              		.size	CapSense_Controller_CompCH0_PwrDwnOverrideDisable, .-CapSense_Controller_CompCH0_PwrDwnOverr
 789              		.text
 790              	.Letext0:
 791              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 792              		.section	.debug_info,"",%progbits
 793              	.Ldebug_info0:
 794 0000 42020000 		.4byte	0x242
 795 0004 0400     		.2byte	0x4
 796 0006 00000000 		.4byte	.Ldebug_abbrev0
 797 000a 04       		.byte	0x4
 798 000b 01       		.uleb128 0x1
 799 000c 40000000 		.4byte	.LASF36
 800 0010 0C       		.byte	0xc
 801 0011 47030000 		.4byte	.LASF37
 802 0015 71010000 		.4byte	.LASF38
 803 0019 00000000 		.4byte	.Ldebug_ranges0+0
 804 001d 00000000 		.4byte	0
 805 0021 00000000 		.4byte	.Ldebug_line0
 806 0025 02       		.uleb128 0x2
 807 0026 01       		.byte	0x1
 808 0027 06       		.byte	0x6
 809 0028 AD030000 		.4byte	.LASF0
 810 002c 02       		.uleb128 0x2
 811 002d 01       		.byte	0x1
 812 002e 08       		.byte	0x8
 813 002f 63010000 		.4byte	.LASF1
 814 0033 02       		.uleb128 0x2
 815 0034 02       		.byte	0x2
 816 0035 05       		.byte	0x5
 817 0036 34030000 		.4byte	.LASF2
 818 003a 02       		.uleb128 0x2
 819 003b 02       		.byte	0x2
 820 003c 07       		.byte	0x7
 821 003d F9000000 		.4byte	.LASF3
 822 0041 02       		.uleb128 0x2
 823 0042 04       		.byte	0x4
 824 0043 05       		.byte	0x5
 825 0044 3E030000 		.4byte	.LASF4
 826 0048 02       		.uleb128 0x2
 827 0049 04       		.byte	0x4
 828 004a 07       		.byte	0x7
 829 004b C6010000 		.4byte	.LASF5
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 26


 830 004f 02       		.uleb128 0x2
 831 0050 08       		.byte	0x8
 832 0051 05       		.byte	0x5
 833 0052 F1020000 		.4byte	.LASF6
 834 0056 02       		.uleb128 0x2
 835 0057 08       		.byte	0x8
 836 0058 07       		.byte	0x7
 837 0059 A2020000 		.4byte	.LASF7
 838 005d 03       		.uleb128 0x3
 839 005e 04       		.byte	0x4
 840 005f 05       		.byte	0x5
 841 0060 696E7400 		.ascii	"int\000"
 842 0064 02       		.uleb128 0x2
 843 0065 04       		.byte	0x4
 844 0066 07       		.byte	0x7
 845 0067 8C020000 		.4byte	.LASF8
 846 006b 04       		.uleb128 0x4
 847 006c D8010000 		.4byte	.LASF9
 848 0070 02       		.byte	0x2
 849 0071 E401     		.2byte	0x1e4
 850 0073 2C000000 		.4byte	0x2c
 851 0077 04       		.uleb128 0x4
 852 0078 4D020000 		.4byte	.LASF10
 853 007c 02       		.byte	0x2
 854 007d E501     		.2byte	0x1e5
 855 007f 3A000000 		.4byte	0x3a
 856 0083 04       		.uleb128 0x4
 857 0084 85020000 		.4byte	.LASF11
 858 0088 02       		.byte	0x2
 859 0089 E601     		.2byte	0x1e6
 860 008b 48000000 		.4byte	0x48
 861 008f 02       		.uleb128 0x2
 862 0090 04       		.byte	0x4
 863 0091 04       		.byte	0x4
 864 0092 34010000 		.4byte	.LASF12
 865 0096 02       		.uleb128 0x2
 866 0097 08       		.byte	0x8
 867 0098 04       		.byte	0x4
 868 0099 22020000 		.4byte	.LASF13
 869 009d 02       		.uleb128 0x2
 870 009e 01       		.byte	0x1
 871 009f 08       		.byte	0x8
 872 00a0 08030000 		.4byte	.LASF14
 873 00a4 04       		.uleb128 0x4
 874 00a5 B9010000 		.4byte	.LASF15
 875 00a9 02       		.byte	0x2
 876 00aa 8E02     		.2byte	0x28e
 877 00ac B0000000 		.4byte	0xb0
 878 00b0 05       		.uleb128 0x5
 879 00b1 6B000000 		.4byte	0x6b
 880 00b5 02       		.uleb128 0x2
 881 00b6 08       		.byte	0x8
 882 00b7 04       		.byte	0x4
 883 00b8 7C030000 		.4byte	.LASF16
 884 00bc 02       		.uleb128 0x2
 885 00bd 04       		.byte	0x4
 886 00be 07       		.byte	0x7
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 27


 887 00bf FF020000 		.4byte	.LASF17
 888 00c3 06       		.uleb128 0x6
 889 00c4 DE010000 		.4byte	.LASF18
 890 00c8 01       		.byte	0x1
 891 00c9 33       		.byte	0x33
 892 00ca 00000000 		.4byte	.LFB0
 893 00ce 68000000 		.4byte	.LFE0-.LFB0
 894 00d2 01       		.uleb128 0x1
 895 00d3 9C       		.byte	0x9c
 896 00d4 07       		.uleb128 0x7
 897 00d5 FF010000 		.4byte	.LASF19
 898 00d9 01       		.byte	0x1
 899 00da 63       		.byte	0x63
 900 00db 00000000 		.4byte	.LFB1
 901 00df 34000000 		.4byte	.LFE1-.LFB1
 902 00e3 01       		.uleb128 0x1
 903 00e4 9C       		.byte	0x9c
 904 00e5 06       		.uleb128 0x6
 905 00e6 41010000 		.4byte	.LASF20
 906 00ea 01       		.byte	0x1
 907 00eb 88       		.byte	0x88
 908 00ec 00000000 		.4byte	.LFB2
 909 00f0 24000000 		.4byte	.LFE2-.LFB2
 910 00f4 01       		.uleb128 0x1
 911 00f5 9C       		.byte	0x9c
 912 00f6 07       		.uleb128 0x7
 913 00f7 0C010000 		.4byte	.LASF21
 914 00fb 01       		.byte	0x1
 915 00fc A5       		.byte	0xa5
 916 00fd 00000000 		.4byte	.LFB3
 917 0101 34000000 		.4byte	.LFE3-.LFB3
 918 0105 01       		.uleb128 0x1
 919 0106 9C       		.byte	0x9c
 920 0107 08       		.uleb128 0x8
 921 0108 88030000 		.4byte	.LASF31
 922 010c 01       		.byte	0x1
 923 010d C5       		.byte	0xc5
 924 010e 00000000 		.4byte	.LFB4
 925 0112 84000000 		.4byte	.LFE4-.LFB4
 926 0116 01       		.uleb128 0x1
 927 0117 9C       		.byte	0x9c
 928 0118 2B010000 		.4byte	0x12b
 929 011c 09       		.uleb128 0x9
 930 011d 3A000000 		.4byte	.LASF22
 931 0121 01       		.byte	0x1
 932 0122 C5       		.byte	0xc5
 933 0123 6B000000 		.4byte	0x6b
 934 0127 02       		.uleb128 0x2
 935 0128 91       		.byte	0x91
 936 0129 77       		.sleb128 -9
 937 012a 00       		.byte	0
 938 012b 0A       		.uleb128 0xa
 939 012c B9020000 		.4byte	.LASF39
 940 0130 01       		.byte	0x1
 941 0131 FB       		.byte	0xfb
 942 0132 6B000000 		.4byte	0x6b
 943 0136 00000000 		.4byte	.LFB5
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 28


 944 013a 1C000000 		.4byte	.LFE5-.LFB5
 945 013e 01       		.uleb128 0x1
 946 013f 9C       		.byte	0x9c
 947 0140 0B       		.uleb128 0xb
 948 0141 0D030000 		.4byte	.LASF40
 949 0145 01       		.byte	0x1
 950 0146 1A01     		.2byte	0x11a
 951 0148 00000000 		.4byte	.LFB6
 952 014c C0000000 		.4byte	.LFE6-.LFB6
 953 0150 01       		.uleb128 0x1
 954 0151 9C       		.byte	0x9c
 955 0152 93010000 		.4byte	0x193
 956 0156 0C       		.uleb128 0xc
 957 0157 DE030000 		.4byte	.LASF23
 958 015b 01       		.byte	0x1
 959 015c 1A01     		.2byte	0x11a
 960 015e 6B000000 		.4byte	0x6b
 961 0162 02       		.uleb128 0x2
 962 0163 91       		.byte	0x91
 963 0164 6F       		.sleb128 -17
 964 0165 0D       		.uleb128 0xd
 965 0166 BE010000 		.4byte	.LASF24
 966 016a 01       		.byte	0x1
 967 016b 1C01     		.2byte	0x11c
 968 016d 6B000000 		.4byte	0x6b
 969 0171 02       		.uleb128 0x2
 970 0172 91       		.byte	0x91
 971 0173 77       		.sleb128 -9
 972 0174 0D       		.uleb128 0xd
 973 0175 E6020000 		.4byte	.LASF25
 974 0179 01       		.byte	0x1
 975 017a 1C01     		.2byte	0x11c
 976 017c 6B000000 		.4byte	0x6b
 977 0180 02       		.uleb128 0x2
 978 0181 91       		.byte	0x91
 979 0182 76       		.sleb128 -10
 980 0183 0D       		.uleb128 0xd
 981 0184 99020000 		.4byte	.LASF26
 982 0188 01       		.byte	0x1
 983 0189 1D01     		.2byte	0x11d
 984 018b 6B000000 		.4byte	0x6b
 985 018f 02       		.uleb128 0x2
 986 0190 91       		.byte	0x91
 987 0191 75       		.sleb128 -11
 988 0192 00       		.byte	0
 989 0193 0E       		.uleb128 0xe
 990 0194 29020000 		.4byte	.LASF41
 991 0198 01       		.byte	0x1
 992 0199 BF01     		.2byte	0x1bf
 993 019b 77000000 		.4byte	0x77
 994 019f 00000000 		.4byte	.LFB7
 995 01a3 C4000000 		.4byte	.LFE7-.LFB7
 996 01a7 01       		.uleb128 0x1
 997 01a8 9C       		.byte	0x9c
 998 01a9 EA010000 		.4byte	0x1ea
 999 01ad 0D       		.uleb128 0xd
 1000 01ae 2D010000 		.4byte	.LASF27
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 29


 1001 01b2 01       		.byte	0x1
 1002 01b3 C101     		.2byte	0x1c1
 1003 01b5 6B000000 		.4byte	0x6b
 1004 01b9 02       		.uleb128 0x2
 1005 01ba 91       		.byte	0x91
 1006 01bb 77       		.sleb128 -9
 1007 01bc 0D       		.uleb128 0xd
 1008 01bd CE000000 		.4byte	.LASF28
 1009 01c1 01       		.byte	0x1
 1010 01c2 C201     		.2byte	0x1c2
 1011 01c4 6B000000 		.4byte	0x6b
 1012 01c8 02       		.uleb128 0x2
 1013 01c9 91       		.byte	0x91
 1014 01ca 76       		.sleb128 -10
 1015 01cb 0D       		.uleb128 0xd
 1016 01cc 3A010000 		.4byte	.LASF29
 1017 01d0 01       		.byte	0x1
 1018 01d1 C301     		.2byte	0x1c3
 1019 01d3 6B000000 		.4byte	0x6b
 1020 01d7 02       		.uleb128 0x2
 1021 01d8 91       		.byte	0x91
 1022 01d9 75       		.sleb128 -11
 1023 01da 0D       		.uleb128 0xd
 1024 01db E0020000 		.4byte	.LASF30
 1025 01df 01       		.byte	0x1
 1026 01e0 C401     		.2byte	0x1c4
 1027 01e2 6B000000 		.4byte	0x6b
 1028 01e6 02       		.uleb128 0x2
 1029 01e7 91       		.byte	0x91
 1030 01e8 74       		.sleb128 -12
 1031 01e9 00       		.byte	0
 1032 01ea 0F       		.uleb128 0xf
 1033 01eb B9030000 		.4byte	.LASF32
 1034 01ef 01       		.byte	0x1
 1035 01f0 1102     		.2byte	0x211
 1036 01f2 00000000 		.4byte	.LFB8
 1037 01f6 30000000 		.4byte	.LFE8-.LFB8
 1038 01fa 01       		.uleb128 0x1
 1039 01fb 9C       		.byte	0x9c
 1040 01fc 10020000 		.4byte	0x210
 1041 0200 0C       		.uleb128 0xc
 1042 0201 00000000 		.4byte	.LASF33
 1043 0205 01       		.byte	0x1
 1044 0206 1102     		.2byte	0x211
 1045 0208 77000000 		.4byte	0x77
 1046 020c 02       		.uleb128 0x2
 1047 020d 91       		.byte	0x91
 1048 020e 76       		.sleb128 -10
 1049 020f 00       		.byte	0
 1050 0210 10       		.uleb128 0x10
 1051 0211 54020000 		.4byte	.LASF34
 1052 0215 01       		.byte	0x1
 1053 0216 3502     		.2byte	0x235
 1054 0218 00000000 		.4byte	.LFB9
 1055 021c 20000000 		.4byte	.LFE9-.LFB9
 1056 0220 01       		.uleb128 0x1
 1057 0221 9C       		.byte	0x9c
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 30


 1058 0222 10       		.uleb128 0x10
 1059 0223 08000000 		.4byte	.LASF35
 1060 0227 01       		.byte	0x1
 1061 0228 4B02     		.2byte	0x24b
 1062 022a 00000000 		.4byte	.LFB10
 1063 022e 20000000 		.4byte	.LFE10-.LFB10
 1064 0232 01       		.uleb128 0x1
 1065 0233 9C       		.byte	0x9c
 1066 0234 11       		.uleb128 0x11
 1067 0235 D5000000 		.4byte	.LASF42
 1068 0239 01       		.byte	0x1
 1069 023a 14       		.byte	0x14
 1070 023b 6B000000 		.4byte	0x6b
 1071 023f 05       		.uleb128 0x5
 1072 0240 03       		.byte	0x3
 1073 0241 00000000 		.4byte	CapSense_Controller_CompCH0_initVar
 1074 0245 00       		.byte	0
 1075              		.section	.debug_abbrev,"",%progbits
 1076              	.Ldebug_abbrev0:
 1077 0000 01       		.uleb128 0x1
 1078 0001 11       		.uleb128 0x11
 1079 0002 01       		.byte	0x1
 1080 0003 25       		.uleb128 0x25
 1081 0004 0E       		.uleb128 0xe
 1082 0005 13       		.uleb128 0x13
 1083 0006 0B       		.uleb128 0xb
 1084 0007 03       		.uleb128 0x3
 1085 0008 0E       		.uleb128 0xe
 1086 0009 1B       		.uleb128 0x1b
 1087 000a 0E       		.uleb128 0xe
 1088 000b 55       		.uleb128 0x55
 1089 000c 17       		.uleb128 0x17
 1090 000d 11       		.uleb128 0x11
 1091 000e 01       		.uleb128 0x1
 1092 000f 10       		.uleb128 0x10
 1093 0010 17       		.uleb128 0x17
 1094 0011 00       		.byte	0
 1095 0012 00       		.byte	0
 1096 0013 02       		.uleb128 0x2
 1097 0014 24       		.uleb128 0x24
 1098 0015 00       		.byte	0
 1099 0016 0B       		.uleb128 0xb
 1100 0017 0B       		.uleb128 0xb
 1101 0018 3E       		.uleb128 0x3e
 1102 0019 0B       		.uleb128 0xb
 1103 001a 03       		.uleb128 0x3
 1104 001b 0E       		.uleb128 0xe
 1105 001c 00       		.byte	0
 1106 001d 00       		.byte	0
 1107 001e 03       		.uleb128 0x3
 1108 001f 24       		.uleb128 0x24
 1109 0020 00       		.byte	0
 1110 0021 0B       		.uleb128 0xb
 1111 0022 0B       		.uleb128 0xb
 1112 0023 3E       		.uleb128 0x3e
 1113 0024 0B       		.uleb128 0xb
 1114 0025 03       		.uleb128 0x3
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 31


 1115 0026 08       		.uleb128 0x8
 1116 0027 00       		.byte	0
 1117 0028 00       		.byte	0
 1118 0029 04       		.uleb128 0x4
 1119 002a 16       		.uleb128 0x16
 1120 002b 00       		.byte	0
 1121 002c 03       		.uleb128 0x3
 1122 002d 0E       		.uleb128 0xe
 1123 002e 3A       		.uleb128 0x3a
 1124 002f 0B       		.uleb128 0xb
 1125 0030 3B       		.uleb128 0x3b
 1126 0031 05       		.uleb128 0x5
 1127 0032 49       		.uleb128 0x49
 1128 0033 13       		.uleb128 0x13
 1129 0034 00       		.byte	0
 1130 0035 00       		.byte	0
 1131 0036 05       		.uleb128 0x5
 1132 0037 35       		.uleb128 0x35
 1133 0038 00       		.byte	0
 1134 0039 49       		.uleb128 0x49
 1135 003a 13       		.uleb128 0x13
 1136 003b 00       		.byte	0
 1137 003c 00       		.byte	0
 1138 003d 06       		.uleb128 0x6
 1139 003e 2E       		.uleb128 0x2e
 1140 003f 00       		.byte	0
 1141 0040 3F       		.uleb128 0x3f
 1142 0041 19       		.uleb128 0x19
 1143 0042 03       		.uleb128 0x3
 1144 0043 0E       		.uleb128 0xe
 1145 0044 3A       		.uleb128 0x3a
 1146 0045 0B       		.uleb128 0xb
 1147 0046 3B       		.uleb128 0x3b
 1148 0047 0B       		.uleb128 0xb
 1149 0048 27       		.uleb128 0x27
 1150 0049 19       		.uleb128 0x19
 1151 004a 11       		.uleb128 0x11
 1152 004b 01       		.uleb128 0x1
 1153 004c 12       		.uleb128 0x12
 1154 004d 06       		.uleb128 0x6
 1155 004e 40       		.uleb128 0x40
 1156 004f 18       		.uleb128 0x18
 1157 0050 9642     		.uleb128 0x2116
 1158 0052 19       		.uleb128 0x19
 1159 0053 00       		.byte	0
 1160 0054 00       		.byte	0
 1161 0055 07       		.uleb128 0x7
 1162 0056 2E       		.uleb128 0x2e
 1163 0057 00       		.byte	0
 1164 0058 3F       		.uleb128 0x3f
 1165 0059 19       		.uleb128 0x19
 1166 005a 03       		.uleb128 0x3
 1167 005b 0E       		.uleb128 0xe
 1168 005c 3A       		.uleb128 0x3a
 1169 005d 0B       		.uleb128 0xb
 1170 005e 3B       		.uleb128 0x3b
 1171 005f 0B       		.uleb128 0xb
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 32


 1172 0060 27       		.uleb128 0x27
 1173 0061 19       		.uleb128 0x19
 1174 0062 11       		.uleb128 0x11
 1175 0063 01       		.uleb128 0x1
 1176 0064 12       		.uleb128 0x12
 1177 0065 06       		.uleb128 0x6
 1178 0066 40       		.uleb128 0x40
 1179 0067 18       		.uleb128 0x18
 1180 0068 9742     		.uleb128 0x2117
 1181 006a 19       		.uleb128 0x19
 1182 006b 00       		.byte	0
 1183 006c 00       		.byte	0
 1184 006d 08       		.uleb128 0x8
 1185 006e 2E       		.uleb128 0x2e
 1186 006f 01       		.byte	0x1
 1187 0070 3F       		.uleb128 0x3f
 1188 0071 19       		.uleb128 0x19
 1189 0072 03       		.uleb128 0x3
 1190 0073 0E       		.uleb128 0xe
 1191 0074 3A       		.uleb128 0x3a
 1192 0075 0B       		.uleb128 0xb
 1193 0076 3B       		.uleb128 0x3b
 1194 0077 0B       		.uleb128 0xb
 1195 0078 27       		.uleb128 0x27
 1196 0079 19       		.uleb128 0x19
 1197 007a 11       		.uleb128 0x11
 1198 007b 01       		.uleb128 0x1
 1199 007c 12       		.uleb128 0x12
 1200 007d 06       		.uleb128 0x6
 1201 007e 40       		.uleb128 0x40
 1202 007f 18       		.uleb128 0x18
 1203 0080 9742     		.uleb128 0x2117
 1204 0082 19       		.uleb128 0x19
 1205 0083 01       		.uleb128 0x1
 1206 0084 13       		.uleb128 0x13
 1207 0085 00       		.byte	0
 1208 0086 00       		.byte	0
 1209 0087 09       		.uleb128 0x9
 1210 0088 05       		.uleb128 0x5
 1211 0089 00       		.byte	0
 1212 008a 03       		.uleb128 0x3
 1213 008b 0E       		.uleb128 0xe
 1214 008c 3A       		.uleb128 0x3a
 1215 008d 0B       		.uleb128 0xb
 1216 008e 3B       		.uleb128 0x3b
 1217 008f 0B       		.uleb128 0xb
 1218 0090 49       		.uleb128 0x49
 1219 0091 13       		.uleb128 0x13
 1220 0092 02       		.uleb128 0x2
 1221 0093 18       		.uleb128 0x18
 1222 0094 00       		.byte	0
 1223 0095 00       		.byte	0
 1224 0096 0A       		.uleb128 0xa
 1225 0097 2E       		.uleb128 0x2e
 1226 0098 00       		.byte	0
 1227 0099 3F       		.uleb128 0x3f
 1228 009a 19       		.uleb128 0x19
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 33


 1229 009b 03       		.uleb128 0x3
 1230 009c 0E       		.uleb128 0xe
 1231 009d 3A       		.uleb128 0x3a
 1232 009e 0B       		.uleb128 0xb
 1233 009f 3B       		.uleb128 0x3b
 1234 00a0 0B       		.uleb128 0xb
 1235 00a1 27       		.uleb128 0x27
 1236 00a2 19       		.uleb128 0x19
 1237 00a3 49       		.uleb128 0x49
 1238 00a4 13       		.uleb128 0x13
 1239 00a5 11       		.uleb128 0x11
 1240 00a6 01       		.uleb128 0x1
 1241 00a7 12       		.uleb128 0x12
 1242 00a8 06       		.uleb128 0x6
 1243 00a9 40       		.uleb128 0x40
 1244 00aa 18       		.uleb128 0x18
 1245 00ab 9742     		.uleb128 0x2117
 1246 00ad 19       		.uleb128 0x19
 1247 00ae 00       		.byte	0
 1248 00af 00       		.byte	0
 1249 00b0 0B       		.uleb128 0xb
 1250 00b1 2E       		.uleb128 0x2e
 1251 00b2 01       		.byte	0x1
 1252 00b3 03       		.uleb128 0x3
 1253 00b4 0E       		.uleb128 0xe
 1254 00b5 3A       		.uleb128 0x3a
 1255 00b6 0B       		.uleb128 0xb
 1256 00b7 3B       		.uleb128 0x3b
 1257 00b8 05       		.uleb128 0x5
 1258 00b9 27       		.uleb128 0x27
 1259 00ba 19       		.uleb128 0x19
 1260 00bb 11       		.uleb128 0x11
 1261 00bc 01       		.uleb128 0x1
 1262 00bd 12       		.uleb128 0x12
 1263 00be 06       		.uleb128 0x6
 1264 00bf 40       		.uleb128 0x40
 1265 00c0 18       		.uleb128 0x18
 1266 00c1 9642     		.uleb128 0x2116
 1267 00c3 19       		.uleb128 0x19
 1268 00c4 01       		.uleb128 0x1
 1269 00c5 13       		.uleb128 0x13
 1270 00c6 00       		.byte	0
 1271 00c7 00       		.byte	0
 1272 00c8 0C       		.uleb128 0xc
 1273 00c9 05       		.uleb128 0x5
 1274 00ca 00       		.byte	0
 1275 00cb 03       		.uleb128 0x3
 1276 00cc 0E       		.uleb128 0xe
 1277 00cd 3A       		.uleb128 0x3a
 1278 00ce 0B       		.uleb128 0xb
 1279 00cf 3B       		.uleb128 0x3b
 1280 00d0 05       		.uleb128 0x5
 1281 00d1 49       		.uleb128 0x49
 1282 00d2 13       		.uleb128 0x13
 1283 00d3 02       		.uleb128 0x2
 1284 00d4 18       		.uleb128 0x18
 1285 00d5 00       		.byte	0
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 34


 1286 00d6 00       		.byte	0
 1287 00d7 0D       		.uleb128 0xd
 1288 00d8 34       		.uleb128 0x34
 1289 00d9 00       		.byte	0
 1290 00da 03       		.uleb128 0x3
 1291 00db 0E       		.uleb128 0xe
 1292 00dc 3A       		.uleb128 0x3a
 1293 00dd 0B       		.uleb128 0xb
 1294 00de 3B       		.uleb128 0x3b
 1295 00df 05       		.uleb128 0x5
 1296 00e0 49       		.uleb128 0x49
 1297 00e1 13       		.uleb128 0x13
 1298 00e2 02       		.uleb128 0x2
 1299 00e3 18       		.uleb128 0x18
 1300 00e4 00       		.byte	0
 1301 00e5 00       		.byte	0
 1302 00e6 0E       		.uleb128 0xe
 1303 00e7 2E       		.uleb128 0x2e
 1304 00e8 01       		.byte	0x1
 1305 00e9 3F       		.uleb128 0x3f
 1306 00ea 19       		.uleb128 0x19
 1307 00eb 03       		.uleb128 0x3
 1308 00ec 0E       		.uleb128 0xe
 1309 00ed 3A       		.uleb128 0x3a
 1310 00ee 0B       		.uleb128 0xb
 1311 00ef 3B       		.uleb128 0x3b
 1312 00f0 05       		.uleb128 0x5
 1313 00f1 27       		.uleb128 0x27
 1314 00f2 19       		.uleb128 0x19
 1315 00f3 49       		.uleb128 0x49
 1316 00f4 13       		.uleb128 0x13
 1317 00f5 11       		.uleb128 0x11
 1318 00f6 01       		.uleb128 0x1
 1319 00f7 12       		.uleb128 0x12
 1320 00f8 06       		.uleb128 0x6
 1321 00f9 40       		.uleb128 0x40
 1322 00fa 18       		.uleb128 0x18
 1323 00fb 9642     		.uleb128 0x2116
 1324 00fd 19       		.uleb128 0x19
 1325 00fe 01       		.uleb128 0x1
 1326 00ff 13       		.uleb128 0x13
 1327 0100 00       		.byte	0
 1328 0101 00       		.byte	0
 1329 0102 0F       		.uleb128 0xf
 1330 0103 2E       		.uleb128 0x2e
 1331 0104 01       		.byte	0x1
 1332 0105 3F       		.uleb128 0x3f
 1333 0106 19       		.uleb128 0x19
 1334 0107 03       		.uleb128 0x3
 1335 0108 0E       		.uleb128 0xe
 1336 0109 3A       		.uleb128 0x3a
 1337 010a 0B       		.uleb128 0xb
 1338 010b 3B       		.uleb128 0x3b
 1339 010c 05       		.uleb128 0x5
 1340 010d 27       		.uleb128 0x27
 1341 010e 19       		.uleb128 0x19
 1342 010f 11       		.uleb128 0x11
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 35


 1343 0110 01       		.uleb128 0x1
 1344 0111 12       		.uleb128 0x12
 1345 0112 06       		.uleb128 0x6
 1346 0113 40       		.uleb128 0x40
 1347 0114 18       		.uleb128 0x18
 1348 0115 9742     		.uleb128 0x2117
 1349 0117 19       		.uleb128 0x19
 1350 0118 01       		.uleb128 0x1
 1351 0119 13       		.uleb128 0x13
 1352 011a 00       		.byte	0
 1353 011b 00       		.byte	0
 1354 011c 10       		.uleb128 0x10
 1355 011d 2E       		.uleb128 0x2e
 1356 011e 00       		.byte	0
 1357 011f 3F       		.uleb128 0x3f
 1358 0120 19       		.uleb128 0x19
 1359 0121 03       		.uleb128 0x3
 1360 0122 0E       		.uleb128 0xe
 1361 0123 3A       		.uleb128 0x3a
 1362 0124 0B       		.uleb128 0xb
 1363 0125 3B       		.uleb128 0x3b
 1364 0126 05       		.uleb128 0x5
 1365 0127 27       		.uleb128 0x27
 1366 0128 19       		.uleb128 0x19
 1367 0129 11       		.uleb128 0x11
 1368 012a 01       		.uleb128 0x1
 1369 012b 12       		.uleb128 0x12
 1370 012c 06       		.uleb128 0x6
 1371 012d 40       		.uleb128 0x40
 1372 012e 18       		.uleb128 0x18
 1373 012f 9742     		.uleb128 0x2117
 1374 0131 19       		.uleb128 0x19
 1375 0132 00       		.byte	0
 1376 0133 00       		.byte	0
 1377 0134 11       		.uleb128 0x11
 1378 0135 34       		.uleb128 0x34
 1379 0136 00       		.byte	0
 1380 0137 03       		.uleb128 0x3
 1381 0138 0E       		.uleb128 0xe
 1382 0139 3A       		.uleb128 0x3a
 1383 013a 0B       		.uleb128 0xb
 1384 013b 3B       		.uleb128 0x3b
 1385 013c 0B       		.uleb128 0xb
 1386 013d 49       		.uleb128 0x49
 1387 013e 13       		.uleb128 0x13
 1388 013f 3F       		.uleb128 0x3f
 1389 0140 19       		.uleb128 0x19
 1390 0141 02       		.uleb128 0x2
 1391 0142 18       		.uleb128 0x18
 1392 0143 00       		.byte	0
 1393 0144 00       		.byte	0
 1394 0145 00       		.byte	0
 1395              		.section	.debug_aranges,"",%progbits
 1396 0000 6C000000 		.4byte	0x6c
 1397 0004 0200     		.2byte	0x2
 1398 0006 00000000 		.4byte	.Ldebug_info0
 1399 000a 04       		.byte	0x4
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 36


 1400 000b 00       		.byte	0
 1401 000c 0000     		.2byte	0
 1402 000e 0000     		.2byte	0
 1403 0010 00000000 		.4byte	.LFB0
 1404 0014 68000000 		.4byte	.LFE0-.LFB0
 1405 0018 00000000 		.4byte	.LFB1
 1406 001c 34000000 		.4byte	.LFE1-.LFB1
 1407 0020 00000000 		.4byte	.LFB2
 1408 0024 24000000 		.4byte	.LFE2-.LFB2
 1409 0028 00000000 		.4byte	.LFB3
 1410 002c 34000000 		.4byte	.LFE3-.LFB3
 1411 0030 00000000 		.4byte	.LFB4
 1412 0034 84000000 		.4byte	.LFE4-.LFB4
 1413 0038 00000000 		.4byte	.LFB5
 1414 003c 1C000000 		.4byte	.LFE5-.LFB5
 1415 0040 00000000 		.4byte	.LFB6
 1416 0044 C0000000 		.4byte	.LFE6-.LFB6
 1417 0048 00000000 		.4byte	.LFB7
 1418 004c C4000000 		.4byte	.LFE7-.LFB7
 1419 0050 00000000 		.4byte	.LFB8
 1420 0054 30000000 		.4byte	.LFE8-.LFB8
 1421 0058 00000000 		.4byte	.LFB9
 1422 005c 20000000 		.4byte	.LFE9-.LFB9
 1423 0060 00000000 		.4byte	.LFB10
 1424 0064 20000000 		.4byte	.LFE10-.LFB10
 1425 0068 00000000 		.4byte	0
 1426 006c 00000000 		.4byte	0
 1427              		.section	.debug_ranges,"",%progbits
 1428              	.Ldebug_ranges0:
 1429 0000 00000000 		.4byte	.LFB0
 1430 0004 68000000 		.4byte	.LFE0
 1431 0008 00000000 		.4byte	.LFB1
 1432 000c 34000000 		.4byte	.LFE1
 1433 0010 00000000 		.4byte	.LFB2
 1434 0014 24000000 		.4byte	.LFE2
 1435 0018 00000000 		.4byte	.LFB3
 1436 001c 34000000 		.4byte	.LFE3
 1437 0020 00000000 		.4byte	.LFB4
 1438 0024 84000000 		.4byte	.LFE4
 1439 0028 00000000 		.4byte	.LFB5
 1440 002c 1C000000 		.4byte	.LFE5
 1441 0030 00000000 		.4byte	.LFB6
 1442 0034 C0000000 		.4byte	.LFE6
 1443 0038 00000000 		.4byte	.LFB7
 1444 003c C4000000 		.4byte	.LFE7
 1445 0040 00000000 		.4byte	.LFB8
 1446 0044 30000000 		.4byte	.LFE8
 1447 0048 00000000 		.4byte	.LFB9
 1448 004c 20000000 		.4byte	.LFE9
 1449 0050 00000000 		.4byte	.LFB10
 1450 0054 20000000 		.4byte	.LFE10
 1451 0058 00000000 		.4byte	0
 1452 005c 00000000 		.4byte	0
 1453              		.section	.debug_line,"",%progbits
 1454              	.Ldebug_line0:
 1455 0000 7F010000 		.section	.debug_str,"MS",%progbits,1
 1455      02005800 
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 37


 1455      00000201 
 1455      FB0E0D00 
 1455      01010101 
 1456              	.LASF33:
 1457 0000 7472696D 		.ascii	"trimVal\000"
 1457      56616C00 
 1458              	.LASF35:
 1459 0008 43617053 		.ascii	"CapSense_Controller_CompCH0_PwrDwnOverrideDisable\000"
 1459      656E7365 
 1459      5F436F6E 
 1459      74726F6C 
 1459      6C65725F 
 1460              	.LASF22:
 1461 003a 73706565 		.ascii	"speed\000"
 1461      6400
 1462              	.LASF36:
 1463 0040 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1463      43313120 
 1463      352E342E 
 1463      31203230 
 1463      31363036 
 1464 0073 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1464      20726576 
 1464      6973696F 
 1464      6E203233 
 1464      37373135 
 1465 00a6 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1465      66756E63 
 1465      74696F6E 
 1465      2D736563 
 1465      74696F6E 
 1466              	.LASF28:
 1467 00ce 746D7053 		.ascii	"tmpSW2\000"
 1467      573200
 1468              	.LASF42:
 1469 00d5 43617053 		.ascii	"CapSense_Controller_CompCH0_initVar\000"
 1469      656E7365 
 1469      5F436F6E 
 1469      74726F6C 
 1469      6C65725F 
 1470              	.LASF3:
 1471 00f9 73686F72 		.ascii	"short unsigned int\000"
 1471      7420756E 
 1471      7369676E 
 1471      65642069 
 1471      6E7400
 1472              	.LASF21:
 1473 010c 43617053 		.ascii	"CapSense_Controller_CompCH0_Stop\000"
 1473      656E7365 
 1473      5F436F6E 
 1473      74726F6C 
 1473      6C65725F 
 1474              	.LASF27:
 1475 012d 746D7053 		.ascii	"tmpSW0\000"
 1475      573000
 1476              	.LASF12:
 1477 0134 666C6F61 		.ascii	"float\000"
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 38


 1477      7400
 1478              	.LASF29:
 1479 013a 746D7053 		.ascii	"tmpSW3\000"
 1479      573300
 1480              	.LASF20:
 1481 0141 43617053 		.ascii	"CapSense_Controller_CompCH0_Start\000"
 1481      656E7365 
 1481      5F436F6E 
 1481      74726F6C 
 1481      6C65725F 
 1482              	.LASF1:
 1483 0163 756E7369 		.ascii	"unsigned char\000"
 1483      676E6564 
 1483      20636861 
 1483      7200
 1484              	.LASF38:
 1485 0171 433A5C55 		.ascii	"C:\\Users\\Ahmad Negm\\Desktop\\6.115\\FP\\psoc_vga"
 1485      73657273 
 1485      5C41686D 
 1485      6164204E 
 1485      65676D5C 
 1486 019e 5F70726F 		.ascii	"_project Dev Kit\\vga.cydsn\000"
 1486      6A656374 
 1486      20446576 
 1486      204B6974 
 1486      5C766761 
 1487              	.LASF15:
 1488 01b9 72656738 		.ascii	"reg8\000"
 1488      00
 1489              	.LASF24:
 1490 01be 7472696D 		.ascii	"trimCnt\000"
 1490      436E7400 
 1491              	.LASF5:
 1492 01c6 6C6F6E67 		.ascii	"long unsigned int\000"
 1492      20756E73 
 1492      69676E65 
 1492      6420696E 
 1492      7400
 1493              	.LASF9:
 1494 01d8 75696E74 		.ascii	"uint8\000"
 1494      3800
 1495              	.LASF18:
 1496 01de 43617053 		.ascii	"CapSense_Controller_CompCH0_Init\000"
 1496      656E7365 
 1496      5F436F6E 
 1496      74726F6C 
 1496      6C65725F 
 1497              	.LASF19:
 1498 01ff 43617053 		.ascii	"CapSense_Controller_CompCH0_Enable\000"
 1498      656E7365 
 1498      5F436F6E 
 1498      74726F6C 
 1498      6C65725F 
 1499              	.LASF13:
 1500 0222 646F7562 		.ascii	"double\000"
 1500      6C6500
 1501              	.LASF41:
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 39


 1502 0229 43617053 		.ascii	"CapSense_Controller_CompCH0_ZeroCal\000"
 1502      656E7365 
 1502      5F436F6E 
 1502      74726F6C 
 1502      6C65725F 
 1503              	.LASF10:
 1504 024d 75696E74 		.ascii	"uint16\000"
 1504      313600
 1505              	.LASF34:
 1506 0254 43617053 		.ascii	"CapSense_Controller_CompCH0_PwrDwnOverrideEnable\000"
 1506      656E7365 
 1506      5F436F6E 
 1506      74726F6C 
 1506      6C65725F 
 1507              	.LASF11:
 1508 0285 75696E74 		.ascii	"uint32\000"
 1508      333200
 1509              	.LASF8:
 1510 028c 756E7369 		.ascii	"unsigned int\000"
 1510      676E6564 
 1510      20696E74 
 1510      00
 1511              	.LASF26:
 1512 0299 636D7053 		.ascii	"cmpState\000"
 1512      74617465 
 1512      00
 1513              	.LASF7:
 1514 02a2 6C6F6E67 		.ascii	"long long unsigned int\000"
 1514      206C6F6E 
 1514      6720756E 
 1514      7369676E 
 1514      65642069 
 1515              	.LASF39:
 1516 02b9 43617053 		.ascii	"CapSense_Controller_CompCH0_GetCompare\000"
 1516      656E7365 
 1516      5F436F6E 
 1516      74726F6C 
 1516      6C65725F 
 1517              	.LASF30:
 1518 02e0 746D7043 		.ascii	"tmpCR\000"
 1518      5200
 1519              	.LASF25:
 1520 02e6 7472696D 		.ascii	"trimCntMax\000"
 1520      436E744D 
 1520      617800
 1521              	.LASF6:
 1522 02f1 6C6F6E67 		.ascii	"long long int\000"
 1522      206C6F6E 
 1522      6720696E 
 1522      7400
 1523              	.LASF17:
 1524 02ff 73697A65 		.ascii	"sizetype\000"
 1524      74797065 
 1524      00
 1525              	.LASF14:
 1526 0308 63686172 		.ascii	"char\000"
 1526      00
ARM GAS  C:\Users\AHMADN~1\AppData\Local\Temp\cc9XGRXI.s 			page 40


 1527              	.LASF40:
 1528 030d 43617053 		.ascii	"CapSense_Controller_CompCH0_trimAdjust\000"
 1528      656E7365 
 1528      5F436F6E 
 1528      74726F6C 
 1528      6C65725F 
 1529              	.LASF2:
 1530 0334 73686F72 		.ascii	"short int\000"
 1530      7420696E 
 1530      7400
 1531              	.LASF4:
 1532 033e 6C6F6E67 		.ascii	"long int\000"
 1532      20696E74 
 1532      00
 1533              	.LASF37:
 1534 0347 47656E65 		.ascii	"Generated_Source\\PSoC5\\CapSense_Controller_CompCH"
 1534      72617465 
 1534      645F536F 
 1534      75726365 
 1534      5C50536F 
 1535 0378 302E6300 		.ascii	"0.c\000"
 1536              	.LASF16:
 1537 037c 6C6F6E67 		.ascii	"long double\000"
 1537      20646F75 
 1537      626C6500 
 1538              	.LASF31:
 1539 0388 43617053 		.ascii	"CapSense_Controller_CompCH0_SetSpeed\000"
 1539      656E7365 
 1539      5F436F6E 
 1539      74726F6C 
 1539      6C65725F 
 1540              	.LASF0:
 1541 03ad 7369676E 		.ascii	"signed char\000"
 1541      65642063 
 1541      68617200 
 1542              	.LASF32:
 1543 03b9 43617053 		.ascii	"CapSense_Controller_CompCH0_LoadTrim\000"
 1543      656E7365 
 1543      5F436F6E 
 1543      74726F6C 
 1543      6C65725F 
 1544              	.LASF23:
 1545 03de 6E696262 		.ascii	"nibble\000"
 1545      6C6500
 1546              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
