{
  "module_name": "cx88.h",
  "hash_id": "17b2c575c40b1066310e691a876dd1e22809a2391f86c42be718aa03aa2f5a22",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx88/cx88.h",
  "human_readable_source": " \n \n\n#ifndef CX88_H\n#define CX88_H\n\n#define pr_fmt(fmt) KBUILD_MODNAME \": \" fmt\n\n#include <linux/pci.h>\n#include <linux/i2c.h>\n#include <linux/i2c-algo-bit.h>\n#include <linux/videodev2.h>\n#include <linux/kdev_t.h>\n#include <linux/refcount.h>\n\n#include <media/v4l2-device.h>\n#include <media/v4l2-fh.h>\n#include <media/tuner.h>\n#include <media/tveeprom.h>\n#include <media/videobuf2-dma-sg.h>\n#include <media/drv-intf/cx2341x.h>\n#include <media/videobuf2-dvb.h>\n#include <media/i2c/ir-kbd-i2c.h>\n#include <media/i2c/wm8775.h>\n\n#include \"cx88-reg.h\"\n#include \"xc2028.h\"\n\n#include <linux/mutex.h>\n\n#define CX88_VERSION \"1.0.0\"\n\n#define UNSET (-1U)\n\n#define CX88_MAXBOARDS 8\n\n \n#define MAX_CX88_INPUT 8\n\n \n \n\n \n#define CX88_NORMS (V4L2_STD_ALL\t\t\\\n\t\t    & ~V4L2_STD_PAL_H\t\t\\\n\t\t    & ~V4L2_STD_NTSC_M_KR\t\\\n\t\t    & ~V4L2_STD_SECAM_LC)\n\n#define FORMAT_FLAGS_PACKED       0x01\n#define FORMAT_FLAGS_PLANAR       0x02\n\n#define VBI_LINE_PAL_COUNT              18\n#define VBI_LINE_NTSC_COUNT             12\n#define VBI_LINE_LENGTH           2048\n\n#define AUD_RDS_LINES\t\t     4\n\n \n#define SHADOW_AUD_VOL_CTL           1\n#define SHADOW_AUD_BAL_CTL           2\n#define SHADOW_MAX                   3\n\n \nenum cx88_deemph_type {\n\tFM_NO_DEEMPH = 0,\n\tFM_DEEMPH_50,\n\tFM_DEEMPH_75\n};\n\nenum cx88_board_type {\n\tCX88_BOARD_NONE = 0,\n\tCX88_MPEG_DVB,\n\tCX88_MPEG_BLACKBIRD\n};\n\nenum cx8802_board_access {\n\tCX8802_DRVCTL_SHARED    = 1,\n\tCX8802_DRVCTL_EXCLUSIVE = 2,\n};\n\n \n \n\nstatic inline unsigned int norm_maxw(v4l2_std_id norm)\n{\n\treturn 720;\n}\n\nstatic inline unsigned int norm_maxh(v4l2_std_id norm)\n{\n\treturn (norm & V4L2_STD_525_60) ? 480 : 576;\n}\n\n \n \n\nstruct cx8800_fmt {\n\tu32   fourcc;           \n\tint   depth;\n\tint   flags;\n\tu32   cxformat;\n};\n\n \n \n\n#define SRAM_CH21 0    \n#define SRAM_CH22 1\n#define SRAM_CH23 2\n#define SRAM_CH24 3    \n#define SRAM_CH25 4    \n#define SRAM_CH26 5\n#define SRAM_CH28 6    \n#define SRAM_CH27 7    \n \n\nstruct sram_channel {\n\tconst char *name;\n\tu32  cmds_start;\n\tu32  ctrl_start;\n\tu32  cdt;\n\tu32  fifo_start;\n\tu32  fifo_size;\n\tu32  ptr1_reg;\n\tu32  ptr2_reg;\n\tu32  cnt1_reg;\n\tu32  cnt2_reg;\n};\n\nextern const struct sram_channel cx88_sram_channels[];\n\n \n \n\n#define CX88_BOARD_NOAUTO               UNSET\n#define CX88_BOARD_UNKNOWN                  0\n#define CX88_BOARD_HAUPPAUGE                1\n#define CX88_BOARD_GDI                      2\n#define CX88_BOARD_PIXELVIEW                3\n#define CX88_BOARD_ATI_WONDER_PRO           4\n#define CX88_BOARD_WINFAST2000XP_EXPERT     5\n#define CX88_BOARD_AVERTV_STUDIO_303        6\n#define CX88_BOARD_MSI_TVANYWHERE_MASTER    7\n#define CX88_BOARD_WINFAST_DV2000           8\n#define CX88_BOARD_LEADTEK_PVR2000          9\n#define CX88_BOARD_IODATA_GVVCP3PCI        10\n#define CX88_BOARD_PROLINK_PLAYTVPVR       11\n#define CX88_BOARD_ASUS_PVR_416            12\n#define CX88_BOARD_MSI_TVANYWHERE          13\n#define CX88_BOARD_KWORLD_DVB_T            14\n#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T1 15\n#define CX88_BOARD_KWORLD_LTV883           16\n#define CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_Q  17\n#define CX88_BOARD_HAUPPAUGE_DVB_T1        18\n#define CX88_BOARD_CONEXANT_DVB_T1         19\n#define CX88_BOARD_PROVIDEO_PV259          20\n#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PLUS 21\n#define CX88_BOARD_PCHDTV_HD3000           22\n#define CX88_BOARD_DNTV_LIVE_DVB_T         23\n#define CX88_BOARD_HAUPPAUGE_ROSLYN        24\n#define CX88_BOARD_DIGITALLOGIC_MEC        25\n#define CX88_BOARD_IODATA_GVBCTV7E         26\n#define CX88_BOARD_PIXELVIEW_PLAYTV_ULTRA_PRO 27\n#define CX88_BOARD_DVICO_FUSIONHDTV_3_GOLD_T  28\n#define CX88_BOARD_ADSTECH_DVB_T_PCI          29\n#define CX88_BOARD_TERRATEC_CINERGY_1400_DVB_T1  30\n#define CX88_BOARD_DVICO_FUSIONHDTV_5_GOLD 31\n#define CX88_BOARD_AVERMEDIA_ULTRATV_MC_550 32\n#define CX88_BOARD_KWORLD_VSTREAM_EXPERT_DVD 33\n#define CX88_BOARD_ATI_HDTVWONDER          34\n#define CX88_BOARD_WINFAST_DTV1000         35\n#define CX88_BOARD_AVERTV_303              36\n#define CX88_BOARD_HAUPPAUGE_NOVASPLUS_S1  37\n#define CX88_BOARD_HAUPPAUGE_NOVASE2_S1    38\n#define CX88_BOARD_KWORLD_DVBS_100         39\n#define CX88_BOARD_HAUPPAUGE_HVR1100       40\n#define CX88_BOARD_HAUPPAUGE_HVR1100LP     41\n#define CX88_BOARD_DNTV_LIVE_DVB_T_PRO     42\n#define CX88_BOARD_KWORLD_DVB_T_CX22702    43\n#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL 44\n#define CX88_BOARD_KWORLD_HARDWARE_MPEG_TV_XPERT 45\n#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_HYBRID 46\n#define CX88_BOARD_PCHDTV_HD5500           47\n#define CX88_BOARD_KWORLD_MCE200_DELUXE    48\n#define CX88_BOARD_PIXELVIEW_PLAYTV_P7000  49\n#define CX88_BOARD_NPGTECH_REALTV_TOP10FM  50\n#define CX88_BOARD_WINFAST_DTV2000H        51\n#define CX88_BOARD_GENIATECH_DVBS          52\n#define CX88_BOARD_HAUPPAUGE_HVR3000       53\n#define CX88_BOARD_NORWOOD_MICRO           54\n#define CX88_BOARD_TE_DTV_250_OEM_SWANN    55\n#define CX88_BOARD_HAUPPAUGE_HVR1300       56\n#define CX88_BOARD_ADSTECH_PTV_390         57\n#define CX88_BOARD_PINNACLE_PCTV_HD_800i   58\n#define CX88_BOARD_DVICO_FUSIONHDTV_5_PCI_NANO 59\n#define CX88_BOARD_PINNACLE_HYBRID_PCTV    60\n#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL 61\n#define CX88_BOARD_POWERCOLOR_REAL_ANGEL   62\n#define CX88_BOARD_GENIATECH_X8000_MT      63\n#define CX88_BOARD_DVICO_FUSIONHDTV_DVB_T_PRO 64\n#define CX88_BOARD_DVICO_FUSIONHDTV_7_GOLD 65\n#define CX88_BOARD_PROLINK_PV_8000GT       66\n#define CX88_BOARD_KWORLD_ATSC_120         67\n#define CX88_BOARD_HAUPPAUGE_HVR4000       68\n#define CX88_BOARD_HAUPPAUGE_HVR4000LITE   69\n#define CX88_BOARD_TEVII_S460              70\n#define CX88_BOARD_OMICOM_SS4_PCI          71\n#define CX88_BOARD_TBS_8920                72\n#define CX88_BOARD_TEVII_S420              73\n#define CX88_BOARD_PROLINK_PV_GLOBAL_XTREME 74\n#define CX88_BOARD_PROF_7300               75\n#define CX88_BOARD_SATTRADE_ST4200         76\n#define CX88_BOARD_TBS_8910                77\n#define CX88_BOARD_PROF_6200               78\n#define CX88_BOARD_TERRATEC_CINERGY_HT_PCI_MKII 79\n#define CX88_BOARD_HAUPPAUGE_IRONLY        80\n#define CX88_BOARD_WINFAST_DTV1800H        81\n#define CX88_BOARD_WINFAST_DTV2000H_J      82\n#define CX88_BOARD_PROF_7301               83\n#define CX88_BOARD_SAMSUNG_SMT_7020        84\n#define CX88_BOARD_TWINHAN_VP1027_DVBS     85\n#define CX88_BOARD_TEVII_S464              86\n#define CX88_BOARD_WINFAST_DTV2000H_PLUS   87\n#define CX88_BOARD_WINFAST_DTV1800H_XC4000 88\n#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F36 89\n#define CX88_BOARD_WINFAST_TV2000_XP_GLOBAL_6F43 90\n#define CX88_BOARD_NOTONLYTV_LV3H          91\n\nenum cx88_itype {\n\tCX88_VMUX_COMPOSITE1 = 1,\n\tCX88_VMUX_COMPOSITE2,\n\tCX88_VMUX_COMPOSITE3,\n\tCX88_VMUX_COMPOSITE4,\n\tCX88_VMUX_SVIDEO,\n\tCX88_VMUX_TELEVISION,\n\tCX88_VMUX_CABLE,\n\tCX88_VMUX_DVB,\n\tCX88_VMUX_DEBUG,\n\tCX88_RADIO,\n};\n\nstruct cx88_input {\n\tenum cx88_itype type;\n\tu32             gpio0, gpio1, gpio2, gpio3;\n\tunsigned int    vmux:2;\n\tunsigned int    audioroute:4;\n};\n\nenum cx88_audio_chip {\n\tCX88_AUDIO_WM8775 = 1,\n\tCX88_AUDIO_TVAUDIO,\n};\n\nstruct cx88_board {\n\tconst char              *name;\n\tunsigned int            tuner_type;\n\tunsigned int\t\tradio_type;\n\tunsigned char\t\ttuner_addr;\n\tunsigned char\t\tradio_addr;\n\tint                     tda9887_conf;\n\tstruct cx88_input       input[MAX_CX88_INPUT];\n\tstruct cx88_input       radio;\n\tenum cx88_board_type    mpeg;\n\tenum cx88_audio_chip\taudio_chip;\n\tint\t\t\tnum_frontends;\n\n\t \n\tint\t\t\ti2sinputcntl;\n};\n\nstruct cx88_subid {\n\tu16     subvendor;\n\tu16     subdevice;\n\tu32     card;\n};\n\nenum cx88_tvaudio {\n\tWW_NONE = 1,\n\tWW_BTSC,\n\tWW_BG,\n\tWW_DK,\n\tWW_I,\n\tWW_L,\n\tWW_EIAJ,\n\tWW_I2SPT,\n\tWW_FM,\n\tWW_I2SADC,\n\tWW_M\n};\n\n#define INPUT(nr) (core->board.input[nr])\n\n \n \n\n#define RESOURCE_OVERLAY       1\n#define RESOURCE_VIDEO         2\n#define RESOURCE_VBI           4\n\n#define BUFFER_TIMEOUT     msecs_to_jiffies(2000)\n\nstruct cx88_riscmem {\n\tunsigned int   size;\n\t__le32         *cpu;\n\t__le32         *jmp;\n\tdma_addr_t     dma;\n};\n\n \nstruct cx88_buffer {\n\t \n\tstruct vb2_v4l2_buffer vb;\n\tstruct list_head       list;\n\n\t \n\tunsigned int           bpl;\n\tstruct cx88_riscmem    risc;\n};\n\nstruct cx88_dmaqueue {\n\tstruct list_head       active;\n\tu32                    count;\n};\n\nstruct cx8800_dev;\nstruct cx8802_dev;\n\nstruct cx88_core {\n\tstruct list_head           devlist;\n\trefcount_t\t\t   refcount;\n\n\t \n\tint                        nr;\n\tchar                       name[32];\n\tu32\t\t\t   model;\n\n\t \n\tint                        pci_bus;\n\tint                        pci_slot;\n\tu32                        __iomem *lmmio;\n\tu8                         __iomem *bmmio;\n\tu32                        shadow[SHADOW_MAX];\n\tint                        pci_irqmask;\n\n\t \n\tstruct i2c_adapter         i2c_adap;\n\tstruct i2c_algo_bit_data   i2c_algo;\n\tstruct i2c_client          i2c_client;\n\tu32                        i2c_state, i2c_rc;\n\n\t \n\tstruct v4l2_device\t   v4l2_dev;\n\tstruct v4l2_ctrl_handler   video_hdl;\n\tstruct v4l2_ctrl\t   *chroma_agc;\n\tstruct v4l2_ctrl_handler   audio_hdl;\n\tstruct v4l2_subdev\t   *sd_wm8775;\n\tstruct i2c_client\t   *i2c_rtc;\n\tunsigned int               boardnr;\n\tstruct cx88_board\t   board;\n\n\t \n\tunsigned int               tuner_formats;\n\n\t \n#if IS_ENABLED(CONFIG_VIDEO_CX88_DVB)\n\tint\t(*prev_set_voltage)(struct dvb_frontend *fe,\n\t\t\t\t    enum fe_sec_voltage voltage);\n#endif\n\tvoid\t(*gate_ctrl)(struct cx88_core *core, int open);\n\n\t \n\tstruct task_struct         *kthread;\n\tv4l2_std_id                tvnorm;\n\tunsigned int\t\t   width, height;\n\tunsigned int\t\t   field;\n\tenum cx88_tvaudio          tvaudio;\n\tu32                        audiomode_manual;\n\tu32                        audiomode_current;\n\tu32                        input;\n\tu32                        last_analog_input;\n\tu32                        astat;\n\tu32\t\t\t   use_nicam;\n\tunsigned long\t\t   last_change;\n\n\t \n\tstruct cx88_IR             *ir;\n\n\t \n\tstruct IR_i2c_init_data    init_data;\n\tstruct wm8775_platform_data wm8775_data;\n\n\tstruct mutex               lock;\n\t \n\tu32                        freq;\n\n\t \n\tstruct cx8802_dev          *dvbdev;\n\t \n\tstruct cx8800_dev          *v4ldev;\n\tenum cx88_board_type       active_type_id;\n\tint\t\t\t   active_ref;\n\tint\t\t\t   active_fe_id;\n};\n\nstatic inline struct cx88_core *to_core(struct v4l2_device *v4l2_dev)\n{\n\treturn container_of(v4l2_dev, struct cx88_core, v4l2_dev);\n}\n\n#define call_hw(core, grpid, o, f, args...) \\\n\tdo {\t\t\t\t\t\t\t\\\n\t\tif (!core->i2c_rc) {\t\t\t\t\\\n\t\t\tif (core->gate_ctrl)\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 1);\t\\\n\t\t\tv4l2_device_call_all(&core->v4l2_dev,\t\\\n\t\t\t\t\t     grpid, o, f, ##args); \\\n\t\t\tif (core->gate_ctrl)\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 0);\t\\\n\t\t}\t\t\t\t\t\t\\\n\t} while (0)\n\n#define call_all(core, o, f, args...) call_hw(core, 0, o, f, ##args)\n\n#define WM8775_GID      (1 << 0)\n\n#define wm8775_s_ctrl(core, id, val) \\\n\tdo {\t\t\t\t\t\t\t\t\\\n\t\tstruct v4l2_ctrl *ctrl_ =\t\t\t\t\\\n\t\t\tv4l2_ctrl_find(core->sd_wm8775->ctrl_handler, id);\\\n\t\tif (ctrl_ && !core->i2c_rc) {\t\t\t\t\\\n\t\t\tif (core->gate_ctrl)\t\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 1);\t\t\\\n\t\t\tv4l2_ctrl_s_ctrl(ctrl_, val);\t\t\t\\\n\t\t\tif (core->gate_ctrl)\t\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 0);\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t} while (0)\n\n#define wm8775_g_ctrl(core, id) \\\n\t({\t\t\t\t\t\t\t\t\\\n\t\tstruct v4l2_ctrl *ctrl_ =\t\t\t\t\\\n\t\t\tv4l2_ctrl_find(core->sd_wm8775->ctrl_handler, id);\\\n\t\ts32 val = 0;\t\t\t\t\t\t\\\n\t\tif (ctrl_ && !core->i2c_rc) {\t\t\t\t\\\n\t\t\tif (core->gate_ctrl)\t\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 1);\t\t\\\n\t\t\tval = v4l2_ctrl_g_ctrl(ctrl_);\t\t\t\\\n\t\t\tif (core->gate_ctrl)\t\t\t\t\\\n\t\t\t\tcore->gate_ctrl(core, 0);\t\t\\\n\t\t}\t\t\t\t\t\t\t\\\n\t\tval;\t\t\t\t\t\t\t\\\n\t})\n\n \n \n\nstruct cx8800_suspend_state {\n\tint                        disabled;\n};\n\nstruct cx8800_dev {\n\tstruct cx88_core           *core;\n\tspinlock_t                 slock;\n\n\t \n\tunsigned int               resources;\n\tstruct video_device        video_dev;\n\tstruct video_device        vbi_dev;\n\tstruct video_device        radio_dev;\n\n\t \n\tstruct pci_dev             *pci;\n\tunsigned char              pci_rev, pci_lat;\n\n\tconst struct cx8800_fmt    *fmt;\n\n\t \n\tstruct cx88_dmaqueue       vidq;\n\tstruct vb2_queue           vb2_vidq;\n\tstruct cx88_dmaqueue       vbiq;\n\tstruct vb2_queue           vb2_vbiq;\n\n\t \n\n\t \n\tstruct cx8800_suspend_state state;\n};\n\n \n \n \n\n \n \n\nstruct cx8802_suspend_state {\n\tint                        disabled;\n};\n\nstruct cx8802_driver {\n\tstruct cx88_core *core;\n\n\t \n\tstruct list_head drvlist;\n\n\t \n\tenum cx88_board_type type_id;\n\tenum cx8802_board_access hw_access;\n\n\t \n\tint (*suspend)(struct pci_dev *pci_dev, pm_message_t state);\n\tint (*resume)(struct pci_dev *pci_dev);\n\n\t \n\n\t \n\tint (*probe)(struct cx8802_driver *drv);\n\tint (*remove)(struct cx8802_driver *drv);\n\n\t \n\tint (*advise_acquire)(struct cx8802_driver *drv);\n\tint (*advise_release)(struct cx8802_driver *drv);\n\n\t \n\tint (*request_acquire)(struct cx8802_driver *drv);\n\tint (*request_release)(struct cx8802_driver *drv);\n};\n\nstruct cx8802_dev {\n\tstruct cx88_core           *core;\n\tspinlock_t                 slock;\n\n\t \n\tstruct pci_dev             *pci;\n\tunsigned char              pci_rev, pci_lat;\n\n\t \n\tstruct cx88_dmaqueue       mpegq;\n\tstruct vb2_queue           vb2_mpegq;\n\tu32                        ts_packet_size;\n\tu32                        ts_packet_count;\n\n\t \n\tstruct cx8802_suspend_state state;\n\n\t \n\tstruct list_head           devlist;\n#if IS_ENABLED(CONFIG_VIDEO_CX88_BLACKBIRD)\n\tstruct video_device        mpeg_dev;\n\tu32                        mailbox;\n\n\t \n\tstruct cx2341x_handler     cxhdl;\n\n#endif\n\n#if IS_ENABLED(CONFIG_VIDEO_CX88_DVB)\n\t \n\tstruct vb2_dvb_frontends frontends;\n#endif\n\n#if IS_ENABLED(CONFIG_VIDEO_CX88_VP3054)\n\t \n\tstruct vp3054_i2c_state\t   *vp3054;\n#endif\n\t \n\tunsigned char              ts_gen_cntrl;\n\n\t \n\tstruct list_head\t   drvlist;\n\n\tstruct work_struct\t   request_module_wk;\n};\n\n \n\n#define cx_read(reg)             readl(core->lmmio + ((reg) >> 2))\n#define cx_write(reg, value)     writel((value), core->lmmio + ((reg) >> 2))\n#define cx_writeb(reg, value)    writeb((value), core->bmmio + (reg))\n\n#define cx_andor(reg, mask, value) \\\n\twritel((readl(core->lmmio + ((reg) >> 2)) & ~(mask)) |\\\n\t((value) & (mask)), core->lmmio + ((reg) >> 2))\n#define cx_set(reg, bit)         cx_andor((reg), (bit), (bit))\n#define cx_clear(reg, bit)       cx_andor((reg), (bit), 0)\n\n#define cx_wait(d) { if (need_resched()) schedule(); else udelay(d); }\n\n \n#define cx_sread(sreg)\t\t    (core->shadow[sreg])\n#define cx_swrite(sreg, reg, value) \\\n\t(core->shadow[sreg] = value, \\\n\twritel(core->shadow[sreg], core->lmmio + ((reg) >> 2)))\n#define cx_sandor(sreg, reg, mask, value) \\\n\t(core->shadow[sreg] = (core->shadow[sreg] & ~(mask)) | \\\n\t\t\t       ((value) & (mask)), \\\n\t\t\t\twritel(core->shadow[sreg], \\\n\t\t\t\t       core->lmmio + ((reg) >> 2)))\n\n \n \n\nextern unsigned int cx88_core_debug;\n\nvoid cx88_print_irqbits(const char *tag, const char *strings[],\n\t\t\tint len, u32 bits, u32 mask);\n\nint cx88_core_irq(struct cx88_core *core, u32 status);\nvoid cx88_wakeup(struct cx88_core *core,\n\t\t struct cx88_dmaqueue *q, u32 count);\nvoid cx88_shutdown(struct cx88_core *core);\nint cx88_reset(struct cx88_core *core);\n\nextern int\ncx88_risc_buffer(struct pci_dev *pci, struct cx88_riscmem *risc,\n\t\t struct scatterlist *sglist,\n\t\t unsigned int top_offset, unsigned int bottom_offset,\n\t\t unsigned int bpl, unsigned int padding, unsigned int lines);\nextern int\ncx88_risc_databuffer(struct pci_dev *pci, struct cx88_riscmem *risc,\n\t\t     struct scatterlist *sglist, unsigned int bpl,\n\t\t     unsigned int lines, unsigned int lpi);\n\nvoid cx88_risc_disasm(struct cx88_core *core,\n\t\t      struct cx88_riscmem *risc);\nint cx88_sram_channel_setup(struct cx88_core *core,\n\t\t\t    const struct sram_channel *ch,\n\t\t\t    unsigned int bpl, u32 risc);\nvoid cx88_sram_channel_dump(struct cx88_core *core,\n\t\t\t    const struct sram_channel *ch);\n\nint cx88_set_scale(struct cx88_core *core, unsigned int width,\n\t\t   unsigned int height, enum v4l2_field field);\nint cx88_set_tvnorm(struct cx88_core *core, v4l2_std_id norm);\n\nvoid cx88_vdev_init(struct cx88_core *core,\n\t\t    struct pci_dev *pci,\n\t\t    struct video_device *vfd,\n\t\t    const struct video_device *template_,\n\t\t    const char *type);\nstruct cx88_core *cx88_core_get(struct pci_dev *pci);\nvoid cx88_core_put(struct cx88_core *core,\n\t\t   struct pci_dev *pci);\n\nint cx88_start_audio_dma(struct cx88_core *core);\nint cx88_stop_audio_dma(struct cx88_core *core);\n\n \n \n\n \nint cx8800_vbi_fmt(struct file *file, void *priv,\n\t\t   struct v4l2_format *f);\n\nvoid cx8800_stop_vbi_dma(struct cx8800_dev *dev);\nint cx8800_restart_vbi_queue(struct cx8800_dev *dev, struct cx88_dmaqueue *q);\n\nextern const struct vb2_ops cx8800_vbi_qops;\n\n \n \n\nint cx88_i2c_init(struct cx88_core *core, struct pci_dev *pci);\n\n \n \n\nint cx88_tuner_callback(void *dev, int component, int command, int arg);\nint cx88_get_resources(const struct cx88_core *core,\n\t\t       struct pci_dev *pci);\nstruct cx88_core *cx88_core_create(struct pci_dev *pci, int nr);\nvoid cx88_setup_xc3028(struct cx88_core *core, struct xc2028_ctrl *ctl);\n\n \n \n\nvoid cx88_set_tvaudio(struct cx88_core *core);\nvoid cx88_newstation(struct cx88_core *core);\nvoid cx88_get_stereo(struct cx88_core *core, struct v4l2_tuner *t);\nvoid cx88_set_stereo(struct cx88_core *core, u32 mode, int manual);\nint cx88_audio_thread(void *data);\n\nint cx8802_register_driver(struct cx8802_driver *drv);\nint cx8802_unregister_driver(struct cx8802_driver *drv);\n\n \nstruct cx8802_driver *cx8802_get_driver(struct cx8802_dev *dev,\n\t\t\t\t\tenum cx88_board_type btype);\n\n \n \n\ns32 cx88_dsp_detect_stereo_sap(struct cx88_core *core);\n\n \n \n\nint cx88_ir_init(struct cx88_core *core, struct pci_dev *pci);\nint cx88_ir_fini(struct cx88_core *core);\nvoid cx88_ir_irq(struct cx88_core *core);\nint cx88_ir_start(struct cx88_core *core);\nvoid cx88_ir_stop(struct cx88_core *core);\nvoid cx88_i2c_init_ir(struct cx88_core *core);\n\n \n \n\nint cx8802_buf_prepare(struct vb2_queue *q, struct cx8802_dev *dev,\n\t\t       struct cx88_buffer *buf);\nvoid cx8802_buf_queue(struct cx8802_dev *dev, struct cx88_buffer *buf);\nvoid cx8802_cancel_buffers(struct cx8802_dev *dev);\nint cx8802_start_dma(struct cx8802_dev    *dev,\n\t\t     struct cx88_dmaqueue *q,\n\t\t     struct cx88_buffer   *buf);\n\n \n \nint cx88_enum_input(struct cx88_core *core, struct v4l2_input *i);\nint cx88_set_freq(struct cx88_core  *core, const struct v4l2_frequency *f);\nint cx88_video_mux(struct cx88_core *core, unsigned int input);\nint cx88_querycap(struct file *file, struct cx88_core *core,\n\t\t  struct v4l2_capability *cap);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}