---
sort: 6
---

# Preserving names
## Introduction
## Nameable base class
## Name extraction from Python
## Area in a Module
## Area in a function
## Composite in a function
## Composite chains
## Composite in a Bundle's function
## Unamed signal handling
### Verilog expression splitting
### Verilog long expression splitting
### When statement condition
### In last resort
