0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/encoder/encoder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/encoder/encoder.srcs/sim_1/new/testbench.v,1570260278,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/encoder/encoder.srcs/sources_1/new/encoder.v,1570260166,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/encoder/encoder.srcs/sim_1/new/testbench.v,,encoder,,,,,,,,
