{"vcs1":{"timestamp_begin":1681592252.434762799, "rt":1.03, "ut":0.11, "st":0.13}}
{"vcselab":{"timestamp_begin":1681592253.498327716, "rt":1.12, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681592254.639260400, "rt":0.46, "ut":0.07, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681592252.141440679}
{"VCS_COMP_START_TIME": 1681592252.141440679}
{"VCS_COMP_END_TIME": 1681592256.132015990}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337600}}
{"stitch_vcselab": {"peak_mem": 222624}}
