{
	"finish__design__instance__count__class:antenna_cell": 26,
	"finish__design__instance__area__class:antenna_cell": 146.765,
	"finish__design__instance__count__class:buffer": 32,
	"finish__design__instance__area__class:buffer": 1682.15,
	"finish__design__instance__count__class:clock_buffer": 25,
	"finish__design__instance__area__class:clock_buffer": 3866.69,
	"finish__design__instance__count__class:timing_repair_buffer": 41,
	"finish__design__instance__area__class:timing_repair_buffer": 2545.8,
	"finish__design__instance__count__class:inverter": 8,
	"finish__design__instance__area__class:inverter": 152.41,
	"finish__design__instance__count__class:clock_inverter": 7,
	"finish__design__instance__area__class:clock_inverter": 225.792,
	"finish__design__instance__count__class:sequential_cell": 144,
	"finish__design__instance__area__class:sequential_cell": 12418.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 422,
	"finish__design__instance__area__class:multi_input_combinational_cell": 21472.8,
	"finish__design__instance__count": 705,
	"finish__design__instance__area": 42511,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.02159,
	"finish__clock__skew__setup": 0.0142975,
	"finish__clock__skew__hold": 0.0142975,
	"finish__timing__drv__max_slew_limit": 0.805835,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.944628,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 16,
	"finish__power__internal__total": 0.0588414,
	"finish__power__switching__total": 0.0177234,
	"finish__power__leakage__total": 3.51388e-06,
	"finish__power__total": 0.0765684,
	"finish__design__io": 43,
	"finish__design__die__area": 6.34765e+06,
	"finish__design__core__area": 6.31797e+06,
	"finish__design__instance__count": 7951,
	"finish__design__instance__area": 83413.2,
	"finish__design__instance__count__stdcell": 7951,
	"finish__design__instance__area__stdcell": 83413.2,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0132025,
	"finish__design__instance__utilization__stdcell": 0.0132025,
	"finish__design__rows": 498,
	"finish__design__rows:GF018hv5v_green_sc9": 498,
	"finish__design__sites": 2238510,
	"finish__design__sites:GF018hv5v_green_sc9": 2238510,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}