-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft1D_512_fft1D_512_Pipeline_loop6_twiddles is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_x_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_x_ce0 : OUT STD_LOGIC;
    data_x_we0 : OUT STD_LOGIC;
    data_x_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_x_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_x_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_x_ce1 : OUT STD_LOGIC;
    data_x_we1 : OUT STD_LOGIC;
    data_x_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_x_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_y_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_y_ce0 : OUT STD_LOGIC;
    data_y_we0 : OUT STD_LOGIC;
    data_y_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_y_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    data_y_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    data_y_ce1 : OUT STD_LOGIC;
    data_y_we1 : OUT STD_LOGIC;
    data_y_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_y_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_x_r_ce0 : OUT STD_LOGIC;
    DATA_x_r_we0 : OUT STD_LOGIC;
    DATA_x_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_x_r_ce1 : OUT STD_LOGIC;
    DATA_x_r_we1 : OUT STD_LOGIC;
    DATA_x_r_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_x_r_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_y_r_ce0 : OUT STD_LOGIC;
    DATA_y_r_we0 : OUT STD_LOGIC;
    DATA_y_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    DATA_y_r_ce1 : OUT STD_LOGIC;
    DATA_y_r_we1 : OUT STD_LOGIC;
    DATA_y_r_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    DATA_y_r_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    twiddles8_reversed8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    twiddles8_reversed8_ce0 : OUT STD_LOGIC;
    twiddles8_reversed8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1602_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1602_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1602_p_ce : OUT STD_LOGIC;
    grp_fu_1607_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1607_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1607_p_ce : OUT STD_LOGIC;
    grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1612_p_ce : OUT STD_LOGIC;
    grp_fu_1617_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1617_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1617_p_ce : OUT STD_LOGIC;
    grp_fu_1622_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1622_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1622_p_ce : OUT STD_LOGIC;
    grp_fu_1627_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1627_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1627_p_ce : OUT STD_LOGIC;
    grp_fu_1650_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1650_p_ce : OUT STD_LOGIC;
    grp_fu_1655_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1655_p_ce : OUT STD_LOGIC;
    grp_fu_1662_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1662_p_ce : OUT STD_LOGIC;
    grp_fu_1667_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_1667_p_ce : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_sin_or_cos_double_s_fu_5138_p_ce : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_start : OUT STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_ready : IN STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_done : IN STD_LOGIC;
    grp_sin_or_cos_double_s_fu_5138_p_idle : IN STD_LOGIC );
end;


architecture behav of fft1D_512_fft1D_512_Pipeline_loop6_twiddles is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_C01921FB54411744 : STD_LOGIC_VECTOR (63 downto 0) := "1100000000011001001000011111101101010100010000010001011101000100";
    constant ap_const_lv64_3FE6A09E60000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100110101000001001111001100000000000000000000000000000";
    constant ap_const_lv64_3F90000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111110010000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_1C0 : STD_LOGIC_VECTOR (8 downto 0) := "111000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv64_8000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal icmp_ln250_reg_1101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage16 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_572 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal reg_580 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_588 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_595 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_602 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_608 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_614 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal reg_622 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_630 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal reg_636 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_644 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_652 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal reg_659 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_666 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_672 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_678 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_684 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_691 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal reg_697 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_704 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_710 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_715 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln250_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln250_reg_1101_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_fu_762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_reg_1105 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_reg_1105_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln115_fu_768_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln115_reg_1109 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln5_fu_794_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln5_reg_1114 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_1_reg_1124 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_1_reg_1124_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_1_reg_1124_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_3_reg_1130 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_3_reg_1130_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_3_reg_1130_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_1_reg_1136 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_1_reg_1136_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_1_reg_1136_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_3_reg_1142 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_3_reg_1142_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_3_reg_1142_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln115_fu_836_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_x_addr_8_reg_1158 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_8_reg_1158_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_8_reg_1158_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_8_reg_1163 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_8_reg_1163_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_8_reg_1163_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal c0_x_1_reg_1168 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal c0_x_3_reg_1174 : STD_LOGIC_VECTOR (63 downto 0);
    signal DATA_x_addr_5_reg_1179 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_5_reg_1179_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_5_reg_1179_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_7_reg_1185 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_7_reg_1185_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_7_reg_1185_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal c0_y_1_reg_1190 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_3_reg_1196 : STD_LOGIC_VECTOR (63 downto 0);
    signal DATA_y_addr_5_reg_1201 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_5_reg_1201_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_5_reg_1201_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_7_reg_1207 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_7_reg_1207_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_7_reg_1207_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv2_i1_reg_1212 : STD_LOGIC_VECTOR (63 downto 0);
    signal DATA_x_addr_2_reg_1222 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal DATA_x_addr_2_reg_1222_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_2_reg_1222_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_6_reg_1233 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_6_reg_1233_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_6_reg_1233_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_load_3_reg_1239 : STD_LOGIC_VECTOR (63 downto 0);
    signal DATA_y_addr_2_reg_1244 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_2_reg_1244_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_2_reg_1244_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_6_reg_1255 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_6_reg_1255_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_6_reg_1255_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_load_3_reg_1261 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_1266 : STD_LOGIC_VECTOR (63 downto 0);
    signal DATA_x_addr_reg_1271 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal DATA_x_addr_4_reg_1282 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_4_reg_1282_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_x_addr_4_reg_1282_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_reg_1293 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_4_reg_1304 : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_4_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal DATA_y_addr_4_reg_1304_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_1_reg_1339 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub1_reg_1345 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_1_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_3_fu_943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_9_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_11_fu_974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_5_reg_1373 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_5_reg_1379 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_5_fu_989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_7_fu_1003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_9_reg_1395 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_9_reg_1401 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_6_fu_1012_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_6_reg_1407 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_7_fu_1022_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_7_reg_1412 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_reg_1417 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_13_fu_1028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_15_fu_1032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln28_1_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_1_reg_1433 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_1_reg_1433_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add13_reg_1437 : STD_LOGIC_VECTOR (63 downto 0);
    signal add14_reg_1442 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub7_reg_1447 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub8_reg_1453 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_10_reg_1459 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_10_reg_1464 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_x_11_reg_1469 : STD_LOGIC_VECTOR (63 downto 0);
    signal c0_y_11_reg_1475 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_8_fu_1056_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_8_reg_1481 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_9_fu_1066_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_9_reg_1486 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_17_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_19_fu_1076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_x_reg_1501 : STD_LOGIC_VECTOR (63 downto 0);
    signal phi_y_reg_1507 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_x_addr_reg_1513 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_1_reg_1518 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_reg_1523 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_1_reg_1528 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub14_reg_1533 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub15_reg_1539 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_x_addr_2_reg_1545 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_x_addr_3_reg_1550 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_2_reg_1555 : STD_LOGIC_VECTOR (2 downto 0);
    signal data_y_addr_3_reg_1560 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal grp_sin_or_cos_double_s_fu_474_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_double_s_fu_474_do_cos : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_first_iter_1_phi_fu_466_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_sin_or_cos_double_s_fu_474_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln253_fu_808_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln255_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_fu_841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln257_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln259_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_fu_885_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln258_fu_896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln252_fu_902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln256_fu_912_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal j_fu_108 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln28_fu_1036_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (3 downto 0);
    signal tid_fu_112 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal select_ln250_fu_782_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_tid_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten6_fu_116 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln250_fu_744_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal grp_fu_494_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal grp_fu_499_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_504_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_504_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_509_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_509_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_514_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_514_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_519_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_519_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_540_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_546_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_551_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_559_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_559_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_568_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln250_1_fu_776_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln252_fu_790_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln253_fu_802_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln255_fu_814_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal hi_3_fu_826_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln257_fu_858_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln259_fu_869_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln254_fu_880_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln258_fu_891_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln256_fu_907_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal bitcast_ln271_fu_918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_fu_922_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_2_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_1_fu_937_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_8_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_4_fu_952_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_10_fu_964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_5_fu_968_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_4_fu_980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_2_fu_983_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_6_fu_994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln271_3_fu_997_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_12_fu_1008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_14_fu_1018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_16_fu_1052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln271_18_fu_1062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_494_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage8_00001 : BOOLEAN;
    signal ap_block_pp0_stage12_00001 : BOOLEAN;
    signal ap_block_pp0_stage14_00001 : BOOLEAN;
    signal ap_block_pp0_stage9_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage11_00001 : BOOLEAN;
    signal ap_block_pp0_stage15_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal grp_fu_499_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_504_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_509_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_514_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_519_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage12 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1393 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fft1D_512_sin_or_cos_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        do_cos : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_sitodp_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fft1D_512_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sitodp_32ns_64_2_no_dsp_1_U60 : component fft1D_512_sitodp_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_568_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_568_p1);

    flow_control_loop_pipe_sequential_init_U : component fft1D_512_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage16,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage16)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_double_s_fu_474_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_double_s_fu_474_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then 
                    grp_sin_or_cos_double_s_fu_474_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_double_s_fu_474_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_double_s_fu_474_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage12) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln250_fu_738_p2 = ap_const_lv1_0))) then 
                    indvar_flatten6_fu_116 <= add_ln250_fu_744_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten6_fu_116 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_fu_108 <= ap_const_lv4_1;
            elsif (((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                j_fu_108 <= add_ln28_fu_1036_p2;
            end if; 
        end if;
    end process;

    tid_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln250_fu_738_p2 = ap_const_lv1_0))) then 
                    tid_fu_112 <= select_ln250_fu_782_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    tid_fu_112 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    DATA_x_addr_1_reg_1124(8 downto 3) <= zext_ln253_fu_808_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_1_reg_1124_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_1_reg_1124(8 downto 3);
                    DATA_x_addr_1_reg_1124_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_1_reg_1124_pp0_iter1_reg(8 downto 3);
                    DATA_x_addr_3_reg_1130(8 downto 3) <= zext_ln255_fu_820_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_3_reg_1130_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_3_reg_1130(8 downto 3);
                    DATA_x_addr_3_reg_1130_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_3_reg_1130_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_1_reg_1136(8 downto 3) <= zext_ln253_fu_808_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_1_reg_1136_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_1_reg_1136(8 downto 3);
                    DATA_y_addr_1_reg_1136_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_1_reg_1136_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_3_reg_1142(8 downto 3) <= zext_ln255_fu_820_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_3_reg_1142_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_3_reg_1142(8 downto 3);
                    DATA_y_addr_3_reg_1142_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_3_reg_1142_pp0_iter1_reg(8 downto 3);
                data_x_addr_8_reg_1158 <= zext_ln28_fu_841_p1(3 - 1 downto 0);
                data_x_addr_8_reg_1158_pp0_iter1_reg <= data_x_addr_8_reg_1158;
                data_x_addr_8_reg_1158_pp0_iter2_reg <= data_x_addr_8_reg_1158_pp0_iter1_reg;
                data_y_addr_8_reg_1163 <= zext_ln28_fu_841_p1(3 - 1 downto 0);
                data_y_addr_8_reg_1163_pp0_iter1_reg <= data_y_addr_8_reg_1163;
                data_y_addr_8_reg_1163_pp0_iter2_reg <= data_y_addr_8_reg_1163_pp0_iter1_reg;
                icmp_ln250_reg_1101 <= icmp_ln250_fu_738_p2;
                icmp_ln250_reg_1101_pp0_iter1_reg <= icmp_ln250_reg_1101;
                or_ln115_reg_1105 <= or_ln115_fu_762_p2;
                or_ln115_reg_1105_pp0_iter1_reg <= or_ln115_reg_1105;
                select_ln115_reg_1109 <= select_ln115_fu_768_p3;
                    shl_ln5_reg_1114(8 downto 3) <= shl_ln5_fu_794_p3(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    DATA_x_addr_2_reg_1222(8 downto 3) <= zext_ln254_fu_885_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_2_reg_1222_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_2_reg_1222(8 downto 3);
                    DATA_x_addr_2_reg_1222_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_2_reg_1222_pp0_iter1_reg(8 downto 3);
                    DATA_x_addr_6_reg_1233(8 downto 3) <= zext_ln258_fu_896_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_6_reg_1233_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_6_reg_1233(8 downto 3);
                    DATA_x_addr_6_reg_1233_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_6_reg_1233_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_2_reg_1244(8 downto 3) <= zext_ln254_fu_885_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_2_reg_1244_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_2_reg_1244(8 downto 3);
                    DATA_y_addr_2_reg_1244_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_2_reg_1244_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_6_reg_1255(8 downto 3) <= zext_ln258_fu_896_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_6_reg_1255_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_6_reg_1255(8 downto 3);
                    DATA_y_addr_6_reg_1255_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_6_reg_1255_pp0_iter1_reg(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    DATA_x_addr_4_reg_1282(8 downto 3) <= zext_ln256_fu_912_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_4_reg_1282_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_4_reg_1282(8 downto 3);
                    DATA_x_addr_4_reg_1282_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_4_reg_1282_pp0_iter1_reg(8 downto 3);
                    DATA_x_addr_reg_1271(8 downto 3) <= zext_ln252_fu_902_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_4_reg_1304(8 downto 3) <= zext_ln256_fu_912_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_4_reg_1304_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_4_reg_1304(8 downto 3);
                    DATA_y_addr_4_reg_1304_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_4_reg_1304_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_reg_1293(8 downto 3) <= zext_ln252_fu_902_p1(9 - 1 downto 0)(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    DATA_x_addr_5_reg_1179(8 downto 3) <= zext_ln257_fu_863_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_5_reg_1179_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_5_reg_1179(8 downto 3);
                    DATA_x_addr_5_reg_1179_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_5_reg_1179_pp0_iter1_reg(8 downto 3);
                    DATA_x_addr_7_reg_1185(8 downto 3) <= zext_ln259_fu_874_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_x_addr_7_reg_1185_pp0_iter1_reg(8 downto 3) <= DATA_x_addr_7_reg_1185(8 downto 3);
                    DATA_x_addr_7_reg_1185_pp0_iter2_reg(8 downto 3) <= DATA_x_addr_7_reg_1185_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_5_reg_1201(8 downto 3) <= zext_ln257_fu_863_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_5_reg_1201_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_5_reg_1201(8 downto 3);
                    DATA_y_addr_5_reg_1201_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_5_reg_1201_pp0_iter1_reg(8 downto 3);
                    DATA_y_addr_7_reg_1207(8 downto 3) <= zext_ln259_fu_874_p1(9 - 1 downto 0)(8 downto 3);
                    DATA_y_addr_7_reg_1207_pp0_iter1_reg(8 downto 3) <= DATA_y_addr_7_reg_1207(8 downto 3);
                    DATA_y_addr_7_reg_1207_pp0_iter2_reg(8 downto 3) <= DATA_y_addr_7_reg_1207_pp0_iter1_reg(8 downto 3);
                xor_ln271_8_reg_1481 <= xor_ln271_8_fu_1056_p2;
                xor_ln271_9_reg_1486 <= xor_ln271_9_fu_1066_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                DATA_x_load_3_reg_1239 <= DATA_x_r_q0;
                DATA_y_load_3_reg_1261 <= DATA_y_r_q0;
                conv_i1_reg_1266 <= grp_fu_568_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add13_reg_1437 <= grp_fu_1602_p_dout0;
                add14_reg_1442 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c0_x_10_reg_1459 <= grp_fu_1612_p_dout0;
                c0_x_11_reg_1469 <= grp_fu_1622_p_dout0;
                c0_y_10_reg_1464 <= grp_fu_1617_p_dout0;
                c0_y_11_reg_1475 <= grp_fu_1627_p_dout0;
                sub7_reg_1447 <= grp_fu_1602_p_dout0;
                sub8_reg_1453 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                c0_x_1_reg_1168 <= DATA_x_r_q1;
                c0_x_3_reg_1174 <= DATA_x_r_q0;
                c0_y_1_reg_1190 <= DATA_y_r_q1;
                c0_y_3_reg_1196 <= DATA_y_r_q0;
                conv2_i1_reg_1212 <= grp_fu_568_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                c0_x_5_reg_1373 <= grp_fu_1612_p_dout0;
                c0_y_5_reg_1379 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                c0_x_9_reg_1395 <= grp_fu_1612_p_dout0;
                c0_y_9_reg_1401 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                icmp_ln28_1_reg_1433 <= icmp_ln28_1_fu_1041_p2;
                icmp_ln28_1_reg_1433_pp0_iter1_reg <= icmp_ln28_1_reg_1433;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                mul_reg_1417 <= grp_fu_1662_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                phi_x_reg_1501 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                phi_y_reg_1507 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_572 <= grp_fu_1602_p_dout0;
                reg_580 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_588 <= grp_fu_1612_p_dout0;
                reg_595 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_602 <= grp_fu_1622_p_dout0;
                reg_608 <= grp_fu_1627_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then
                reg_614 <= grp_fu_1602_p_dout0;
                reg_622 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_630 <= grp_fu_1650_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)))) then
                reg_636 <= grp_fu_1602_p_dout0;
                reg_644 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_652 <= grp_fu_1602_p_dout0;
                reg_659 <= grp_fu_1607_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_666 <= grp_fu_1655_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_672 <= grp_fu_1612_p_dout0;
                reg_678 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then
                reg_684 <= grp_fu_1662_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_691 <= grp_fu_1650_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_697 <= grp_fu_1655_p_dout0;
                reg_704 <= grp_fu_1667_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_710 <= grp_fu_1622_p_dout0;
                reg_715 <= grp_fu_1627_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                sub14_reg_1533 <= grp_fu_1612_p_dout0;
                sub15_reg_1539 <= grp_fu_1617_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                sub1_reg_1345 <= grp_fu_1617_p_dout0;
                tmp_1_1_reg_1339 <= grp_fu_1612_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                xor_ln271_6_reg_1407 <= xor_ln271_6_fu_1012_p2;
                xor_ln271_7_reg_1412 <= xor_ln271_7_fu_1022_p2;
            end if;
        end if;
    end process;
    shl_ln5_reg_1114(2 downto 0) <= "000";
    DATA_x_addr_1_reg_1124(2 downto 0) <= "001";
    DATA_x_addr_1_reg_1124_pp0_iter1_reg(2 downto 0) <= "001";
    DATA_x_addr_1_reg_1124_pp0_iter2_reg(2 downto 0) <= "001";
    DATA_x_addr_3_reg_1130(2 downto 0) <= "011";
    DATA_x_addr_3_reg_1130_pp0_iter1_reg(2 downto 0) <= "011";
    DATA_x_addr_3_reg_1130_pp0_iter2_reg(2 downto 0) <= "011";
    DATA_y_addr_1_reg_1136(2 downto 0) <= "001";
    DATA_y_addr_1_reg_1136_pp0_iter1_reg(2 downto 0) <= "001";
    DATA_y_addr_1_reg_1136_pp0_iter2_reg(2 downto 0) <= "001";
    DATA_y_addr_3_reg_1142(2 downto 0) <= "011";
    DATA_y_addr_3_reg_1142_pp0_iter1_reg(2 downto 0) <= "011";
    DATA_y_addr_3_reg_1142_pp0_iter2_reg(2 downto 0) <= "011";
    DATA_x_addr_5_reg_1179(2 downto 0) <= "101";
    DATA_x_addr_5_reg_1179_pp0_iter1_reg(2 downto 0) <= "101";
    DATA_x_addr_5_reg_1179_pp0_iter2_reg(2 downto 0) <= "101";
    DATA_x_addr_7_reg_1185(2 downto 0) <= "111";
    DATA_x_addr_7_reg_1185_pp0_iter1_reg(2 downto 0) <= "111";
    DATA_x_addr_7_reg_1185_pp0_iter2_reg(2 downto 0) <= "111";
    DATA_y_addr_5_reg_1201(2 downto 0) <= "101";
    DATA_y_addr_5_reg_1201_pp0_iter1_reg(2 downto 0) <= "101";
    DATA_y_addr_5_reg_1201_pp0_iter2_reg(2 downto 0) <= "101";
    DATA_y_addr_7_reg_1207(2 downto 0) <= "111";
    DATA_y_addr_7_reg_1207_pp0_iter1_reg(2 downto 0) <= "111";
    DATA_y_addr_7_reg_1207_pp0_iter2_reg(2 downto 0) <= "111";
    DATA_x_addr_2_reg_1222(2 downto 0) <= "010";
    DATA_x_addr_2_reg_1222_pp0_iter1_reg(2 downto 0) <= "010";
    DATA_x_addr_2_reg_1222_pp0_iter2_reg(2 downto 0) <= "010";
    DATA_x_addr_6_reg_1233(2 downto 0) <= "110";
    DATA_x_addr_6_reg_1233_pp0_iter1_reg(2 downto 0) <= "110";
    DATA_x_addr_6_reg_1233_pp0_iter2_reg(2 downto 0) <= "110";
    DATA_y_addr_2_reg_1244(2 downto 0) <= "010";
    DATA_y_addr_2_reg_1244_pp0_iter1_reg(2 downto 0) <= "010";
    DATA_y_addr_2_reg_1244_pp0_iter2_reg(2 downto 0) <= "010";
    DATA_y_addr_6_reg_1255(2 downto 0) <= "110";
    DATA_y_addr_6_reg_1255_pp0_iter1_reg(2 downto 0) <= "110";
    DATA_y_addr_6_reg_1255_pp0_iter2_reg(2 downto 0) <= "110";
    DATA_x_addr_reg_1271(2 downto 0) <= "000";
    DATA_x_addr_4_reg_1282(2 downto 0) <= "100";
    DATA_x_addr_4_reg_1282_pp0_iter1_reg(2 downto 0) <= "100";
    DATA_x_addr_4_reg_1282_pp0_iter2_reg(2 downto 0) <= "100";
    DATA_y_addr_reg_1293(2 downto 0) <= "000";
    DATA_y_addr_4_reg_1304(2 downto 0) <= "100";
    DATA_y_addr_4_reg_1304_pp0_iter1_reg(2 downto 0) <= "100";
    DATA_y_addr_4_reg_1304_pp0_iter2_reg(2 downto 0) <= "100";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage16_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter1_stage12, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage12) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;

    DATA_x_r_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, DATA_x_addr_1_reg_1124_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, DATA_x_addr_5_reg_1179_pp0_iter2_reg, DATA_x_addr_7_reg_1185_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, DATA_x_addr_4_reg_1282_pp0_iter2_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln255_fu_820_p1, ap_block_pp0_stage1, zext_ln259_fu_874_p1, zext_ln258_fu_896_p1, zext_ln256_fu_912_p1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            DATA_x_r_address0 <= DATA_x_addr_7_reg_1185_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            DATA_x_r_address0 <= DATA_x_addr_1_reg_1124_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_x_r_address0 <= DATA_x_addr_4_reg_1282_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_x_r_address0 <= DATA_x_addr_5_reg_1179_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            DATA_x_r_address0 <= zext_ln256_fu_912_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            DATA_x_r_address0 <= zext_ln258_fu_896_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            DATA_x_r_address0 <= zext_ln259_fu_874_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DATA_x_r_address0 <= zext_ln255_fu_820_p1(9 - 1 downto 0);
        else 
            DATA_x_r_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, DATA_x_addr_3_reg_1130_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, DATA_x_addr_2_reg_1222_pp0_iter2_reg, DATA_x_addr_6_reg_1233_pp0_iter2_reg, DATA_x_addr_reg_1271, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage0, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln253_fu_808_p1, zext_ln257_fu_863_p1, ap_block_pp0_stage1, zext_ln254_fu_885_p1, zext_ln252_fu_902_p1, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            DATA_x_r_address1 <= DATA_x_addr_6_reg_1233_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_x_r_address1 <= DATA_x_addr_3_reg_1130_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_x_r_address1 <= DATA_x_addr_2_reg_1222_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_x_r_address1 <= DATA_x_addr_reg_1271;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            DATA_x_r_address1 <= zext_ln252_fu_902_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            DATA_x_r_address1 <= zext_ln254_fu_885_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            DATA_x_r_address1 <= zext_ln257_fu_863_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DATA_x_r_address1 <= zext_ln253_fu_808_p1(9 - 1 downto 0);
        else 
            DATA_x_r_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            DATA_x_r_ce0 <= ap_const_logic_1;
        else 
            DATA_x_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            DATA_x_r_ce1 <= ap_const_logic_1;
        else 
            DATA_x_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_d0_assign_proc : process(ap_enable_reg_pp0_iter2, data_x_q0, data_x_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_x_r_d0 <= data_x_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            DATA_x_r_d0 <= data_x_q0;
        else 
            DATA_x_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, data_x_q0, data_x_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11, grp_fu_1602_p_dout0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_x_r_d1 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_x_r_d1 <= data_x_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_x_r_d1 <= grp_fu_1602_p_dout0;
        else 
            DATA_x_r_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_x_r_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln28_1_reg_1433_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_we0 <= ap_const_logic_1;
        else 
            DATA_x_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_x_r_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln28_1_fu_1041_p2, icmp_ln28_1_reg_1433_pp0_iter1_reg)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln28_1_fu_1041_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_x_r_we1 <= ap_const_logic_1;
        else 
            DATA_x_r_we1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, DATA_y_addr_1_reg_1136_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, DATA_y_addr_5_reg_1201_pp0_iter2_reg, DATA_y_addr_7_reg_1207_pp0_iter2_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, DATA_y_addr_4_reg_1304_pp0_iter2_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln255_fu_820_p1, ap_block_pp0_stage1, zext_ln259_fu_874_p1, zext_ln258_fu_896_p1, zext_ln256_fu_912_p1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            DATA_y_r_address0 <= DATA_y_addr_7_reg_1207_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            DATA_y_r_address0 <= DATA_y_addr_1_reg_1136_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_y_r_address0 <= DATA_y_addr_4_reg_1304_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_y_r_address0 <= DATA_y_addr_5_reg_1201_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            DATA_y_r_address0 <= zext_ln256_fu_912_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            DATA_y_r_address0 <= zext_ln258_fu_896_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            DATA_y_r_address0 <= zext_ln259_fu_874_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DATA_y_r_address0 <= zext_ln255_fu_820_p1(9 - 1 downto 0);
        else 
            DATA_y_r_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, DATA_y_addr_3_reg_1142_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, DATA_y_addr_2_reg_1244_pp0_iter2_reg, DATA_y_addr_6_reg_1255_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, DATA_y_addr_reg_1293, ap_block_pp0_stage0, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln253_fu_808_p1, zext_ln257_fu_863_p1, ap_block_pp0_stage1, zext_ln254_fu_885_p1, zext_ln252_fu_902_p1, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            DATA_y_r_address1 <= DATA_y_addr_6_reg_1255_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            DATA_y_r_address1 <= DATA_y_addr_3_reg_1142_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_y_r_address1 <= DATA_y_addr_2_reg_1244_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_y_r_address1 <= DATA_y_addr_reg_1293;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            DATA_y_r_address1 <= zext_ln252_fu_902_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            DATA_y_r_address1 <= zext_ln254_fu_885_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            DATA_y_r_address1 <= zext_ln257_fu_863_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            DATA_y_r_address1 <= zext_ln253_fu_808_p1(9 - 1 downto 0);
        else 
            DATA_y_r_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            DATA_y_r_ce0 <= ap_const_logic_1;
        else 
            DATA_y_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            DATA_y_r_ce1 <= ap_const_logic_1;
        else 
            DATA_y_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_d0_assign_proc : process(ap_enable_reg_pp0_iter2, data_y_q0, data_y_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage12, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_y_r_d0 <= data_y_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            DATA_y_r_d0 <= data_y_q0;
        else 
            DATA_y_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, data_y_q0, data_y_q1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage7, ap_block_pp0_stage6, ap_block_pp0_stage11, grp_fu_1607_p_dout0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            DATA_y_r_d1 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            DATA_y_r_d1 <= data_y_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            DATA_y_r_d1 <= grp_fu_1607_p_dout0;
        else 
            DATA_y_r_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    DATA_y_r_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, icmp_ln28_1_reg_1433_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_we0 <= ap_const_logic_1;
        else 
            DATA_y_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    DATA_y_r_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, icmp_ln28_1_fu_1041_p2, icmp_ln28_1_reg_1433_pp0_iter1_reg)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln28_1_fu_1041_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln28_1_reg_1433_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            DATA_y_r_we1 <= ap_const_logic_1;
        else 
            DATA_y_r_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln250_1_fu_776_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_tid_load) + unsigned(ap_const_lv7_1));
    add_ln250_fu_744_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten6_load) + unsigned(ap_const_lv9_1));
    add_ln28_fu_1036_p2 <= std_logic_vector(unsigned(select_ln115_reg_1109) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1393_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101, ap_block_pp0_stage0)
    begin
                ap_condition_1393 <= ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage16_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone, icmp_ln250_reg_1101)
    begin
        if (((icmp_ln250_reg_1101 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage12_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln250_reg_1101_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            ap_condition_exit_pp0_iter1_stage12 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage16;

    ap_phi_mux_first_iter_1_phi_fu_466_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_condition_1393)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1393)) then 
                ap_phi_mux_first_iter_1_phi_fu_466_p4 <= ap_const_lv1_0;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_first_iter_1_phi_fu_466_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_first_iter_1_phi_fu_466_p4 <= ap_const_lv1_0;
            end if;
        else 
            ap_phi_mux_first_iter_1_phi_fu_466_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage16_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten6_fu_116)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten6_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten6_load <= indvar_flatten6_fu_116;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, j_fu_108)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv4_1;
        else 
            ap_sig_allocacmp_j_load <= j_fu_108;
        end if; 
    end process;


    ap_sig_allocacmp_tid_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, tid_fu_112)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_tid_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_tid_load <= tid_fu_112;
        end if; 
    end process;

    bitcast_ln271_10_fu_964_p1 <= reg_608;
    bitcast_ln271_11_fu_974_p1 <= xor_ln271_5_fu_968_p2;
    bitcast_ln271_12_fu_1008_p1 <= reg_678;
    bitcast_ln271_13_fu_1028_p1 <= xor_ln271_6_reg_1407;
    bitcast_ln271_14_fu_1018_p1 <= reg_672;
    bitcast_ln271_15_fu_1032_p1 <= xor_ln271_7_reg_1412;
    bitcast_ln271_16_fu_1052_p1 <= reg_595;
    bitcast_ln271_17_fu_1072_p1 <= xor_ln271_8_reg_1481;
    bitcast_ln271_18_fu_1062_p1 <= reg_588;
    bitcast_ln271_19_fu_1076_p1 <= xor_ln271_9_reg_1486;
    bitcast_ln271_1_fu_928_p1 <= xor_ln271_fu_922_p2;
    bitcast_ln271_2_fu_933_p1 <= reg_588;
    bitcast_ln271_3_fu_943_p1 <= xor_ln271_1_fu_937_p2;
    bitcast_ln271_4_fu_980_p1 <= sub1_reg_1345;
    bitcast_ln271_5_fu_989_p1 <= xor_ln271_2_fu_983_p2;
    bitcast_ln271_6_fu_994_p1 <= tmp_1_1_reg_1339;
    bitcast_ln271_7_fu_1003_p1 <= xor_ln271_3_fu_997_p2;
    bitcast_ln271_8_fu_948_p1 <= reg_602;
    bitcast_ln271_9_fu_958_p1 <= xor_ln271_4_fu_952_p2;
    bitcast_ln271_fu_918_p1 <= reg_595;
    data_x_addr_1_reg_1518 <= ap_const_lv64_2(3 - 1 downto 0);
    data_x_addr_2_reg_1545 <= ap_const_lv64_3(3 - 1 downto 0);
    data_x_addr_3_reg_1550 <= ap_const_lv64_4(3 - 1 downto 0);
    data_x_addr_reg_1513 <= ap_const_lv64_1(3 - 1 downto 0);

    data_x_address0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage13, data_x_addr_8_reg_1158_pp0_iter1_reg, data_x_addr_8_reg_1158_pp0_iter2_reg, data_x_addr_reg_1513, data_x_addr_2_reg_1545, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage13, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_x_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_address0 <= data_x_addr_reg_1513;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_x_address0 <= data_x_addr_2_reg_1545;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_x_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_x_address0 <= data_x_addr_8_reg_1158_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            data_x_address0 <= data_x_addr_8_reg_1158_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            data_x_address0 <= "XXX";
        end if; 
    end process;


    data_x_address1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, data_x_addr_1_reg_1518, data_x_addr_3_reg_1550, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            data_x_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_x_address1 <= data_x_addr_3_reg_1550;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_x_address1 <= data_x_addr_1_reg_1518;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_x_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            data_x_address1 <= "XXX";
        end if; 
    end process;


    data_x_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_x_ce0 <= ap_const_logic_1;
        else 
            data_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_x_ce1 <= ap_const_logic_1;
        else 
            data_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, reg_652, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_672, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, grp_fu_1602_p_dout0, grp_fu_1612_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_x_d0 <= grp_fu_1602_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_d0 <= grp_fu_1612_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_x_d0 <= reg_652;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_x_d0 <= reg_672;
        else 
            data_x_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_x_d1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage7, reg_652, ap_CS_fsm_pp0_stage8, reg_710, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, grp_fu_1602_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_x_d1 <= grp_fu_1602_p_dout0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            data_x_d1 <= reg_710;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_x_d1 <= reg_652;
        else 
            data_x_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_x_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, or_ln115_reg_1105_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            data_x_we0 <= ap_const_logic_1;
        else 
            data_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_x_we1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, or_ln115_reg_1105_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            data_x_we1 <= ap_const_logic_1;
        else 
            data_x_we1 <= ap_const_logic_0;
        end if; 
    end process;

    data_y_addr_1_reg_1528 <= ap_const_lv64_2(3 - 1 downto 0);
    data_y_addr_2_reg_1555 <= ap_const_lv64_3(3 - 1 downto 0);
    data_y_addr_3_reg_1560 <= ap_const_lv64_4(3 - 1 downto 0);
    data_y_addr_reg_1523 <= ap_const_lv64_1(3 - 1 downto 0);

    data_y_address0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage13, data_y_addr_8_reg_1163_pp0_iter1_reg, data_y_addr_8_reg_1163_pp0_iter2_reg, data_y_addr_reg_1523, data_y_addr_2_reg_1555, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage13, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_y_address0 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_address0 <= data_y_addr_reg_1523;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_y_address0 <= data_y_addr_2_reg_1555;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_y_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_y_address0 <= data_y_addr_8_reg_1163_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            data_y_address0 <= data_y_addr_8_reg_1163_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            data_y_address0 <= "XXX";
        end if; 
    end process;


    data_y_address1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, data_y_addr_1_reg_1528, data_y_addr_3_reg_1560, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            data_y_address1 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            data_y_address1 <= data_y_addr_3_reg_1560;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            data_y_address1 <= data_y_addr_1_reg_1528;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            data_y_address1 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            data_y_address1 <= "XXX";
        end if; 
    end process;


    data_y_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_y_ce0 <= ap_const_logic_1;
        else 
            data_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            data_y_ce1 <= ap_const_logic_1;
        else 
            data_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage8, reg_659, ap_CS_fsm_pp0_stage4, reg_678, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage4, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, grp_fu_1607_p_dout0, grp_fu_1617_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            data_y_d0 <= grp_fu_1607_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_d0 <= grp_fu_1617_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            data_y_d0 <= reg_659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            data_y_d0 <= reg_678;
        else 
            data_y_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_y_d1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, reg_659, reg_715, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage12, grp_fu_1607_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            data_y_d1 <= grp_fu_1607_p_dout0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            data_y_d1 <= reg_715;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            data_y_d1 <= reg_659;
        else 
            data_y_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_y_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, or_ln115_reg_1105_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            data_y_we0 <= ap_const_logic_1;
        else 
            data_y_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_y_we1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, or_ln115_reg_1105_pp0_iter1_reg, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln115_reg_1105_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            data_y_we1 <= ap_const_logic_1;
        else 
            data_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1602_p_ce <= ap_const_logic_1;
    grp_fu_1602_p_din0 <= grp_fu_494_p0;
    grp_fu_1602_p_din1 <= grp_fu_494_p1;
    grp_fu_1602_p_opcode <= grp_fu_494_opcode;
    grp_fu_1607_p_ce <= ap_const_logic_1;
    grp_fu_1607_p_din0 <= grp_fu_499_p0;
    grp_fu_1607_p_din1 <= grp_fu_499_p1;
    grp_fu_1607_p_opcode <= grp_fu_499_opcode;
    grp_fu_1612_p_ce <= ap_const_logic_1;
    grp_fu_1612_p_din0 <= grp_fu_504_p0;
    grp_fu_1612_p_din1 <= grp_fu_504_p1;
    grp_fu_1612_p_opcode <= grp_fu_504_opcode;
    grp_fu_1617_p_ce <= ap_const_logic_1;
    grp_fu_1617_p_din0 <= grp_fu_509_p0;
    grp_fu_1617_p_din1 <= grp_fu_509_p1;
    grp_fu_1617_p_opcode <= grp_fu_509_opcode;
    grp_fu_1622_p_ce <= ap_const_logic_1;
    grp_fu_1622_p_din0 <= grp_fu_514_p0;
    grp_fu_1622_p_din1 <= grp_fu_514_p1;
    grp_fu_1622_p_opcode <= grp_fu_514_opcode;
    grp_fu_1627_p_ce <= ap_const_logic_1;
    grp_fu_1627_p_din0 <= grp_fu_519_p0;
    grp_fu_1627_p_din1 <= grp_fu_519_p1;
    grp_fu_1627_p_opcode <= grp_fu_519_opcode;
    grp_fu_1650_p_ce <= ap_const_logic_1;
    grp_fu_1650_p_din0 <= grp_fu_540_p0;
    grp_fu_1650_p_din1 <= grp_fu_540_p1;
    grp_fu_1655_p_ce <= ap_const_logic_1;
    grp_fu_1655_p_din0 <= grp_fu_546_p0;
    grp_fu_1655_p_din1 <= grp_fu_546_p1;
    grp_fu_1662_p_ce <= ap_const_logic_1;
    grp_fu_1662_p_din0 <= grp_fu_551_p0;
    grp_fu_1662_p_din1 <= grp_fu_551_p1;
    grp_fu_1667_p_ce <= ap_const_logic_1;
    grp_fu_1667_p_din0 <= grp_fu_559_p0;
    grp_fu_1667_p_din1 <= grp_fu_559_p1;

    grp_fu_494_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage11_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage1_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_494_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_494_opcode <= ap_const_lv2_0;
        else 
            grp_fu_494_opcode <= "XX";
        end if; 
    end process;


    grp_fu_494_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, DATA_x_r_q1, reg_572, ap_CS_fsm_pp0_stage5, reg_588, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_614, ap_CS_fsm_pp0_stage11, reg_630, ap_CS_fsm_pp0_stage14, reg_636, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_691, c0_x_1_reg_1168, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, c0_x_9_reg_1395, c0_x_11_reg_1469, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_494_p0 <= c0_x_11_reg_1469;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_494_p0 <= c0_x_9_reg_1395;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_494_p0 <= reg_691;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_494_p0 <= reg_614;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then 
            grp_fu_494_p0 <= reg_630;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_494_p0 <= reg_636;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_494_p0 <= reg_572;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_494_p0 <= reg_588;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_494_p0 <= DATA_x_r_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_494_p0 <= c0_x_1_reg_1168;
        else 
            grp_fu_494_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_494_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, DATA_x_r_q0, DATA_x_r_q1, reg_572, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, reg_602, ap_CS_fsm_pp0_stage6, reg_614, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_697, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_1_fu_928_p1, bitcast_ln271_5_fu_989_p1, mul_reg_1417, bitcast_ln271_13_fu_1028_p1, sub7_reg_1447, sub14_reg_1533, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_494_p1 <= reg_697;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_494_p1 <= sub14_reg_1533;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_494_p1 <= sub7_reg_1447;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_494_p1 <= bitcast_ln271_13_fu_1028_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_494_p1 <= mul_reg_1417;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_494_p1 <= reg_572;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_494_p1 <= bitcast_ln271_5_fu_989_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_494_p1 <= reg_614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_494_p1 <= reg_602;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_494_p1 <= bitcast_ln271_1_fu_928_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_494_p1 <= DATA_x_r_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_494_p1 <= DATA_x_r_q1;
        else 
            grp_fu_494_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_499_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage11_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001, ap_block_pp0_stage1_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_499_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_499_opcode <= ap_const_lv2_0;
        else 
            grp_fu_499_opcode <= "XX";
        end if; 
    end process;


    grp_fu_499_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, DATA_y_r_q1, ap_CS_fsm_pp0_stage5, reg_580, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage11, reg_622, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_644, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_684, reg_697, ap_CS_fsm_pp0_stage1, c0_y_1_reg_1190, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_3_fu_943_p1, bitcast_ln271_7_fu_1003_p1, c0_y_9_reg_1401, bitcast_ln271_15_fu_1032_p1, c0_y_11_reg_1475, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_499_p0 <= reg_684;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_499_p0 <= c0_y_11_reg_1475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_499_p0 <= c0_y_9_reg_1401;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_499_p0 <= bitcast_ln271_15_fu_1032_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_499_p0 <= reg_697;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_499_p0 <= reg_622;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_499_p0 <= bitcast_ln271_7_fu_1003_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_499_p0 <= reg_644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_499_p0 <= reg_580;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_499_p0 <= bitcast_ln271_3_fu_943_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_499_p0 <= DATA_y_r_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_499_p0 <= c0_y_1_reg_1190;
        else 
            grp_fu_499_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_499_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, DATA_y_r_q0, DATA_y_r_q1, ap_CS_fsm_pp0_stage5, reg_580, ap_CS_fsm_pp0_stage9, reg_595, ap_CS_fsm_pp0_stage6, reg_608, ap_CS_fsm_pp0_stage11, reg_622, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, reg_666, ap_CS_fsm_pp0_stage4, reg_704, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, sub8_reg_1453, sub15_reg_1539, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage11, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_499_p1 <= sub15_reg_1539;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_499_p1 <= sub8_reg_1453;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_499_p1 <= reg_704;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_499_p1 <= reg_580;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)))) then 
            grp_fu_499_p1 <= reg_666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_499_p1 <= reg_622;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_499_p1 <= reg_608;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_499_p1 <= reg_595;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_499_p1 <= DATA_y_r_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_499_p1 <= DATA_y_r_q1;
        else 
            grp_fu_499_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_504_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_504_opcode <= ap_const_lv2_1;
        elsif (((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_504_opcode <= ap_const_lv2_0;
        else 
            grp_fu_504_opcode <= "XX";
        end if; 
    end process;


    grp_fu_504_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_x_r_q1, reg_572, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_614, ap_CS_fsm_pp0_stage14, reg_636, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_691, c0_x_1_reg_1168, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_9_fu_958_p1, c0_x_5_reg_1373, c0_x_11_reg_1469, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_504_p0 <= c0_x_11_reg_1469;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_504_p0 <= c0_x_5_reg_1373;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_504_p0 <= reg_691;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_504_p0 <= reg_614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_504_p0 <= reg_636;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_504_p0 <= reg_572;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_504_p0 <= bitcast_ln271_9_fu_958_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_504_p0 <= DATA_x_r_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_504_p0 <= c0_x_1_reg_1168;
        else 
            grp_fu_504_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_504_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_x_r_q0, DATA_x_r_q1, reg_572, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, reg_602, ap_CS_fsm_pp0_stage6, reg_614, ap_CS_fsm_pp0_stage14, reg_636, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_11_fu_974_p1, mul_reg_1417, bitcast_ln271_17_fu_1072_p1, sub14_reg_1533, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_504_p1 <= sub14_reg_1533;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_504_p1 <= bitcast_ln271_17_fu_1072_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_504_p1 <= reg_636;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_504_p1 <= mul_reg_1417;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_504_p1 <= reg_572;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_504_p1 <= reg_614;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_504_p1 <= reg_602;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_504_p1 <= bitcast_ln271_11_fu_974_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_504_p1 <= DATA_x_r_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_504_p1 <= DATA_x_r_q1;
        else 
            grp_fu_504_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_509_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage7_00001, ap_block_pp0_stage8_00001, ap_block_pp0_stage12_00001, ap_block_pp0_stage14_00001, ap_block_pp0_stage9_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then 
            grp_fu_509_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_509_opcode <= ap_const_lv2_0;
        else 
            grp_fu_509_opcode <= "XX";
        end if; 
    end process;


    grp_fu_509_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_y_r_q1, ap_CS_fsm_pp0_stage5, reg_580, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_622, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_644, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage4, reg_697, c0_y_1_reg_1190, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_9_fu_958_p1, c0_y_5_reg_1379, c0_y_11_reg_1475, bitcast_ln271_19_fu_1076_p1, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_509_p0 <= c0_y_11_reg_1475;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_509_p0 <= bitcast_ln271_19_fu_1076_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_509_p0 <= c0_y_5_reg_1379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_509_p0 <= reg_697;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_509_p0 <= reg_622;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_509_p0 <= reg_644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_509_p0 <= reg_580;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_509_p0 <= bitcast_ln271_9_fu_958_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_509_p0 <= DATA_y_r_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_509_p0 <= c0_y_1_reg_1190;
        else 
            grp_fu_509_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_509_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_y_r_q0, DATA_y_r_q1, ap_CS_fsm_pp0_stage5, reg_580, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage6, reg_608, reg_622, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_644, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage8, reg_666, ap_CS_fsm_pp0_stage4, reg_704, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, bitcast_ln271_11_fu_974_p1, sub15_reg_1539, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage12, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_509_p1 <= sub15_reg_1539;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_509_p1 <= reg_666;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_509_p1 <= reg_644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_509_p1 <= reg_704;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_509_p1 <= reg_580;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_509_p1 <= reg_622;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_509_p1 <= reg_608;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_509_p1 <= bitcast_ln271_11_fu_974_p1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_509_p1 <= DATA_y_r_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_509_p1 <= DATA_y_r_q1;
        else 
            grp_fu_509_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_514_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_514_opcode <= ap_const_lv2_0;
        else 
            grp_fu_514_opcode <= "XX";
        end if; 
    end process;


    grp_fu_514_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, c0_x_3_reg_1174, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, c0_x_5_reg_1373, c0_x_9_reg_1395, c0_x_10_reg_1459, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_514_p0 <= c0_x_10_reg_1459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_514_p0 <= c0_x_9_reg_1395;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_514_p0 <= c0_x_5_reg_1373;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_514_p0 <= c0_x_3_reg_1174;
        else 
            grp_fu_514_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_514_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_x_r_q0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, reg_636, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, DATA_x_load_3_reg_1239, ap_CS_fsm_pp0_stage3, add13_reg_1437, sub7_reg_1447, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_514_p1 <= add13_reg_1437;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_514_p1 <= sub7_reg_1447;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_514_p1 <= reg_636;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_514_p1 <= DATA_x_load_3_reg_1239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_514_p1 <= DATA_x_r_q0;
        else 
            grp_fu_514_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_519_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage2_00001, ap_block_pp0_stage3_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage15_00001, ap_block_pp0_stage5_00001)
    begin
        if ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_519_opcode <= ap_const_lv2_1;
        elsif ((((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_519_opcode <= ap_const_lv2_0;
        else 
            grp_fu_519_opcode <= "XX";
        end if; 
    end process;


    grp_fu_519_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, c0_y_3_reg_1196, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, c0_y_5_reg_1379, c0_y_9_reg_1401, c0_y_10_reg_1464, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_519_p0 <= c0_y_10_reg_1464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_519_p0 <= c0_y_9_reg_1401;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_519_p0 <= c0_y_5_reg_1379;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_519_p0 <= c0_y_3_reg_1196;
        else 
            grp_fu_519_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_519_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, DATA_y_r_q0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, reg_644, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, DATA_y_load_3_reg_1261, ap_CS_fsm_pp0_stage3, add14_reg_1442, sub8_reg_1453, ap_block_pp0_stage15, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_519_p1 <= add14_reg_1442;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_519_p1 <= sub8_reg_1453;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_519_p1 <= reg_644;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_519_p1 <= DATA_y_load_3_reg_1261;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_519_p1 <= DATA_y_r_q0;
        else 
            grp_fu_519_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_540_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_x_q0, ap_CS_fsm_pp0_stage10, reg_588, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_652, reg_672, ap_CS_fsm_pp0_stage1, conv_i1_reg_1266, ap_CS_fsm_pp0_stage3, tmp_1_1_reg_1339, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_540_p0 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_540_p0 <= reg_588;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_540_p0 <= reg_672;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_540_p0 <= reg_652;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_540_p0 <= tmp_1_1_reg_1339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_540_p0 <= conv_i1_reg_1266;
        else 
            grp_fu_540_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_540_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, phi_x_reg_1501, ap_block_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_540_p1 <= phi_x_reg_1501;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_540_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_540_p1 <= ap_const_lv64_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_540_p1 <= ap_const_lv64_C01921FB54411744;
        else 
            grp_fu_540_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_546_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_y_q0, ap_CS_fsm_pp0_stage10, reg_595, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_659, reg_678, ap_CS_fsm_pp0_stage1, sub1_reg_1345, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_546_p0 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_546_p0 <= reg_595;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_546_p0 <= reg_678;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_546_p0 <= reg_659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_546_p0 <= sub1_reg_1345;
        else 
            grp_fu_546_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_546_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, phi_y_reg_1507, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_546_p1 <= phi_y_reg_1507;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_546_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_546_p1 <= ap_const_lv64_0;
        else 
            grp_fu_546_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_551_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_x_q0, ap_CS_fsm_pp0_stage10, reg_588, ap_CS_fsm_pp0_stage11, reg_630, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, reg_684, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_551_p0 <= data_x_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_551_p0 <= reg_684;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_551_p0 <= reg_588;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_551_p0 <= reg_630;
        else 
            grp_fu_551_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_551_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, conv2_i1_reg_1212, phi_y_reg_1507, ap_block_pp0_stage7, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_551_p1 <= phi_y_reg_1507;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_551_p1 <= conv2_i1_reg_1212;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_551_p1 <= ap_const_lv64_3FE6A09E60000000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_551_p1 <= ap_const_lv64_3F90000000000000;
        else 
            grp_fu_551_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, data_y_q0, ap_CS_fsm_pp0_stage10, reg_595, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage10, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_559_p0 <= data_y_q0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_559_p0 <= reg_595;
        else 
            grp_fu_559_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_559_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage14, phi_x_reg_1501, ap_block_pp0_stage10, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_559_p1 <= phi_x_reg_1501;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_559_p1 <= ap_const_lv64_3FE6A09E60000000;
        else 
            grp_fu_559_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_568_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, twiddles8_reversed8_q0, zext_ln115_fu_836_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_568_p0 <= twiddles8_reversed8_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_568_p0 <= zext_ln115_fu_836_p1;
            else 
                grp_fu_568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sin_or_cos_double_s_fu_474_ap_ready <= grp_sin_or_cos_double_s_fu_5138_p_ready;

    grp_sin_or_cos_double_s_fu_474_do_cos_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, icmp_ln250_reg_1101, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_block_pp0_stage16)
    begin
        if (((icmp_ln250_reg_1101 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                grp_sin_or_cos_double_s_fu_474_do_cos <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                grp_sin_or_cos_double_s_fu_474_do_cos <= ap_const_lv1_1;
            else 
                grp_sin_or_cos_double_s_fu_474_do_cos <= "X";
            end if;
        else 
            grp_sin_or_cos_double_s_fu_474_do_cos <= "X";
        end if; 
    end process;

    grp_sin_or_cos_double_s_fu_5138_p_ce <= ap_const_logic_1;
    grp_sin_or_cos_double_s_fu_5138_p_din1 <= reg_684;
    grp_sin_or_cos_double_s_fu_5138_p_din2 <= grp_sin_or_cos_double_s_fu_474_do_cos;
    grp_sin_or_cos_double_s_fu_5138_p_start <= grp_sin_or_cos_double_s_fu_474_ap_start_reg;
    hi_3_fu_826_p4 <= select_ln250_fu_782_p3(5 downto 3);
    icmp_ln250_fu_738_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten6_load = ap_const_lv9_1C0) else "0";
    icmp_ln28_1_fu_1041_p2 <= "1" when (add_ln28_fu_1036_p2 = ap_const_lv4_8) else "0";
    icmp_ln28_fu_756_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv4_8) else "0";
    or_ln115_fu_762_p2 <= (icmp_ln28_fu_756_p2 or ap_phi_mux_first_iter_1_phi_fu_466_p4);
    or_ln253_fu_802_p2 <= (shl_ln5_fu_794_p3 or ap_const_lv9_1);
    or_ln254_fu_880_p2 <= (shl_ln5_reg_1114 or ap_const_lv9_2);
    or_ln255_fu_814_p2 <= (shl_ln5_fu_794_p3 or ap_const_lv9_3);
    or_ln256_fu_907_p2 <= (shl_ln5_reg_1114 or ap_const_lv9_4);
    or_ln257_fu_858_p2 <= (shl_ln5_reg_1114 or ap_const_lv9_5);
    or_ln258_fu_891_p2 <= (shl_ln5_reg_1114 or ap_const_lv9_6);
    or_ln259_fu_869_p2 <= (shl_ln5_reg_1114 or ap_const_lv9_7);
    select_ln115_fu_768_p3 <= 
        ap_const_lv4_1 when (icmp_ln28_fu_756_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln250_fu_782_p3 <= 
        add_ln250_1_fu_776_p2 when (icmp_ln28_fu_756_p2(0) = '1') else 
        ap_sig_allocacmp_tid_load;
    shl_ln5_fu_794_p3 <= (trunc_ln252_fu_790_p1 & ap_const_lv3_0);
    trunc_ln252_fu_790_p1 <= select_ln250_fu_782_p3(6 - 1 downto 0);
    twiddles8_reversed8_address0 <= zext_ln28_fu_841_p1(3 - 1 downto 0);

    twiddles8_reversed8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            twiddles8_reversed8_ce0 <= ap_const_logic_1;
        else 
            twiddles8_reversed8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln271_1_fu_937_p2 <= (bitcast_ln271_2_fu_933_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_2_fu_983_p2 <= (bitcast_ln271_4_fu_980_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_3_fu_997_p2 <= (bitcast_ln271_6_fu_994_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_4_fu_952_p2 <= (bitcast_ln271_8_fu_948_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_5_fu_968_p2 <= (bitcast_ln271_10_fu_964_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_6_fu_1012_p2 <= (bitcast_ln271_12_fu_1008_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_7_fu_1022_p2 <= (bitcast_ln271_14_fu_1018_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_8_fu_1056_p2 <= (bitcast_ln271_16_fu_1052_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_9_fu_1066_p2 <= (bitcast_ln271_18_fu_1062_p1 xor ap_const_lv64_8000000000000000);
    xor_ln271_fu_922_p2 <= (bitcast_ln271_fu_918_p1 xor ap_const_lv64_8000000000000000);
    zext_ln115_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hi_3_fu_826_p4),32));
    zext_ln252_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln5_reg_1114),64));
    zext_ln253_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln253_fu_802_p2),64));
    zext_ln254_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln254_fu_880_p2),64));
    zext_ln255_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln255_fu_814_p2),64));
    zext_ln256_fu_912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln256_fu_907_p2),64));
    zext_ln257_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln257_fu_858_p2),64));
    zext_ln258_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln258_fu_891_p2),64));
    zext_ln259_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln259_fu_869_p2),64));
    zext_ln28_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln115_fu_768_p3),64));
end behav;
