Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 14:29:52 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 main/checked/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/curval_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 2.161ns (23.839%)  route 6.904ns (76.161%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1920, estimated)     1.633     5.141    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  main/checked/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  main/checked/i_reg[1]/Q
                         net (fo=39, estimated)       1.327     6.887    main/checked/i[1]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.299     7.186 f  main/checked/maxval[22]_i_2/O
                         net (fo=1, estimated)        1.289     8.475    main/checked/maxval[22]_i_2_n_0
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.152     8.627 f  main/checked/maxval[22]_i_1/O
                         net (fo=6, estimated)        0.841     9.468    main/checked/maxval[22]_i_1_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.348     9.816 r  main/checked/read_ptr_min[2]_i_13/O
                         net (fo=1, estimated)        0.520    10.336    main/checked/read_ptr_min[2]_i_13_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.721 r  main/checked/read_ptr_min_reg[2]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    10.721    main/checked/read_ptr_min_reg[2]_i_3_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.835 r  main/checked/read_ptr_min_reg[2]_i_2/CO[3]
                         net (fo=4, estimated)        1.280    12.115    main/checked/curval1
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.116    12.231 r  main/checked/curval[31]_i_3/O
                         net (fo=1, estimated)        0.538    12.769    main/checked/curval[31]_i_3_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    13.097 r  main/checked/curval[31]_i_2/O
                         net (fo=32, estimated)       1.109    14.206    main/checked/curval[31]_i_2_n_0
    SLICE_X0Y32          FDSE                                         r  main/checked/curval_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1920, estimated)     1.514    14.849    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X0Y32          FDSE                                         r  main/checked/curval_reg[24]/C
                         clock pessimism              0.267    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y32          FDSE (Setup_fdse_C_CE)      -0.205    14.875    main/checked/curval_reg[24]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -14.206    
  -------------------------------------------------------------------
                         slack                                  0.669    




