

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid_1'
================================================================
* Date:           Fri Dec 21 18:33:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     742|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     232|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     974|    628|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_4_fu_547_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_308_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_391_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_424_p2                   |     +    |      0|  11|   8|           1|           2|
    |n_4_fu_506_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_26_fu_777_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_29_fu_573_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_31_fu_607_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_791_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp_106_fu_278_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_108_fu_296_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_109_fu_318_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_111_fu_343_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_112_fu_367_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_113_fu_401_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_116_fu_449_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_117_fu_474_p2               |     +    |      0|  53|  21|          16|          16|
    |tmp_119_fu_490_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_120_fu_531_p2               |     +    |      0|  53|  21|          16|          16|
    |tmp_41_fu_440_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_42_fu_522_p2                |     +    |      0|  23|  11|           6|           6|
    |w_4_fu_480_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_103_fu_240_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_115_fu_412_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_712_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_627_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_706_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_685_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_673_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_5_fu_810_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_729_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_650_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_655_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_302_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_349_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_377_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_418_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_500_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_824_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_696_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_734_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_717_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_740_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_744_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_678_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_660_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_749_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_55_fu_755_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_836_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_829_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_761_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_815_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_819_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_690_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_430_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_512_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_723_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_40_fu_805_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_45_fu_621_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_47_fu_667_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_48_fu_701_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 742| 500|         272|         310|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_138         |   9|          2|    5|         10|
    |h_reg_149          |   9|          2|    5|         10|
    |m_reg_185          |   9|          2|    2|          4|
    |n_reg_208          |   9|          2|    2|          4|
    |p_Val2_28_reg_196  |   9|          2|    8|         16|
    |p_Val2_s_reg_173   |   9|          2|    8|         16|
    |w_reg_161          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         28|   36|         84|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |bias_V_addr_reg_875            |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1019  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1029         |   1|   0|    1|          0|
    |carry_reg_996                  |   1|   0|    1|          0|
    |co_4_reg_870                   |   5|   0|    5|          0|
    |co_reg_138                     |   5|   0|    5|          0|
    |conv1_output_p_V_loa_reg_957   |   8|   0|    8|          0|
    |h_reg_149                      |   5|   0|    5|          0|
    |isneg_reg_1039                 |   1|   0|    1|          0|
    |m_4_reg_919                    |   2|   0|    2|          0|
    |m_reg_185                      |   2|   0|    2|          0|
    |n_4_reg_942                    |   2|   0|    2|          0|
    |n_reg_208                      |   2|   0|    2|          0|
    |newsignbit_5_reg_1052          |   1|   0|    1|          0|
    |newsignbit_reg_990             |   1|   0|    1|          0|
    |output_V_addr_reg_893          |  13|   0|   13|          0|
    |p_38_i_i_reg_1009              |   1|   0|    1|          0|
    |p_Val2_28_reg_196              |   8|   0|    8|          0|
    |p_Val2_29_reg_972              |  16|   0|   16|          0|
    |p_Val2_31_reg_984              |   8|   0|    8|          0|
    |p_Val2_4_reg_962               |  16|   0|   16|          0|
    |p_Val2_s_reg_173               |   8|   0|    8|          0|
    |result_V_reg_1046              |   8|   0|    8|          0|
    |signbit_reg_977                |   1|   0|    1|          0|
    |tmp_106_reg_857                |   9|   0|   10|          1|
    |tmp_108_reg_862                |  10|   0|   11|          1|
    |tmp_109_cast_reg_852           |   9|   0|    9|          0|
    |tmp_111_reg_880                |  13|   0|   14|          1|
    |tmp_115_reg_911                |   9|   0|    9|          0|
    |tmp_117_reg_924                |  15|   0|   16|          1|
    |tmp_122_reg_967                |   1|   0|    1|          0|
    |tmp_46_reg_1003                |   2|   0|    2|          0|
    |tmp_48_reg_1014                |   1|   0|    1|          0|
    |tmp_reg_888                    |   5|   0|    6|          1|
    |tmp_s_reg_901                  |   5|   0|    6|          1|
    |underflow_reg_1024             |   1|   0|    1|          0|
    |w_4_reg_929                    |   5|   0|    5|          0|
    |w_reg_161                      |   5|   0|    5|          0|
    |weight_V_load_reg_952          |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 232|   0|  238|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|ap_done                    | out |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | subconv_3x3_32_strid.1 | return value |
|weight_V_address0          | out |    8|  ap_memory |        weight_V        |     array    |
|weight_V_ce0               | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0            | out |    5|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                 | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                  |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0          | out |   13|  ap_memory |        output_V        |     array    |
|output_V_ce0               | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0               | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                | out |    8|  ap_memory |        output_V        |     array    |
|conv1_output_p_V_address0  | out |   15|  ap_memory |    conv1_output_p_V    |     array    |
|conv1_output_p_V_ce0       | out |    1|  ap_memory |    conv1_output_p_V    |     array    |
|conv1_output_p_V_q0        |  in |    8|  ap_memory |    conv1_output_p_V    |     array    |
+---------------------------+-----+-----+------------+------------------------+--------------+

