[INF:CM0023] Creating log file ../../build/tests/BindStmt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<383> s<382> l<1:1>
n<> u<1> t<Module_keyword> p<33> s<2> l<1:1> el<1:7>
n<bp_lce> u<2> t<StringConst> p<33> s<15> l<1:8> el<1:14>
n<> u<3> t<Data_type_or_implicit> p<13> s<12> l<1:27> el<1:27>
n<sets_p> u<4> t<StringConst> p<11> s<10> l<1:27> el<1:33>
n<"inv"> u<5> t<StringLiteral> p<6> l<1:36> el<1:41>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:36> el<1:41>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:36> el<1:41>
n<> u<8> t<Constant_expression> p<9> c<7> l<1:36> el<1:41>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<1:36> el<1:41>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<1:36> el<1:41>
n<> u<11> t<Param_assignment> p<12> c<4> l<1:27> el<1:41>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<1:27> el<1:41>
n<> u<13> t<Parameter_declaration> p<14> c<3> l<1:17> el<1:41>
n<> u<14> t<Parameter_port_declaration> p<15> c<13> l<1:17> el<1:41>
n<> u<15> t<Parameter_port_list> p<33> c<14> s<32> l<1:15> el<1:42>
n<> u<16> t<PortDir_Inp> p<21> s<20> l<1:43> el<1:48>
n<> u<17> t<IntVec_TypeLogic> p<18> l<1:49> el<1:54>
n<> u<18> t<Data_type> p<19> c<17> l<1:49> el<1:54>
n<> u<19> t<Data_type_or_implicit> p<20> c<18> l<1:49> el<1:54>
n<> u<20> t<Net_port_type> p<21> c<19> l<1:49> el<1:54>
n<> u<21> t<Net_port_header> p<23> c<16> s<22> l<1:43> el<1:54>
n<a> u<22> t<StringConst> p<23> l<1:55> el<1:56>
n<> u<23> t<Ansi_port_declaration> p<32> c<21> s<31> l<1:43> el<1:56>
n<> u<24> t<PortDir_Out> p<29> s<28> l<1:58> el<1:64>
n<> u<25> t<IntVec_TypeLogic> p<26> l<1:65> el<1:70>
n<> u<26> t<Data_type> p<27> c<25> l<1:65> el<1:70>
n<> u<27> t<Data_type_or_implicit> p<28> c<26> l<1:65> el<1:70>
n<> u<28> t<Net_port_type> p<29> c<27> l<1:65> el<1:70>
n<> u<29> t<Net_port_header> p<31> c<24> s<30> l<1:58> el<1:70>
n<b> u<30> t<StringConst> p<31> l<1:71> el<1:72>
n<> u<31> t<Ansi_port_declaration> p<32> c<29> l<1:58> el<1:72>
n<> u<32> t<List_of_port_declarations> p<33> c<23> l<1:42> el<1:73>
n<> u<33> t<Module_ansi_header> p<49> c<1> s<48> l<1:1> el<1:74>
n<c> u<34> t<StringConst> p<35> l<2:8> el<2:9>
n<> u<35> t<Ps_or_hierarchical_identifier> p<38> c<34> s<37> l<2:8> el<2:9>
n<> u<36> t<Constant_bit_select> p<37> l<2:10> el<2:10>
n<> u<37> t<Constant_select> p<38> c<36> l<2:10> el<2:10>
n<> u<38> t<Net_lvalue> p<43> c<35> s<42> l<2:8> el<2:9>
n<d> u<39> t<StringConst> p<40> l<2:11> el<2:12>
n<> u<40> t<Primary_literal> p<41> c<39> l<2:11> el<2:12>
n<> u<41> t<Primary> p<42> c<40> l<2:11> el<2:12>
n<> u<42> t<Expression> p<43> c<41> l<2:11> el<2:12>
n<> u<43> t<Net_assignment> p<44> c<38> l<2:8> el<2:12>
n<> u<44> t<List_of_net_assignments> p<45> c<43> l<2:8> el<2:12>
n<> u<45> t<Continuous_assign> p<46> c<44> l<2:1> el<2:13>
n<> u<46> t<Module_common_item> p<47> c<45> l<2:1> el<2:13>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<2:1> el<2:13>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<2:1> el<2:13>
n<> u<49> t<Module_declaration> p<50> c<33> l<1:1> el<3:10>
n<> u<50> t<Description> p<382> c<49> s<57> l<1:1> el<3:10>
n<> u<51> t<Module_keyword> p<55> s<52> l<5:1> el<5:7>
n<sub> u<52> t<StringConst> p<55> s<54> l<5:8> el<5:11>
n<> u<53> t<Port> p<54> l<5:12> el<5:12>
n<> u<54> t<List_of_ports> p<55> c<53> l<5:11> el<5:13>
n<> u<55> t<Module_nonansi_header> p<56> c<51> l<5:1> el<5:14>
n<> u<56> t<Module_declaration> p<57> c<55> l<5:1> el<6:10>
n<> u<57> t<Description> p<382> c<56> s<116> l<5:1> el<6:10>
n<> u<58> t<Module_keyword> p<90> s<59> l<8:1> el<8:7>
n<bp_me_nonsynth_lce_tracer> u<59> t<StringConst> p<90> s<72> l<8:8> el<8:33>
n<> u<60> t<Data_type_or_implicit> p<70> s<69> l<8:46> el<8:46>
n<sets_p> u<61> t<StringConst> p<68> s<67> l<8:46> el<8:52>
n<"inv"> u<62> t<StringLiteral> p<63> l<8:55> el<8:60>
n<> u<63> t<Primary_literal> p<64> c<62> l<8:55> el<8:60>
n<> u<64> t<Constant_primary> p<65> c<63> l<8:55> el<8:60>
n<> u<65> t<Constant_expression> p<66> c<64> l<8:55> el<8:60>
n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<8:55> el<8:60>
n<> u<67> t<Constant_param_expression> p<68> c<66> l<8:55> el<8:60>
n<> u<68> t<Param_assignment> p<69> c<61> l<8:46> el<8:60>
n<> u<69> t<List_of_param_assignments> p<70> c<68> l<8:46> el<8:60>
n<> u<70> t<Parameter_declaration> p<71> c<60> l<8:36> el<8:60>
n<> u<71> t<Parameter_port_declaration> p<72> c<70> l<8:36> el<8:60>
n<> u<72> t<Parameter_port_list> p<90> c<71> s<89> l<8:34> el<8:61>
n<> u<73> t<PortDir_Inp> p<78> s<77> l<8:62> el<8:67>
n<> u<74> t<IntVec_TypeLogic> p<75> l<8:68> el<8:73>
n<> u<75> t<Data_type> p<76> c<74> l<8:68> el<8:73>
n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<8:68> el<8:73>
n<> u<77> t<Net_port_type> p<78> c<76> l<8:68> el<8:73>
n<> u<78> t<Net_port_header> p<80> c<73> s<79> l<8:62> el<8:73>
n<c> u<79> t<StringConst> p<80> l<8:74> el<8:75>
n<> u<80> t<Ansi_port_declaration> p<89> c<78> s<88> l<8:62> el<8:75>
n<> u<81> t<PortDir_Out> p<86> s<85> l<8:77> el<8:83>
n<> u<82> t<IntVec_TypeLogic> p<83> l<8:84> el<8:89>
n<> u<83> t<Data_type> p<84> c<82> l<8:84> el<8:89>
n<> u<84> t<Data_type_or_implicit> p<85> c<83> l<8:84> el<8:89>
n<> u<85> t<Net_port_type> p<86> c<84> l<8:84> el<8:89>
n<> u<86> t<Net_port_header> p<88> c<81> s<87> l<8:77> el<8:89>
n<d> u<87> t<StringConst> p<88> l<8:90> el<8:91>
n<> u<88> t<Ansi_port_declaration> p<89> c<86> l<8:77> el<8:91>
n<> u<89> t<List_of_port_declarations> p<90> c<80> l<8:61> el<8:92>
n<> u<90> t<Module_ansi_header> p<115> c<58> s<105> l<8:1> el<8:93>
n<a> u<91> t<StringConst> p<92> l<9:10> el<9:11>
n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<9:10> el<9:11>
n<> u<93> t<Constant_bit_select> p<94> l<9:12> el<9:12>
n<> u<94> t<Constant_select> p<95> c<93> l<9:12> el<9:12>
n<> u<95> t<Net_lvalue> p<100> c<92> s<99> l<9:10> el<9:11>
n<b> u<96> t<StringConst> p<97> l<9:13> el<9:14>
n<> u<97> t<Primary_literal> p<98> c<96> l<9:13> el<9:14>
n<> u<98> t<Primary> p<99> c<97> l<9:13> el<9:14>
n<> u<99> t<Expression> p<100> c<98> l<9:13> el<9:14>
n<> u<100> t<Net_assignment> p<101> c<95> l<9:10> el<9:14>
n<> u<101> t<List_of_net_assignments> p<102> c<100> l<9:10> el<9:14>
n<> u<102> t<Continuous_assign> p<103> c<101> l<9:3> el<9:15>
n<> u<103> t<Module_common_item> p<104> c<102> l<9:3> el<9:15>
n<> u<104> t<Module_or_generate_item> p<105> c<103> l<9:3> el<9:15>
n<> u<105> t<Non_port_module_item> p<115> c<104> s<114> l<9:3> el<9:15>
n<sub> u<106> t<StringConst> p<112> s<111> l<10:3> el<10:6>
n<sub1> u<107> t<StringConst> p<108> l<10:7> el<10:11>
n<> u<108> t<Name_of_instance> p<111> c<107> s<110> l<10:7> el<10:11>
n<> u<109> t<Ordered_port_connection> p<110> l<10:12> el<10:12>
n<> u<110> t<List_of_port_connections> p<111> c<109> l<10:12> el<10:12>
n<> u<111> t<Hierarchical_instance> p<112> c<108> l<10:7> el<10:13>
n<> u<112> t<Module_instantiation> p<113> c<106> l<10:3> el<10:14>
n<> u<113> t<Module_or_generate_item> p<114> c<112> l<10:3> el<10:14>
n<> u<114> t<Non_port_module_item> p<115> c<113> l<10:3> el<10:14>
n<> u<115> t<Module_declaration> p<116> c<90> l<8:1> el<11:10>
n<> u<116> t<Description> p<382> c<115> s<183> l<8:1> el<11:10>
n<> u<117> t<Module_keyword> p<157> s<118> l<13:1> el<13:7>
n<bp_me_nonsynth_lce_tracer2> u<118> t<StringConst> p<157> s<131> l<13:8> el<13:34>
n<> u<119> t<Data_type_or_implicit> p<129> s<128> l<13:47> el<13:47>
n<sets_p> u<120> t<StringConst> p<127> s<126> l<13:47> el<13:53>
n<"inv"> u<121> t<StringLiteral> p<122> l<13:56> el<13:61>
n<> u<122> t<Primary_literal> p<123> c<121> l<13:56> el<13:61>
n<> u<123> t<Constant_primary> p<124> c<122> l<13:56> el<13:61>
n<> u<124> t<Constant_expression> p<125> c<123> l<13:56> el<13:61>
n<> u<125> t<Constant_mintypmax_expression> p<126> c<124> l<13:56> el<13:61>
n<> u<126> t<Constant_param_expression> p<127> c<125> l<13:56> el<13:61>
n<> u<127> t<Param_assignment> p<128> c<120> l<13:47> el<13:61>
n<> u<128> t<List_of_param_assignments> p<129> c<127> l<13:47> el<13:61>
n<> u<129> t<Parameter_declaration> p<130> c<119> l<13:37> el<13:61>
n<> u<130> t<Parameter_port_declaration> p<131> c<129> l<13:37> el<13:61>
n<> u<131> t<Parameter_port_list> p<157> c<130> s<156> l<13:35> el<13:62>
n<> u<132> t<PortDir_Inp> p<137> s<136> l<13:63> el<13:68>
n<> u<133> t<IntVec_TypeLogic> p<134> l<13:69> el<13:74>
n<> u<134> t<Data_type> p<135> c<133> l<13:69> el<13:74>
n<> u<135> t<Data_type_or_implicit> p<136> c<134> l<13:69> el<13:74>
n<> u<136> t<Net_port_type> p<137> c<135> l<13:69> el<13:74>
n<> u<137> t<Net_port_header> p<139> c<132> s<138> l<13:63> el<13:74>
n<a> u<138> t<StringConst> p<139> l<13:75> el<13:76>
n<> u<139> t<Ansi_port_declaration> p<156> c<137> s<147> l<13:63> el<13:76>
n<> u<140> t<PortDir_Out> p<145> s<144> l<13:78> el<13:84>
n<> u<141> t<IntVec_TypeLogic> p<142> l<13:85> el<13:90>
n<> u<142> t<Data_type> p<143> c<141> l<13:85> el<13:90>
n<> u<143> t<Data_type_or_implicit> p<144> c<142> l<13:85> el<13:90>
n<> u<144> t<Net_port_type> p<145> c<143> l<13:85> el<13:90>
n<> u<145> t<Net_port_header> p<147> c<140> s<146> l<13:78> el<13:90>
n<b> u<146> t<StringConst> p<147> l<13:91> el<13:92>
n<> u<147> t<Ansi_port_declaration> p<156> c<145> s<155> l<13:78> el<13:92>
n<> u<148> t<PortDir_Inp> p<153> s<152> l<13:94> el<13:99>
n<> u<149> t<IntVec_TypeLogic> p<150> l<13:100> el<13:105>
n<> u<150> t<Data_type> p<151> c<149> l<13:100> el<13:105>
n<> u<151> t<Data_type_or_implicit> p<152> c<150> l<13:100> el<13:105>
n<> u<152> t<Net_port_type> p<153> c<151> l<13:100> el<13:105>
n<> u<153> t<Net_port_header> p<155> c<148> s<154> l<13:94> el<13:105>
n<clk> u<154> t<StringConst> p<155> l<13:106> el<13:109>
n<> u<155> t<Ansi_port_declaration> p<156> c<153> l<13:94> el<13:109>
n<> u<156> t<List_of_port_declarations> p<157> c<139> l<13:62> el<13:110>
n<> u<157> t<Module_ansi_header> p<182> c<117> s<172> l<13:1> el<13:111>
n<a> u<158> t<StringConst> p<159> l<14:10> el<14:11>
n<> u<159> t<Ps_or_hierarchical_identifier> p<162> c<158> s<161> l<14:10> el<14:11>
n<> u<160> t<Constant_bit_select> p<161> l<14:12> el<14:12>
n<> u<161> t<Constant_select> p<162> c<160> l<14:12> el<14:12>
n<> u<162> t<Net_lvalue> p<167> c<159> s<166> l<14:10> el<14:11>
n<b> u<163> t<StringConst> p<164> l<14:13> el<14:14>
n<> u<164> t<Primary_literal> p<165> c<163> l<14:13> el<14:14>
n<> u<165> t<Primary> p<166> c<164> l<14:13> el<14:14>
n<> u<166> t<Expression> p<167> c<165> l<14:13> el<14:14>
n<> u<167> t<Net_assignment> p<168> c<162> l<14:10> el<14:14>
n<> u<168> t<List_of_net_assignments> p<169> c<167> l<14:10> el<14:14>
n<> u<169> t<Continuous_assign> p<170> c<168> l<14:3> el<14:15>
n<> u<170> t<Module_common_item> p<171> c<169> l<14:3> el<14:15>
n<> u<171> t<Module_or_generate_item> p<172> c<170> l<14:3> el<14:15>
n<> u<172> t<Non_port_module_item> p<182> c<171> s<181> l<14:3> el<14:15>
n<sub> u<173> t<StringConst> p<179> s<178> l<15:3> el<15:6>
n<sub1> u<174> t<StringConst> p<175> l<15:7> el<15:11>
n<> u<175> t<Name_of_instance> p<178> c<174> s<177> l<15:7> el<15:11>
n<> u<176> t<Ordered_port_connection> p<177> l<15:12> el<15:12>
n<> u<177> t<List_of_port_connections> p<178> c<176> l<15:12> el<15:12>
n<> u<178> t<Hierarchical_instance> p<179> c<175> l<15:7> el<15:13>
n<> u<179> t<Module_instantiation> p<180> c<173> l<15:3> el<15:14>
n<> u<180> t<Module_or_generate_item> p<181> c<179> l<15:3> el<15:14>
n<> u<181> t<Non_port_module_item> p<182> c<180> l<15:3> el<15:14>
n<> u<182> t<Module_declaration> p<183> c<157> l<13:1> el<16:10>
n<> u<183> t<Description> p<382> c<182> s<210> l<13:1> el<16:10>
n<> u<184> t<Module_keyword> p<188> s<185> l<19:1> el<19:7>
n<inter> u<185> t<StringConst> p<188> s<187> l<19:8> el<19:13>
n<> u<186> t<Port> p<187> l<19:15> el<19:15>
n<> u<187> t<List_of_ports> p<188> c<186> l<19:14> el<19:16>
n<> u<188> t<Module_nonansi_header> p<209> c<184> s<208> l<19:1> el<19:17>
n<bp_lce> u<189> t<StringConst> p<205> s<199> l<21:2> el<21:8>
n<sets_p> u<190> t<StringConst> p<197> s<196> l<21:12> el<21:18>
n<1> u<191> t<IntConst> p<192> l<21:19> el<21:20>
n<> u<192> t<Primary_literal> p<193> c<191> l<21:19> el<21:20>
n<> u<193> t<Primary> p<194> c<192> l<21:19> el<21:20>
n<> u<194> t<Expression> p<195> c<193> l<21:19> el<21:20>
n<> u<195> t<Mintypmax_expression> p<196> c<194> l<21:19> el<21:20>
n<> u<196> t<Param_expression> p<197> c<195> l<21:19> el<21:20>
n<> u<197> t<Named_parameter_assignment> p<198> c<190> l<21:11> el<21:21>
n<> u<198> t<List_of_parameter_assignments> p<199> c<197> l<21:11> el<21:21>
n<> u<199> t<Parameter_value_assignment> p<205> c<198> s<204> l<21:9> el<21:22>
n<u1> u<200> t<StringConst> p<201> l<21:23> el<21:25>
n<> u<201> t<Name_of_instance> p<204> c<200> s<203> l<21:23> el<21:25>
n<> u<202> t<Ordered_port_connection> p<203> l<21:27> el<21:27>
n<> u<203> t<List_of_port_connections> p<204> c<202> l<21:27> el<21:27>
n<> u<204> t<Hierarchical_instance> p<205> c<201> l<21:23> el<21:28>
n<> u<205> t<Module_instantiation> p<206> c<189> l<21:2> el<21:29>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<21:2> el<21:29>
n<> u<207> t<Non_port_module_item> p<208> c<206> l<21:2> el<21:29>
n<> u<208> t<Module_item> p<209> c<207> l<21:2> el<21:29>
n<> u<209> t<Module_declaration> p<210> c<188> l<19:1> el<23:10>
n<> u<210> t<Description> p<382> c<209> s<381> l<19:1> el<23:10>
n<> u<211> t<Module_keyword> p<222> s<212> l<25:1> el<25:7>
n<testbench> u<212> t<StringConst> p<222> s<221> l<25:8> el<25:17>
n<> u<213> t<PortDir_Inp> p<218> s<217> l<25:19> el<25:24>
n<> u<214> t<IntVec_TypeLogic> p<215> l<25:25> el<25:30>
n<> u<215> t<Data_type> p<216> c<214> l<25:25> el<25:30>
n<> u<216> t<Data_type_or_implicit> p<217> c<215> l<25:25> el<25:30>
n<> u<217> t<Net_port_type> p<218> c<216> l<25:25> el<25:30>
n<> u<218> t<Net_port_header> p<220> c<213> s<219> l<25:19> el<25:30>
n<clk> u<219> t<StringConst> p<220> l<25:31> el<25:34>
n<> u<220> t<Ansi_port_declaration> p<221> c<218> l<25:19> el<25:34>
n<> u<221> t<List_of_port_declarations> p<222> c<220> l<25:18> el<25:35>
n<> u<222> t<Module_ansi_header> p<380> c<211> s<241> l<25:1> el<25:36>
n<bp_lce> u<223> t<StringConst> p<239> s<233> l<27:3> el<27:9>
n<sets_p> u<224> t<StringConst> p<231> s<230> l<27:13> el<27:19>
n<1> u<225> t<IntConst> p<226> l<27:20> el<27:21>
n<> u<226> t<Primary_literal> p<227> c<225> l<27:20> el<27:21>
n<> u<227> t<Primary> p<228> c<226> l<27:20> el<27:21>
n<> u<228> t<Expression> p<229> c<227> l<27:20> el<27:21>
n<> u<229> t<Mintypmax_expression> p<230> c<228> l<27:20> el<27:21>
n<> u<230> t<Param_expression> p<231> c<229> l<27:20> el<27:21>
n<> u<231> t<Named_parameter_assignment> p<232> c<224> l<27:12> el<27:22>
n<> u<232> t<List_of_parameter_assignments> p<233> c<231> l<27:12> el<27:22>
n<> u<233> t<Parameter_value_assignment> p<239> c<232> s<238> l<27:10> el<27:23>
n<u1> u<234> t<StringConst> p<235> l<27:24> el<27:26>
n<> u<235> t<Name_of_instance> p<238> c<234> s<237> l<27:24> el<27:26>
n<> u<236> t<Ordered_port_connection> p<237> l<27:28> el<27:28>
n<> u<237> t<List_of_port_connections> p<238> c<236> l<27:28> el<27:28>
n<> u<238> t<Hierarchical_instance> p<239> c<235> l<27:24> el<27:29>
n<> u<239> t<Module_instantiation> p<240> c<223> l<27:3> el<27:30>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<27:3> el<27:30>
n<> u<241> t<Non_port_module_item> p<380> c<240> s<250> l<27:3> el<27:30>
n<inter> u<242> t<StringConst> p<248> s<247> l<28:3> el<28:8>
n<tt> u<243> t<StringConst> p<244> l<28:9> el<28:11>
n<> u<244> t<Name_of_instance> p<247> c<243> s<246> l<28:9> el<28:11>
n<> u<245> t<Ordered_port_connection> p<246> l<28:13> el<28:13>
n<> u<246> t<List_of_port_connections> p<247> c<245> l<28:13> el<28:13>
n<> u<247> t<Hierarchical_instance> p<248> c<244> l<28:9> el<28:14>
n<> u<248> t<Module_instantiation> p<249> c<242> l<28:3> el<28:15>
n<> u<249> t<Module_or_generate_item> p<250> c<248> l<28:3> el<28:15>
n<> u<250> t<Non_port_module_item> p<380> c<249> s<266> l<28:3> el<28:15>
n<> u<251> t<Data_type_or_implicit> p<261> s<260> l<30:13> el<30:13>
n<p> u<252> t<StringConst> p<259> s<258> l<30:13> el<30:14>
n<0> u<253> t<IntConst> p<254> l<30:17> el<30:18>
n<> u<254> t<Primary_literal> p<255> c<253> l<30:17> el<30:18>
n<> u<255> t<Constant_primary> p<256> c<254> l<30:17> el<30:18>
n<> u<256> t<Constant_expression> p<257> c<255> l<30:17> el<30:18>
n<> u<257> t<Constant_mintypmax_expression> p<258> c<256> l<30:17> el<30:18>
n<> u<258> t<Constant_param_expression> p<259> c<257> l<30:17> el<30:18>
n<> u<259> t<Param_assignment> p<260> c<252> l<30:13> el<30:18>
n<> u<260> t<List_of_param_assignments> p<261> c<259> l<30:13> el<30:18>
n<> u<261> t<Parameter_declaration> p<262> c<251> l<30:3> el<30:18>
n<> u<262> t<Package_or_generate_item_declaration> p<263> c<261> l<30:3> el<30:19>
n<> u<263> t<Module_or_generate_item_declaration> p<264> c<262> l<30:3> el<30:19>
n<> u<264> t<Module_common_item> p<265> c<263> l<30:3> el<30:19>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<30:3> el<30:19>
n<> u<266> t<Non_port_module_item> p<380> c<265> s<379> l<30:3> el<30:19>
n<p> u<267> t<StringConst> p<268> l<31:7> el<31:8>
n<> u<268> t<Primary_literal> p<269> c<267> l<31:7> el<31:8>
n<> u<269> t<Constant_primary> p<270> c<268> l<31:7> el<31:8>
n<> u<270> t<Constant_expression> p<276> c<269> s<275> l<31:7> el<31:8>
n<0> u<271> t<IntConst> p<272> l<31:12> el<31:13>
n<> u<272> t<Primary_literal> p<273> c<271> l<31:12> el<31:13>
n<> u<273> t<Constant_primary> p<274> c<272> l<31:12> el<31:13>
n<> u<274> t<Constant_expression> p<276> c<273> l<31:12> el<31:13>
n<> u<275> t<BinOp_Equiv> p<276> s<274> l<31:9> el<31:11>
n<> u<276> t<Constant_expression> p<375> c<270> s<374> l<31:7> el<31:13>
n<do_bind> u<277> t<StringConst> p<374> s<321> l<31:23> el<31:30>
n<bp_lce> u<278> t<StringConst> p<318> s<317> l<33:8> el<33:14>
n<bp_me_nonsynth_lce_tracer> u<279> t<StringConst> p<316> s<295> l<34:13> el<34:38>
n<sets_p> u<280> t<StringConst> p<293> s<292> l<35:18> el<35:24>
n<sets_p> u<281> t<StringConst> p<282> l<35:25> el<35:31>
n<> u<282> t<Primary_literal> p<283> c<281> l<35:25> el<35:31>
n<> u<283> t<Primary> p<284> c<282> l<35:25> el<35:31>
n<> u<284> t<Expression> p<290> c<283> s<289> l<35:25> el<35:31>
n<1> u<285> t<IntConst> p<286> l<35:34> el<35:35>
n<> u<286> t<Primary_literal> p<287> c<285> l<35:34> el<35:35>
n<> u<287> t<Primary> p<288> c<286> l<35:34> el<35:35>
n<> u<288> t<Expression> p<290> c<287> l<35:34> el<35:35>
n<> u<289> t<BinOp_Plus> p<290> s<288> l<35:32> el<35:33>
n<> u<290> t<Expression> p<291> c<284> l<35:25> el<35:35>
n<> u<291> t<Mintypmax_expression> p<292> c<290> l<35:25> el<35:35>
n<> u<292> t<Param_expression> p<293> c<291> l<35:25> el<35:35>
n<> u<293> t<Named_parameter_assignment> p<294> c<280> l<35:17> el<35:36>
n<> u<294> t<List_of_parameter_assignments> p<295> c<293> l<35:17> el<35:36>
n<> u<295> t<Parameter_value_assignment> p<316> c<294> s<315> l<35:15> el<35:37>
n<lce_tracer1> u<296> t<StringConst> p<297> l<36:15> el<36:26>
n<> u<297> t<Name_of_instance> p<315> c<296> s<314> l<36:15> el<36:26>
n<c> u<298> t<StringConst> p<305> s<303> l<36:28> el<36:29>
n<a> u<299> t<StringConst> p<300> l<36:30> el<36:31>
n<> u<300> t<Primary_literal> p<301> c<299> l<36:30> el<36:31>
n<> u<301> t<Primary> p<302> c<300> l<36:30> el<36:31>
n<> u<302> t<Expression> p<305> c<301> s<304> l<36:30> el<36:31>
n<> u<303> t<OpenParens> p<305> s<302> l<36:29> el<36:30>
n<> u<304> t<CloseParens> p<305> l<36:31> el<36:32>
n<> u<305> t<Named_port_connection> p<314> c<298> s<313> l<36:27> el<36:32>
n<d> u<306> t<StringConst> p<313> s<311> l<36:35> el<36:36>
n<b> u<307> t<StringConst> p<308> l<36:37> el<36:38>
n<> u<308> t<Primary_literal> p<309> c<307> l<36:37> el<36:38>
n<> u<309> t<Primary> p<310> c<308> l<36:37> el<36:38>
n<> u<310> t<Expression> p<313> c<309> s<312> l<36:37> el<36:38>
n<> u<311> t<OpenParens> p<313> s<310> l<36:36> el<36:37>
n<> u<312> t<CloseParens> p<313> l<36:38> el<36:39>
n<> u<313> t<Named_port_connection> p<314> c<306> l<36:34> el<36:39>
n<> u<314> t<List_of_port_connections> p<315> c<305> l<36:27> el<36:39>
n<> u<315> t<Hierarchical_instance> p<316> c<297> l<36:15> el<36:40>
n<> u<316> t<Module_instantiation> p<317> c<279> l<34:13> el<36:41>
n<> u<317> t<Bind_instantiation> p<318> c<316> l<34:13> el<36:41>
n<> u<318> t<Bind_directive> p<319> c<278> l<33:3> el<36:41>
n<> u<319> t<Module_common_item> p<320> c<318> l<33:3> el<36:41>
n<> u<320> t<Module_or_generate_item> p<321> c<319> l<33:3> el<36:41>
n<> u<321> t<Generate_item> p<374> c<320> s<347> l<33:3> el<36:41>
n<bp_lce> u<322> t<StringConst> p<344> s<323> l<39:8> el<39:14>
n<u1> u<323> t<StringConst> p<344> s<324> l<39:15> el<39:17>
n<> u<324> t<Constant_bit_select> p<344> s<343> l<40:13> el<39:30>
n<bp_me_nonsynth_lce_tracer2> u<325> t<StringConst> p<342> s<335> l<40:13> el<40:39>
n<sets_p> u<326> t<StringConst> p<333> s<332> l<41:18> el<41:24>
n<sets_p> u<327> t<StringConst> p<328> l<41:25> el<41:31>
n<> u<328> t<Primary_literal> p<329> c<327> l<41:25> el<41:31>
n<> u<329> t<Primary> p<330> c<328> l<41:25> el<41:31>
n<> u<330> t<Expression> p<331> c<329> l<41:25> el<41:31>
n<> u<331> t<Mintypmax_expression> p<332> c<330> l<41:25> el<41:31>
n<> u<332> t<Param_expression> p<333> c<331> l<41:25> el<41:31>
n<> u<333> t<Named_parameter_assignment> p<334> c<326> l<41:17> el<41:32>
n<> u<334> t<List_of_parameter_assignments> p<335> c<333> l<41:17> el<41:32>
n<> u<335> t<Parameter_value_assignment> p<342> c<334> s<341> l<41:15> el<41:33>
n<lce_tracer2> u<336> t<StringConst> p<337> l<42:15> el<42:26>
n<> u<337> t<Name_of_instance> p<341> c<336> s<340> l<42:15> el<42:26>
n<> u<338> t<DotStar> p<339> l<42:27> el<42:29>
n<> u<339> t<Named_port_connection> p<340> c<338> l<42:27> el<42:29>
n<> u<340> t<List_of_port_connections> p<341> c<339> l<42:27> el<42:29>
n<> u<341> t<Hierarchical_instance> p<342> c<337> l<42:15> el<42:30>
n<> u<342> t<Module_instantiation> p<343> c<325> l<40:13> el<42:31>
n<> u<343> t<Bind_instantiation> p<344> c<342> l<40:13> el<42:31>
n<> u<344> t<Bind_directive> p<345> c<322> l<39:3> el<42:31>
n<> u<345> t<Module_common_item> p<346> c<344> l<39:3> el<42:31>
n<> u<346> t<Module_or_generate_item> p<347> c<345> l<39:3> el<42:31>
n<> u<347> t<Generate_item> p<374> c<346> s<372> l<39:3> el<42:31>
n<bp_lce> u<348> t<StringConst> p<369> s<349> l<44:8> el<44:14>
n<u1> u<349> t<StringConst> p<369> s<350> l<44:15> el<44:17>
n<> u<350> t<Constant_bit_select> p<369> s<368> l<45:13> el<44:30>
n<bp_me_nonsynth_lce_tracer_bad> u<351> t<StringConst> p<367> s<361> l<45:13> el<45:42>
n<sets_p> u<352> t<StringConst> p<359> s<358> l<46:18> el<46:24>
n<sets_p> u<353> t<StringConst> p<354> l<46:25> el<46:31>
n<> u<354> t<Primary_literal> p<355> c<353> l<46:25> el<46:31>
n<> u<355> t<Primary> p<356> c<354> l<46:25> el<46:31>
n<> u<356> t<Expression> p<357> c<355> l<46:25> el<46:31>
n<> u<357> t<Mintypmax_expression> p<358> c<356> l<46:25> el<46:31>
n<> u<358> t<Param_expression> p<359> c<357> l<46:25> el<46:31>
n<> u<359> t<Named_parameter_assignment> p<360> c<352> l<46:17> el<46:32>
n<> u<360> t<List_of_parameter_assignments> p<361> c<359> l<46:17> el<46:32>
n<> u<361> t<Parameter_value_assignment> p<367> c<360> s<366> l<46:15> el<46:33>
n<lce_tracer3> u<362> t<StringConst> p<363> l<47:15> el<47:26>
n<> u<363> t<Name_of_instance> p<366> c<362> s<365> l<47:15> el<47:26>
n<> u<364> t<Ordered_port_connection> p<365> l<47:27> el<47:27>
n<> u<365> t<List_of_port_connections> p<366> c<364> l<47:27> el<47:27>
n<> u<366> t<Hierarchical_instance> p<367> c<363> l<47:15> el<47:28>
n<> u<367> t<Module_instantiation> p<368> c<351> l<45:13> el<47:29>
n<> u<368> t<Bind_instantiation> p<369> c<367> l<45:13> el<47:29>
n<> u<369> t<Bind_directive> p<370> c<348> l<44:3> el<47:29>
n<> u<370> t<Module_common_item> p<371> c<369> l<44:3> el<47:29>
n<> u<371> t<Module_or_generate_item> p<372> c<370> l<44:3> el<47:29>
n<> u<372> t<Generate_item> p<374> c<371> s<373> l<44:3> el<47:29>
n<> u<373> t<End> p<374> l<49:3> el<49:6>
n<> u<374> t<Generate_block> p<375> c<277> l<31:15> el<49:6>
n<> u<375> t<If_generate_construct> p<376> c<276> l<31:3> el<49:6>
n<> u<376> t<Conditional_generate_construct> p<377> c<375> l<31:3> el<49:6>
n<> u<377> t<Module_common_item> p<378> c<376> l<31:3> el<49:6>
n<> u<378> t<Module_or_generate_item> p<379> c<377> l<31:3> el<49:6>
n<> u<379> t<Non_port_module_item> p<380> c<378> l<31:3> el<49:6>
n<> u<380> t<Module_declaration> p<381> c<222> l<25:1> el<52:10>
n<> u<381> t<Description> p<382> c<380> l<25:1> el<52:10>
n<> u<382> t<Source_text> p<383> c<50> l<1:1> el<52:10>
n<> u<383> t<Top_level_rule> l<1:1> el<54:1>
[WRN:PA0205] dut.sv:1: No timescale set for "bp_lce".

[WRN:PA0205] dut.sv:5: No timescale set for "sub".

[WRN:PA0205] dut.sv:8: No timescale set for "bp_me_nonsynth_lce_tracer".

[WRN:PA0205] dut.sv:13: No timescale set for "bp_me_nonsynth_lce_tracer2".

[WRN:PA0205] dut.sv:19: No timescale set for "inter".

[WRN:PA0205] dut.sv:25: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@bp_lce".

[INF:CP0303] dut.sv:8: Compile module "work@bp_me_nonsynth_lce_tracer".

[INF:CP0303] dut.sv:13: Compile module "work@bp_me_nonsynth_lce_tracer2".

[INF:CP0303] dut.sv:19: Compile module "work@inter".

[INF:CP0303] dut.sv:5: Compile module "work@sub".

[INF:CP0303] dut.sv:25: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:31: Compile generate block "work@testbench.do_bind".

[NTE:EL0503] dut.sv:25: Top level module "work@testbench".

[WRN:EL0500] dut.sv:45: Cannot find a module definition for "work@bp_me_nonsynth_lce_tracer_bad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 12.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/BindStmt/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@testbench)
|vpiName:work@testbench
|vpiElaborated:1
|uhdmallModules:
\_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiDefName:work@bp_lce
  |vpiFullName:work@bp_lce
  |vpiPort:
  \_port: (a), line:1:55, parent:work@bp_lce
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.a), line:1:55, parent:work@bp_lce
        |vpiName:a
        |vpiFullName:work@bp_lce.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:1:71, parent:work@bp_lce
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.b), line:1:71, parent:work@bp_lce
        |vpiName:b
        |vpiFullName:work@bp_lce.b
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:2:8, endln:2:12, parent:work@bp_lce
    |vpiRhs:
    \_ref_obj: (work@bp_lce.d), line:2:11, endln:2:12
      |vpiName:d
      |vpiFullName:work@bp_lce.d
    |vpiLhs:
    \_ref_obj: (work@bp_lce.c), line:2:8, endln:2:9
      |vpiName:c
      |vpiFullName:work@bp_lce.c
  |vpiNet:
  \_logic_net: (work@bp_lce.a), line:1:55, parent:work@bp_lce
  |vpiNet:
  \_logic_net: (work@bp_lce.b), line:1:71, parent:work@bp_lce
  |vpiParameter:
  \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41, parent:work@bp_lce
    |vpiName:sets_p
    |vpiFullName:work@bp_lce.sets_p
    |STRING:inv
  |vpiParamAssign:
  \_param_assign: , line:1:27, endln:1:41, parent:work@bp_lce
    |vpiRhs:
    \_constant: , line:1:36, endln:1:41
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41, parent:work@bp_lce
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiFullName:work@bp_me_nonsynth_lce_tracer
  |vpiPort:
  \_port: (c), line:8:74, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, parent:work@bp_me_nonsynth_lce_tracer
        |vpiName:c
        |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
        |vpiNetType:36
  |vpiPort:
  \_port: (d), line:8:90, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, parent:work@bp_me_nonsynth_lce_tracer
        |vpiName:d
        |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:14, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, parent:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, parent:work@bp_me_nonsynth_lce_tracer
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
    |STRING:inv
  |vpiParamAssign:
  \_param_assign: , line:8:46, endln:8:60, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_constant: , line:8:55, endln:8:60
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60, parent:work@bp_me_nonsynth_lce_tracer
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiFullName:work@bp_me_nonsynth_lce_tracer2
  |vpiPort:
  \_port: (a), line:13:75, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:a
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:13:91, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:b
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
        |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:13:106, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:clk
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:14, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.b), line:14:13, endln:14:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.a), line:14:10, endln:14:11
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
    |STRING:inv
  |vpiParamAssign:
  \_param_assign: , line:13:47, endln:13:61, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiRhs:
    \_constant: , line:13:56, endln:13:61
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@bp_me_nonsynth_lce_tracer2
|uhdmallModules:
\_module: work@inter (work@inter) dut.sv:19:1: , endln:23:10, parent:work@testbench
  |vpiDefName:work@inter
  |vpiFullName:work@inter
|uhdmallModules:
\_module: work@sub (work@sub) dut.sv:5:1: , endln:6:10, parent:work@testbench
  |vpiDefName:work@sub
  |vpiFullName:work@sub
|uhdmallModules:
\_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
  |vpiDefName:work@testbench
  |vpiFullName:work@testbench
  |vpiPort:
  \_port: (clk), line:25:31, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, parent:work@testbench
        |vpiName:clk
        |vpiFullName:work@testbench.clk
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, parent:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:18, parent:work@testbench
    |vpiName:p
    |vpiFullName:work@testbench.p
    |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18, parent:work@testbench
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:18, parent:work@testbench
|uhdmtopModules:
\_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiDefName:work@testbench
  |vpiName:work@testbench
  |vpiPort:
  \_port: (clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@testbench.clk), parent:clk
      |vpiName:clk
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
        |vpiName:clk
        |vpiFullName:work@testbench.clk
        |vpiNetType:36
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiModule:
  \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiDefName:work@bp_lce
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiName:u1
    |vpiFullName:work@testbench.u1
    |vpiPort:
    \_port: (a), line:1:55, endln:1:56, parent:work@testbench.u1
      |vpiName:a
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.a), parent:a
        |vpiName:a
        |vpiFullName:work@testbench.u1.a
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
          |vpiName:a
          |vpiFullName:work@testbench.u1.a
          |vpiNetType:36
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiPort:
    \_port: (b), line:1:71, endln:1:72, parent:work@testbench.u1
      |vpiName:b
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.b), parent:b
        |vpiName:b
        |vpiFullName:work@testbench.u1.b
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
          |vpiName:b
          |vpiFullName:work@testbench.u1.b
          |vpiNetType:36
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiContAssign:
    \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.u1
      |vpiRhs:
      \_ref_obj: (work@testbench.u1.d), line:2:11, endln:2:12
        |vpiName:d
        |vpiFullName:work@testbench.u1.d
      |vpiLhs:
      \_ref_obj: (work@testbench.u1.c), line:2:8, endln:2:9
        |vpiName:c
        |vpiFullName:work@testbench.u1.c
    |vpiModule:
    \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiDefName:work@bp_me_nonsynth_lce_tracer
      |vpiDefFile:dut.sv
      |vpiDefLineNo:8
      |vpiName:lce_tracer1
      |vpiFullName:work@testbench.lce_tracer1
      |vpiPort:
      \_port: (c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
        |vpiName:c
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:36:30, endln:36:31, parent:c
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.c), parent:c
          |vpiName:c
          |vpiFullName:work@testbench.lce_tracer1.c
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
            |vpiName:c
            |vpiFullName:work@testbench.u1.lce_tracer1.c
            |vpiNetType:36
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiPort:
      \_port: (d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
        |vpiName:d
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:36:37, endln:36:38, parent:d
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.d), parent:d
          |vpiName:d
          |vpiFullName:work@testbench.lce_tracer1.d
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
            |vpiName:d
            |vpiFullName:work@testbench.u1.lce_tracer1.d
            |vpiNetType:36
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiContAssign:
      \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.lce_tracer1
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.b), line:9:13, endln:9:14
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer1.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.a), line:9:10, endln:9:11
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer1.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
      |vpiModule:
      \_module: work@sub (work@testbench.lce_tracer1.sub1) dut.sv:10:3: , endln:10:14, parent:work@testbench.lce_tracer1
        |vpiDefName:work@sub
        |vpiDefFile:dut.sv
        |vpiDefLineNo:5
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer1.sub1
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:60, parent:work@testbench.lce_tracer1
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer1.sets_p
        |STRING:inv
      |vpiParamAssign:
      \_param_assign: , line:8:46, endln:8:60, parent:work@testbench.lce_tracer1
        |vpiRhs:
        \_constant: , line:8:55, endln:8:60
          |vpiConstType:7
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:60, parent:work@testbench.lce_tracer1
    |vpiModule:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiDefName:work@bp_me_nonsynth_lce_tracer2
      |vpiDefFile:dut.sv
      |vpiDefLineNo:13
      |vpiName:lce_tracer2
      |vpiFullName:work@testbench.lce_tracer2
      |vpiPort:
      \_port: (a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
        |vpiName:a
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:42:27, endln:42:28, parent:a
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
            |vpiName:a
            |vpiFullName:work@testbench.u1.lce_tracer2.a
            |vpiNetType:36
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.a), parent:a
          |vpiName:a
          |vpiFullName:work@testbench.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiPort:
      \_port: (b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiName:b
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:42:27, endln:42:28, parent:b
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
            |vpiName:b
            |vpiFullName:work@testbench.u1.lce_tracer2.b
            |vpiNetType:36
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.b), parent:b
          |vpiName:b
          |vpiFullName:work@testbench.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiPort:
      \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
        |vpiName:clk
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.clk), line:42:27, endln:42:28, parent:clk
          |vpiName:clk
          |vpiFullName:work@testbench.clk
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
            |vpiName:clk
            |vpiFullName:work@testbench.u1.lce_tracer2.clk
            |vpiNetType:36
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.clk), parent:clk
          |vpiName:clk
          |vpiFullName:work@testbench.lce_tracer2.clk
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiContAssign:
      \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.lce_tracer2
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.b), line:14:13, endln:14:14
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.a), line:14:10, endln:14:11
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
      |vpiModule:
      \_module: work@sub (work@testbench.lce_tracer2.sub1) dut.sv:15:3: , endln:15:14, parent:work@testbench.lce_tracer2
        |vpiDefName:work@sub
        |vpiDefFile:dut.sv
        |vpiDefLineNo:5
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer2.sub1
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@testbench.lce_tracer2
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer2.sets_p
        |STRING:inv
      |vpiParamAssign:
      \_param_assign: , line:13:47, endln:13:61, parent:work@testbench.lce_tracer2
        |vpiRhs:
        \_constant: , line:13:56, endln:13:61
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@testbench.lce_tracer2
    |vpiNet:
    \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
    |vpiNet:
    \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiParameter:
    \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:41, parent:work@testbench.u1
      |vpiName:sets_p
      |vpiFullName:work@testbench.u1.sets_p
      |STRING:inv
    |vpiParamAssign:
    \_param_assign: , line:1:27, endln:1:41, parent:work@testbench.u1
      |vpiRhs:
      \_constant: , line:1:36, endln:1:41
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiLhs:
      \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:41, parent:work@testbench.u1
  |vpiModule:
  \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
    |vpiDefName:work@inter
    |vpiDefFile:dut.sv
    |vpiDefLineNo:19
    |vpiName:tt
    |vpiFullName:work@testbench.tt
    |vpiModule:
    \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiDefName:work@bp_lce
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiName:u1
      |vpiFullName:work@testbench.tt.u1
      |vpiPort:
      \_port: (a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiName:a
        |vpiDirection:1
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.a), parent:a
          |vpiName:a
          |vpiFullName:work@testbench.tt.u1.a
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.a
            |vpiNetType:36
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiPort:
      \_port: (b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
        |vpiName:b
        |vpiDirection:2
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.b), parent:b
          |vpiName:b
          |vpiFullName:work@testbench.tt.u1.b
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.b
            |vpiNetType:36
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiContAssign:
      \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.tt.u1
        |vpiRhs:
        \_ref_obj: (work@testbench.tt.u1.d), line:2:11, endln:2:12
          |vpiName:d
          |vpiFullName:work@testbench.tt.u1.d
        |vpiLhs:
        \_ref_obj: (work@testbench.tt.u1.c), line:2:8, endln:2:9
          |vpiName:c
          |vpiFullName:work@testbench.tt.u1.c
      |vpiModule:
      \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiDefName:work@bp_me_nonsynth_lce_tracer
        |vpiDefFile:dut.sv
        |vpiDefLineNo:8
        |vpiName:lce_tracer1
        |vpiFullName:work@testbench.tt.lce_tracer1
        |vpiPort:
        \_port: (c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
          |vpiName:c
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:36:30, endln:36:31, parent:c
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.c), parent:c
            |vpiName:c
            |vpiFullName:work@testbench.tt.lce_tracer1.c
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
              |vpiName:c
              |vpiFullName:work@testbench.tt.u1.lce_tracer1.c
              |vpiNetType:36
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
          |vpiName:d
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:36:37, endln:36:38, parent:d
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.d), parent:d
            |vpiName:d
            |vpiFullName:work@testbench.tt.lce_tracer1.d
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
              |vpiName:d
              |vpiFullName:work@testbench.tt.u1.lce_tracer1.d
              |vpiNetType:36
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiContAssign:
        \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.tt.lce_tracer1
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.b), line:9:13, endln:9:14
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.a), line:9:10, endln:9:11
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiModule:
        \_module: work@sub (work@testbench.tt.lce_tracer1.sub1) dut.sv:10:3: , endln:10:14, parent:work@testbench.tt.lce_tracer1
          |vpiDefName:work@sub
          |vpiDefFile:dut.sv
          |vpiDefLineNo:5
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer1.sub1
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:60, parent:work@testbench.tt.lce_tracer1
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.sets_p
          |STRING:inv
        |vpiParamAssign:
        \_param_assign: , line:8:46, endln:8:60, parent:work@testbench.tt.lce_tracer1
          |vpiRhs:
          \_constant: , line:8:55, endln:8:60
            |vpiConstType:7
            |vpiDecompile:2
            |vpiSize:64
            |INT:2
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:60, parent:work@testbench.tt.lce_tracer1
      |vpiModule:
      \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiDefName:work@bp_me_nonsynth_lce_tracer2
        |vpiDefFile:dut.sv
        |vpiDefLineNo:13
        |vpiName:lce_tracer2
        |vpiFullName:work@testbench.tt.lce_tracer2
        |vpiPort:
        \_port: (a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
          |vpiName:a
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:42:27, endln:42:28, parent:a
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
              |vpiName:a
              |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
              |vpiNetType:36
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.a), parent:a
            |vpiName:a
            |vpiFullName:work@testbench.tt.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiName:b
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:42:27, endln:42:28, parent:b
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
              |vpiName:b
              |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
              |vpiNetType:36
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.b), parent:b
            |vpiName:b
            |vpiFullName:work@testbench.tt.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
          |vpiName:clk
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.clk), line:42:27, endln:42:28, parent:clk
            |vpiName:clk
            |vpiFullName:work@testbench.tt.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
              |vpiName:clk
              |vpiFullName:work@testbench.tt.u1.lce_tracer2.clk
              |vpiNetType:36
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.clk), parent:clk
            |vpiName:clk
            |vpiFullName:work@testbench.tt.lce_tracer2.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiContAssign:
        \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.tt.lce_tracer2
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.b), line:14:13, endln:14:14
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.a), line:14:10, endln:14:11
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
        |vpiModule:
        \_module: work@sub (work@testbench.tt.lce_tracer2.sub1) dut.sv:15:3: , endln:15:14, parent:work@testbench.tt.lce_tracer2
          |vpiDefName:work@sub
          |vpiDefFile:dut.sv
          |vpiDefLineNo:5
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer2.sub1
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@testbench.tt.lce_tracer2
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.sets_p
          |STRING:inv
        |vpiParamAssign:
        \_param_assign: , line:13:47, endln:13:61, parent:work@testbench.tt.lce_tracer2
          |vpiRhs:
          \_constant: , line:13:56, endln:13:61
            |vpiConstType:9
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:61, parent:work@testbench.tt.lce_tracer2
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
      |vpiInstance:
      \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
      |vpiParameter:
      \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:41, parent:work@testbench.tt.u1
        |vpiName:sets_p
        |vpiFullName:work@testbench.tt.u1.sets_p
        |STRING:inv
      |vpiParamAssign:
      \_param_assign: , line:1:27, endln:1:41, parent:work@testbench.tt.u1
        |vpiRhs:
        \_constant: , line:1:36, endln:1:41
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiLhs:
        \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:41, parent:work@testbench.tt.u1
    |vpiNet:
    \_logic_net: (work@testbench.tt.clk), parent:work@testbench.tt
      |vpiName:clk
      |vpiFullName:work@testbench.tt.clk
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@testbench.do_bind), line:31:3, endln:49:6, parent:work@testbench
    |vpiName:do_bind
    |vpiFullName:work@testbench.do_bind
    |vpiGenScope:
    \_gen_scope: (work@testbench.do_bind), parent:work@testbench.do_bind
      |vpiFullName:work@testbench.do_bind
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:18, parent:work@testbench
    |vpiName:p
    |vpiFullName:work@testbench.p
    |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18, parent:work@testbench
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiConstType:9
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:18, parent:work@testbench
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5

