<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!--<!DOCTYPE board SYSTEM "$XILINX_VIVADO/data/boards/board_schemas/current/board.dtd">-->
<!--<!DOCTYPE board SYSTEM "%XILINX_VIVADO%/data/boards/board_schemas/current/board.dtd">-->

<!-- -->
<!--   ** **        **          **  ****      **  **********  ********** ®   
      **   **        **        **   ** **     **  **              **
     **     **        **      **    **  **    **  **              **
    **       **        **    **     **   **   **  *********       **
   **         **        **  **      **    **  **  **              **
  **           **        ****       **     ** **  **              **
 **  .........  **        **        **      ****  **********      **
    ...........
                                    Reach Further™
 Copyright (C) 2022, Avnet Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<part_info part_name="xcau15p-ffvb676-2-e">
  <pins>
    <!-- DDR4 -->
    <pin index="0"    name ="c0_ddr4_act_n"       iostandard="SSTL12_DCI"       loc="Y21"/>
                                                                                
    <pin index="1"    name ="c0_ddr4_adr[0]"      iostandard="SSTL12_DCI"       loc="AE22"/>
    <pin index="2"    name ="c0_ddr4_adr[1]"      iostandard="SSTL12_DCI"       loc="AF22"/>
    <pin index="3"    name ="c0_ddr4_adr[2]"      iostandard="SSTL12_DCI"       loc="AD23"/>
    <pin index="4"    name ="c0_ddr4_adr[3]"      iostandard="SSTL12_DCI"       loc="AE23"/>
    <pin index="5"    name ="c0_ddr4_adr[4]"      iostandard="SSTL12_DCI"       loc="AC22"/>
    <pin index="6"    name ="c0_ddr4_adr[5]"      iostandard="SSTL12_DCI"       loc="AC23"/>
    <pin index="7"    name ="c0_ddr4_adr[6]"      iostandard="SSTL12_DCI"       loc="AB21"/>
    <pin index="8"    name ="c0_ddr4_adr[7]"      iostandard="SSTL12_DCI"       loc="AC21"/>
    <pin index="9"    name ="c0_ddr4_adr[8]"      iostandard="SSTL12_DCI"       loc="AF20"/>
    <pin index="10"   name ="c0_ddr4_adr[9]"      iostandard="SSTL12_DCI"       loc="AD20"/>
    <pin index="11"   name ="c0_ddr4_adr[10]"     iostandard="SSTL12_DCI"       loc="AE20"/>
    <pin index="12"   name ="c0_ddr4_adr[11]"     iostandard="SSTL12_DCI"       loc="AC19"/>
    <pin index="13"   name ="c0_ddr4_adr[12]"     iostandard="SSTL12_DCI"       loc="AD19"/>
    <pin index="14"   name ="c0_ddr4_adr[13]"     iostandard="SSTL12_DCI"       loc="AF18"/>
    <pin index="15"   name ="c0_ddr4_adr[14]"     iostandard="SSTL12_DCI"       loc="AF19"/>
    <pin index="16"   name ="c0_ddr4_adr[15]"     iostandard="SSTL12_DCI"       loc="AC18"/>
    <pin index="17"   name ="c0_ddr4_adr[16]"     iostandard="SSTL12_DCI"       loc="AD18"/>
                                                                                
    <pin index="18"   name ="c0_ddr4_ba[0]"       iostandard="SSTL12_DCI"       loc="AE17"/>
    <pin index="19"   name ="c0_ddr4_ba[1]"       iostandard="SSTL12_DCI"       loc="AF17"/>
                                                                                
    <pin index="20"   name ="c0_ddr4_bg[0]"       iostandard="SSTL12_DCI"       loc="AD16"/>
                                                                                
    <pin index="21"   name ="c0_ddr4_ck_c[0]"     iostandard="DIFF_SSTL12_DCI"  loc="AB22"/>
    <pin index="22"   name ="c0_ddr4_ck_t[0]"     iostandard="DIFF_SSTL12_DCI"  loc="AA22"/>
                                                                                
    <pin index="23"   name ="c0_ddr4_cke[0]"      iostandard="SSTL12_DCI"       loc="AE18"/>
                                                                                
    <pin index="24"   name ="c0_ddr4_cs_n[0]"     iostandard="SSTL12_DCI"       loc="AE16"/>
                                                                                
    <pin index="25"   name ="c0_ddr4_dm_dbi_n[0]" iostandard="POD12_DCI"        loc="AE25"/>
    <pin index="26"   name ="c0_ddr4_dm_dbi_n[1]" iostandard="POD12_DCI"        loc="Y20"/>
    <pin index="27"   name ="c0_ddr4_dm_dbi_n[2]" iostandard="POD12_DCI"        loc="Y22"/>
    <pin index="28"   name ="c0_ddr4_dm_dbi_n[3]" iostandard="POD12_DCI"        loc="U19"/>
                                                                                
    <pin index="29"   name ="c0_ddr4_dq[0]"       iostandard="POD12_DCI"        loc="AB25"/>
    <pin index="30"   name ="c0_ddr4_dq[1]"       iostandard="POD12_DCI"        loc="AB26"/>
    <pin index="31"   name ="c0_ddr4_dq[2]"       iostandard="POD12_DCI"        loc="AF24"/>
    <pin index="32"   name ="c0_ddr4_dq[3]"       iostandard="POD12_DCI"        loc="AF25"/>
    <pin index="33"   name ="c0_ddr4_dq[4]"       iostandard="POD12_DCI"        loc="AD24"/>
    <pin index="34"   name ="c0_ddr4_dq[5]"       iostandard="POD12_DCI"        loc="AD25"/>
    <pin index="35"   name ="c0_ddr4_dq[6]"       iostandard="POD12_DCI"        loc="AB24"/>
    <pin index="36"   name ="c0_ddr4_dq[7]"       iostandard="POD12_DCI"        loc="AC24"/>
    <pin index="37"   name ="c0_ddr4_dq[8]"       iostandard="POD12_DCI"        loc="AA19"/>
    <pin index="38"   name ="c0_ddr4_dq[9]"       iostandard="POD12_DCI"        loc="AB19"/>
    <pin index="39"   name ="c0_ddr4_dq[10]"      iostandard="POD12_DCI"        loc="AA20"/>
    <pin index="40"   name ="c0_ddr4_dq[11]"      iostandard="POD12_DCI"        loc="AB20"/>
    <pin index="41"   name ="c0_ddr4_dq[12]"      iostandard="POD12_DCI"        loc="Y17"/>
    <pin index="42"   name ="c0_ddr4_dq[13]"      iostandard="POD12_DCI"        loc="AA17"/>
    <pin index="43"   name ="c0_ddr4_dq[14]"      iostandard="POD12_DCI"        loc="Y18"/>
    <pin index="44"   name ="c0_ddr4_dq[15]"      iostandard="POD12_DCI"        loc="AA18"/>
                                                                                
    <pin index="45"   name ="c0_ddr4_dq[16]"      iostandard="POD12_DCI"        loc="U21"/>
    <pin index="46"   name ="c0_ddr4_dq[17]"      iostandard="POD12_DCI"        loc="U22"/>
    <pin index="47"   name ="c0_ddr4_dq[18]"      iostandard="POD12_DCI"        loc="T20"/>
    <pin index="48"   name ="c0_ddr4_dq[19]"      iostandard="POD12_DCI"        loc="U20"/>
    <pin index="49"   name ="c0_ddr4_dq[20]"      iostandard="POD12_DCI"        loc="T22"/>
    <pin index="50"   name ="c0_ddr4_dq[21]"      iostandard="POD12_DCI"        loc="T23"/>
    <pin index="51"   name ="c0_ddr4_dq[22]"      iostandard="POD12_DCI"        loc="W19"/>
    <pin index="52"   name ="c0_ddr4_dq[23]"      iostandard="POD12_DCI"        loc="W20"/>
    <pin index="53"   name ="c0_ddr4_dq[24]"      iostandard="POD12_DCI"        loc="Y25"/>
    <pin index="54"   name ="c0_ddr4_dq[25]"      iostandard="POD12_DCI"        loc="Y26"/>
    <pin index="55"   name ="c0_ddr4_dq[26]"      iostandard="POD12_DCI"        loc="AA24"/>
    <pin index="56"   name ="c0_ddr4_dq[27]"      iostandard="POD12_DCI"        loc="AA25"/>
    <pin index="57"   name ="c0_ddr4_dq[28]"      iostandard="POD12_DCI"        loc="V23"/>
    <pin index="58"   name ="c0_ddr4_dq[29]"      iostandard="POD12_DCI"        loc="W23"/>
    <pin index="59"   name ="c0_ddr4_dq[30]"      iostandard="POD12_DCI"        loc="V24"/>
    <pin index="60"   name ="c0_ddr4_dq[31]"      iostandard="POD12_DCI"        loc="W24"/>
                                                                                
    <pin index="61"   name ="c0_ddr4_dqs_c[0]"    iostandard="DIFF_POD12_DCI"   loc="AD26"/>
    <pin index="62"   name ="c0_ddr4_dqs_t[0]"    iostandard="DIFF_POD12_DCI"   loc="AC26"/>
    <pin index="63"   name ="c0_ddr4_dqs_c[1]"    iostandard="DIFF_POD12_DCI"   loc="AC17"/>
    <pin index="64"   name ="c0_ddr4_dqs_t[1]"    iostandard="DIFF_POD12_DCI"   loc="AB17"/>
    <pin index="65"   name ="c0_ddr4_dqs_c[2]"    iostandard="DIFF_POD12_DCI"   loc="V22"/>
    <pin index="66"   name ="c0_ddr4_dqs_t[2]"    iostandard="DIFF_POD12_DCI"   loc="V21"/>
    <pin index="67"   name ="c0_ddr4_dqs_c[3]"    iostandard="DIFF_POD12_DCI"   loc="W26"/>
    <pin index="68"   name ="c0_ddr4_dqs_t[3]"    iostandard="DIFF_POD12_DCI"   loc="W25"/>
                                                                                
    <pin index="69"   name ="c0_ddr4_odt[0]"      iostandard="SSTL12_DCI"       loc="AE26"/>
                                                                                
    <pin index="70"   name ="c0_ddr4_reset_n[0]"  iostandard="LVCMOS12"         loc="AC16" drive=8/>

    <!-- Main I2C (connects via mux to SFP, Click, FMC, and temperature sensor)-->
    <pin index="69"   name ="MAIN_I2C_SCL"        iostandard="LVCMOS33"         loc="D9"/>
    <pin index="69"   name ="MAIN_I2C_SDA"        iostandard="LVCMOS33"         loc="C9"/>
    
    
    <!-- MikroE Click SPI -->   
    <pin index="69"   name ="CLICK_SPI_MOSI"      iostandard="LVCMOS33"         loc="G9"/>
    <pin index="69"   name ="CLICK_SPI_MISO"      iostandard="LVCMOS33"         loc="G10"/>
    <pin index="69"   name ="CLICK_SPI_SCK"       iostandard="LVCMOS33"         loc="G11"/>
    <pin index="69"   name ="CLICK_SPI_CS0"       iostandard="LVCMOS33"         loc="H11"/>
    <pin index="69"   name ="CLICK_SPI_CS1_AN"    iostandard="LVCMOS33"         loc="H9"/>
    
    <!-- MikroE Click UART -->    
    <pin index="69"   name ="CLICK_UART_TX"       iostandard="LVCMOS33"         loc="J11"/>
    <pin index="69"   name ="CLICK_UART_RX"       iostandard="LVCMOS33"         loc="J10"/>
    
    <!-- MikroE Click Reset Output from AUBoard and Input to Click-->   
    <pin index="69"   name ="CLICK_RST"           iostandard="LVCMOS33"         loc="K10"/>
    
    <!-- MikroE Click Interrupt -->   
    <pin index="69"   name ="CLICK_INT"           iostandard="LVCMOS33"         loc="K9"/>

    <!-- MikroE Click PWM -->
    <pin index="69"   name ="CLICK_PWM"           iostandard="LVCMOS33"         loc="J9"/>
    
    <!-- Push Buttons -->   
    <pin index="69"   name ="PB_SW1"              iostandard="LVCMOS12"         loc="R21"/>
    <pin index="69"   name ="PB_SW2"              iostandard="LVCMOS12"         loc="R20"/>
    <pin index="69"   name ="PB_SW3"              iostandard="LVCMOS12"         loc="P21"/>
    <pin index="69"   name ="PB_SW4"              iostandard="LVCMOS12"         loc="P20"/>
    
    <!-- Slide Switches -->   
    <pin index="69"   name ="SLIDE_SW1"           iostandard="LVCMOS12"         loc="P19"/>
    <pin index="69"   name ="SLIDE_SW2"           iostandard="LVCMOS12"         loc="N19"/>
    <pin index="69"   name ="SLIDE_SW3"           iostandard="LVCMOS12"         loc="P23"/>
    <pin index="69"   name ="SLIDE_SW4"           iostandard="LVCMOS12"         loc="N23"/>
    
    <!-- Red LEDs -->   
    <pin index="69"   name ="RED_LED1"            iostandard="LVCMOS33"         loc="A10"/>
    <pin index="69"   name ="RED_LED2"            iostandard="LVCMOS33"         loc="B10"/>
    <pin index="69"   name ="RED_LED3"            iostandard="LVCMOS33"         loc="B11"/>
    <pin index="69"   name ="RED_LED4"            iostandard="LVCMOS33"         loc="C11"/>
    
    <!-- RGB LEDs -->   
    <pin index="69"   name ="RGB_LED1_R"          iostandard="LVCMOS18"         loc="AE15"/>
    <pin index="69"   name ="RGB_LED1_G"          iostandard="LVCMOS18"         loc="AD15"/>
    <pin index="69"   name ="RGB_LED1_B"          iostandard="LVCMOS18"         loc="AF13"/>
        
    <pin index="69"   name ="RGB_LED2_R"          iostandard="LVCMOS12"         loc="U26"/>
    <pin index="69"   name ="RGB_LED2_G"          iostandard="LVCMOS12"         loc="P24"/>
    <pin index="69"   name ="RGB_LED2_B"          iostandard="LVCMOS12"         loc="N24"/>
    
    <!-- RGMII Ethernet -->   
    <pin index="69"   name ="ENET_TXD0"           iostandard="LVCMOS18"         loc="AA13"/>
    <pin index="69"   name ="ENET_TXD1"           iostandard="LVCMOS18"         loc="Y13"/>
    <pin index="69"   name ="ENET_TXD2"           iostandard="LVCMOS18"         loc="W15"/>
    <pin index="69"   name ="ENET_TXD3"           iostandard="LVCMOS18"         loc="W14"/>
    <pin index="69"   name ="ENET_TX_CTL"         iostandard="LVCMOS18"         loc="W12"/>
    <pin index="69"   name ="ENET_TXC"            iostandard="LVCMOS18"         loc="W13"/>
    <pin index="69"   name ="ENET_RXD0"           iostandard="LVCMOS18"         loc="Y16"/>
    <pin index="69"   name ="ENET_RXD1"           iostandard="LVCMOS18"         loc="W16"/>
    <pin index="69"   name ="ENET_RXD2"           iostandard="LVCMOS18"         loc="AB14"/>
    <pin index="69"   name ="ENET_RXD3"           iostandard="LVCMOS18"         loc="AA14"/>
    <pin index="69"   name ="ENET_RX_CTL"         iostandard="LVCMOS18"         loc="AB16"/>
    <pin index="69"   name ="ENET_RXC"            iostandard="LVCMOS18"         loc="Y15"/>
    <pin index="69"   name ="ENET_MDIO"           iostandard="LVCMOS18"         loc="AC13"/>
    <pin index="69"   name ="ENET_MDC"            iostandard="LVCMOS18"         loc="AB15"/>
    <pin index="69"   name ="ENET_RST"            iostandard="LVCMOS18"         loc="AC14"/>

    <!-- PCIe  -->
    <pin index="69"   name ="PCIE_TX0_N"                                        loc="AF6"/>
    <pin index="69"   name ="PCIE_TX1_N"                                        loc="AE8"/>
    <pin index="69"   name ="PCIE_TX2_N"                                        loc="AD6"/>
    <pin index="69"   name ="PCIE_TX3_N"                                        loc="AC5"/>
                            
    <pin index="69"   name ="PCIE_TX0_P"                                        loc="AF7"/>
    <pin index="69"   name ="PCIE_TX1_P"                                        loc="AE9"/>
    <pin index="69"   name ="PCIE_TX2_P"                                        loc="AD7"/>
    <pin index="69"   name ="PCIE_TX3_P"                                        loc="AC5"/>
                            
    <pin index="69"   name ="PCIE_RX0_N"                                        loc="AF1"/>
    <pin index="69"   name ="PCIE_RX1_N"                                        loc="AE3"/>
    <pin index="69"   name ="PCIE_RX2_N"                                        loc="AD1"/>
    <pin index="69"   name ="PCIE_RX3_N"                                        loc="AB1"/>
                            
    <pin index="69"   name ="PCIE_RX0_P"                                        loc="AF2"/>
    <pin index="69"   name ="PCIE_RX1_P"                                        loc="AE4"/>
    <pin index="69"   name ="PCIE_RX2_P"                                        loc="AD2"/>
    <pin index="69"   name ="PCIE_RX3_P"                                        loc="AB2"/>
                            
    <!-- SFP+ 10Gb Ethernet-->                            
    <pin index="69"   name ="SFP_TXN"                                           loc="G4"/>
    <pin index="69"   name ="SFP_TXP"                                           loc="G5"/>
    <pin index="69"   name ="SFP_RXN"                                           loc="F1"/>
    <pin index="69"   name ="SFP_RXP"                                           loc="F2"/>

    <!-- System UART -->
    <pin index="69"   name ="UART_TX"             iostandard="LVCMOS18"         loc="AF15"/>
    <pin index="69"   name ="UART_RX"             iostandard="LVCMOS18"         loc="AF14"/>
            
    <!-- System Clock -->           
    <pin index="21"   name ="SYS_CLK_N"           iostandard="DIFF_SSTL12"      loc="AE21"/>
    <pin index="22"   name ="SYS_CLK_P"           iostandard="DIFF_SSTL12"      loc="AD21"/>
            
            
    <!-- HDMI Ref Clock -->           
    <pin index="21"   name ="HDMI_CLK_N"                                        loc="P6"/>
    <pin index="22"   name ="HDMI_CLK_P"                                        loc="P7"/>
                                    
    <!-- PCIe Ref Clock -->                                   
    <pin index="21"   name ="PCIE_CLK_N"                                        loc="AB6"/>
    <pin index="22"   name ="PCIE_CLK_P"                                        loc="AB7"/>
                                    
    <!-- SFP+ Ref Clock -->                                   
    <pin index="21"   name ="SFP_CLK_N"                                         loc="Y6"/>
    <pin index="22"   name ="SFP_CLK_P"                                         loc="Y7"/>

    <!-- PCIe PERSTN -->
    <pin index="69"   name ="PCIE_PERSTN_RST"     iostandard="LVCMOS33"         loc="E11"/>

    <!-- System Reset -->
    <pin index="69"   name ="SYS_RST_N"           iostandard="LVCMOS12"         loc="V19"/>

    <!-- FMC -->
    <pin index="2" name="fmc_hpc_dp1_m2c_p"                                     loc="V2"/> <!-- A2 GTH_225_RX1_P -->
    <pin index="3" name="fmc_hpc_dp1_m2c_n"                                     loc="V1"/> <!-- A3 GTH_225_RX1_N -->
    <pin index="6" name="fmc_hpc_dp2_m2c_p"                                     loc="T2"/> <!-- A6 GTH_225_RX2_P -->
    <pin index="7" name="fmc_hpc_dp2_m2c_n"                                     loc="T1"/> <!-- A7 GTH_225_RX2_N -->
    <pin index="10" name="fmc_hpc_dp3_m2c_p"                                    loc="P2"/> <!-- A10 GTH_225_RX3_P -->
    <pin index="11" name="fmc_hpc_dp3_m2c_n"                                    loc="P1"/> <!-- A11 GTH_225_RX3_N -->
    <pin index="22" name="fmc_hpc_dp1_c2m_p"                                    loc="W5"/> <!-- A22 GTH_225_TX1_P -->
    <pin index="23" name="fmc_hpc_dp1_c2m_n"                                    loc="W4"/> <!-- A23 GTH_225_TX1_N -->
    <pin index="26" name="fmc_hpc_dp2_c2m_p"                                    loc="U5"/> <!-- A26 GTH_225_TX2_P -->
    <pin index="27" name="fmc_hpc_dp2_c2m_n"                                    loc="U4"/> <!-- A27 GTH_225_TX2_N -->
    <pin index="30" name="fmc_hpc_dp3_c2m_p"                                    loc="R5"/> <!-- A30 GTH_225_TX3_P -->
    <pin index="31" name="fmc_hpc_dp3_c2m_n"                                    loc="R4"/> <!-- A31 GTH_225_TX3_N -->
    
    <pin index="60" name="fmc_hpc_gbtclk1_m2c_p"                                loc="T7"/> <!-- B20 MGTREFCLK1P -->
    <pin index="61" name="fmc_hpc_gbtclk1_m2c_n"                                loc="T6"/> <!-- B21 MGTREFCLK1P -->
    
    <pin index="82" name="fmc_hpc_dp0_c2m_p"                                    loc="AA5"/> <!-- C2 GTH_225_TX0_P -->
    <pin index="83" name="fmc_hpc_dp0_c2m_n"                                    loc="AA4"/> <!-- C3 GTH_225_TX0_N -->
    <pin index="86" name="fmc_hpc_dp0_m2c_p"                                    loc="Y2"/> <!-- C6 GTH_225_RX0_P -->
    <pin index="87" name="fmc_hpc_dp0_m2c_n"                                    loc="Y2"/> <!-- C7 GTH_225_RX0_N -->
    <pin index="90" name="fmc_hpc_la06_p"                                       loc="D26"/> <!-- C10 HP_DP_23_P -->
    <pin index="91" name="fmc_hpc_la06_n"                                       loc="C26"/> <!-- C11 HP_DP_23_N -->
    <pin index="94" name="fmc_hpc_la10_p"                                       loc="E25"/> <!-- C14 HP_DP_19_P *-->
    <pin index="95" name="fmc_hpc_la10_n"                                       loc="E26"/> <!-- C15 HP_DP_19_N *-->
    <pin index="98" name="fmc_hpc_la14_p"                                       loc="L20"/> <!-- C18 HP_DP_06_P -->
    <pin index="99" name="fmc_hpc_la14_n"                                       loc="K20"/> <!-- C19 HP_DP_06_N -->
    <pin index="102" name="fmc_hpc_la18_p"                                      loc="G24"/> <!-- C22 HP_DP_13_GC_P -->
    <pin index="103" name="fmc_hpc_la18_n"                                      loc="G25"/> <!-- C23 HP_DP_13_GC_N -->
    <pin index="106" name="fmc_hpc_la27_p"                                      loc="J15"/> <!-- C26 HD_DP_04_P -->
    <pin index="107" name="fmc_hpc_la27_n"                                      loc="J14"/> <!-- C27 HD_DP_04_N -->
                                
    <pin index="124" name="fmc_hpc_gbtclk0_m2c_p"                               loc="V7"/> <!-- D4 MGTREFCLK0P -->
    <pin index="125" name="fmc_hpc_gbtclk0_m2c_n"                               loc="V6"/> <!-- D5 MGTREFCLK0N -->
    <pin index="128" name="fmc_hpc_la01_p"                                      loc="J23"/> <!-- D8 HP_DP_12_GC_P -->
    <pin index="129" name="fmc_hpc_la01_n"                                      loc="J24"/> <!-- D9 HP_DP_12_GC_N -->
    <pin index="131" name="fmc_hpc_la05_p"                                      loc="M19"/> <!-- D11 HP_DP_04_P -->
    <pin index="132" name="fmc_hpc_la05_n"                                      loc="L19"/> <!-- D12 HP_DP_04_N -->
    <pin index="134" name="fmc_hpc_la09_p"                                      loc="H21"/> <!-- D14 HP_DP_18_P *-->
    <pin index="135" name="fmc_hpc_la09_n"                                      loc="H22"/> <!-- D15 HP_DP_18_N *-->
    <pin index="137" name="fmc_hpc_la13_p"                                      loc="K22"/> <!-- D17 HP_DP_11_GC_P *-->
    <pin index="138" name="fmc_hpc_la13_n"                                      loc="K23"/> <!-- D18 HP_DP_11_GC_N *-->
    <pin index="140" name="fmc_hpc_la17_p"                                      loc="J25"/> <!-- D20 HP_DP_15_P -->
    <pin index="141" name="fmc_hpc_la17_n"                                      loc="J26"/> <!-- D21 HP_DP_15_N -->
    <pin index="143" name="fmc_hpc_la23_p"                                      loc="B25"/> <!-- D23 HP_DP_24_P -->
    <pin index="144" name="fmc_hpc_la23_n"                                      loc="B26"/> <!-- D24 HP_DP_24_N -->
    <pin index="146" name="fmc_hpc_la26_p"                                      loc="L22"/> <!-- D26 HP_DP_07_P -->
    <pin index="147" name="fmc_hpc_la26_n"                                      loc="L23"/> <!-- D27 HP_DP_07_N -->
                                                                                
    <pin index="242" name="fmc_hpc_clk1_m2c_p"                                  loc="F14"/> <!-- G2 HD_DP_06_GC_P -->
    <pin index="243" name="fmc_hpc_clk1_m2c_n"                                  loc="F13"/> <!-- G3 HD_DP_06_GC_N -->
    <pin index="246" name="fmc_hpc_la00_p"                                      loc="F24"/> <!-- G6 HP_DP_16_P -->
    <pin index="247" name="fmc_hpc_la00_n"                                      loc="F25"/> <!-- G7 HP_DP_16_N -->
    <pin index="249" name="fmc_hpc_la03_p"                                      loc="M20"/> <!-- G9 HP_DP_02_P -->
    <pin index="250" name="fmc_hpc_la03_n"                                      loc="M21"/> <!-- G10 HP_DP_02_N -->
    <pin index="252" name="fmc_hpc_la08_p"                                      loc="K25"/> <!-- G12 HP_DP_09_P *-->
    <pin index="253" name="fmc_hpc_la08_n"                                      loc="K26"/> <!-- G13 HP_DP_09_N *-->
    <pin index="255" name="fmc_hpc_la12_p"                                      loc="L18"/> <!-- G15 HP_DP_01_P *-->
    <pin index="256" name="fmc_hpc_la12_n"                                      loc="K18"/> <!-- G16 HP_DP_01_N *-->
    <pin index="258" name="fmc_hpc_la16_p"                                      loc="L24"/> <!-- G18 HP_DP_10_P -->
    <pin index="259" name="fmc_hpc_la16_n"                                      loc="L25"/> <!-- G19 HP_DP_10_N -->
    <pin index="261" name="fmc_hpc_la20_p"                                      loc="D24"/> <!-- G21 HP_DP_21_P -->
    <pin index="262" name="fmc_hpc_la20_n"                                      loc="D25"/> <!-- G22 HP_DP_21_N -->
    <pin index="264" name="fmc_hpc_la22_p"                                      loc="B14"/> <!-- G24 HD_DP_12_P *-->
    <pin index="265" name="fmc_hpc_la22_n"                                      loc="A14"/> <!-- G25 HD_DP_12_N *-->
    <pin index="267" name="fmc_hpc_la25_p"                                      loc="J13"/> <!-- G27 HD_DP_02_P -->
    <pin index="268" name="fmc_hpc_la25_n"                                      loc="H13"/> <!-- G28 HD_DP_02_N -->
    <pin index="270" name="fmc_hpc_la29_p"                                      loc="D14"/> <!-- G30 HD_DP_08_P -->
    <pin index="271" name="fmc_hpc_la29_n"                                      loc="D13"/> <!-- G31 HD_DP_08_N -->
    <pin index="273" name="fmc_hpc_la31_p"                                      loc="C12"/> <!-- G33 HD_DP_10_P -->
    <pin index="274" name="fmc_hpc_la31_n"                                      loc="B12"/> <!-- G34 HD_DP_10_N -->
    <pin index="276" name="fmc_hpc_la33_p"                                      loc="M25"/> <!-- G36 HP_DP_08_P -->
    <pin index="277" name="fmc_hpc_la33_n"                                      loc="M26"/> <!-- G37 HP_DP_08_N -->
                                
    <pin index="282" name="fmc_hpc_prsnt_m2c_b_ls"                              loc="F10"/> <!-- H2 PRSNT_M2C_L -->
    <pin index="284" name="fmc_hpc_clk0_m2c_p"                                  loc="G12"/> <!-- H4 HD_DP_05_GC_P -->
    <pin index="285" name="fmc_hpc_clk0_m2c_n"                                  loc="F12"/> <!-- H5 HD_DP_05_GC_N -->
    <pin index="287" name="fmc_hpc_la02_p"                                      loc="H26"/> <!-- H7 HP_DP_17_P -->
    <pin index="288" name="fmc_hpc_la02_n"                                      loc="G26"/> <!-- H8 HP_DP_17_N -->
    <pin index="290" name="fmc_hpc_la04_p"                                      loc="J19"/> <!-- H10 HP_DP_03_P -->
    <pin index="291" name="fmc_hpc_la04_n"                                      loc="J20"/> <!-- H11 HP_DP_03_N -->
    <pin index="293" name="fmc_hpc_la07_p"                                      loc="J12"/> <!-- H13 HD_DP_01_P -->
    <pin index="294" name="fmc_hpc_la07_n"                                      loc="H12"/> <!-- H14 HD_DP_01_N -->
    <pin index="296" name="fmc_hpc_la11_p"                                      loc="E13"/> <!-- H16 HD_DP_07_P *-->
    <pin index="297" name="fmc_hpc_la11_n"                                      loc="E12"/> <!-- H17 HD_DP_07_N *-->
    <pin index="299" name="fmc_hpc_la15_p"                                      loc="K21"/> <!-- H19 HP_DP_05_P -->
    <pin index="300" name="fmc_hpc_la15_n"                                      loc="J21"/> <!-- H20 HP_DP_05_N -->
    <pin index="302" name="fmc_hpc_la19_p"                                      loc="F23"/> <!-- H22 HP_DP_20_P -->
    <pin index="303" name="fmc_hpc_la19_n"                                      loc="E23"/> <!-- H23 HP_DP_20_N -->
    <pin index="305" name="fmc_hpc_la21_p"                                      loc="D23"/> <!-- H25 HP_DP_22_P -->
    <pin index="306" name="fmc_hpc_la21_n"                                      loc="C24"/> <!-- H26 HP_DP_22_N -->
    <pin index="308" name="fmc_hpc_la24_p"                                      loc="H23"/> <!-- H28 HP_DP_14_GC_P -->
    <pin index="309" name="fmc_hpc_la24_n"                                      loc="H24"/> <!-- H29 HP_DP_14_GC_N -->
    <pin index="311" name="fmc_hpc_la28_p"                                      loc="H14"/> <!-- H31 HD_DP_03_P -->
    <pin index="312" name="fmc_hpc_la28_n"                                      loc="G14"/> <!-- H32 HD_DP_03_N *-->
    <pin index="314" name="fmc_hpc_la30_p"                                      loc="C14"/> <!-- H34 HD_DP_09_P *-->
    <pin index="315" name="fmc_hpc_la30_n"                                      loc="C13"/> <!-- H35 HD_DP_09_N -->
    <pin index="317" name="fmc_hpc_la32_p"                                      loc="A13"/> <!-- H37 HD_DP_11_P -->
    <pin index="318" name="fmc_hpc_la32_n"                                      loc="A12"/> <!-- H38 HD_DP_11_N -->

  </pins>
</part_info>
