[Running] flopoco FPExp wE=8 wF=7 name=top_module frequency=500 TestBench n=100000 outputFile=fpexpbf16/fpexpbf16.vhdl
wE=8 wF=7 d=0 k=0 g=2
[TESTBENCH] inputFile=test.input[1;37mInfo: [0m[0;34mTestBench.cpp[0m: Test bench for top_module
[1;37mInfo: [0m[0;34mTestBench.cpp[0m: 100000 test cases have been generated

*** Final report ***
Output file: fpexpbf16/fpexpbf16.vhdl
Pipeline constructed using approximate timings for target DummyFPGA @ 500 MHz
Entity FixRealKCM_Freq500_uid8_T0_Freq500_uid11
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid8_T1_Freq500_uid14
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid20_T0_Freq500_uid23
   Y: (c0, 0.550000ns)
Entity FixRealKCM_Freq500_uid20_T1_Freq500_uid26
   Y: (c0, 0.550000ns)
Entity FixFunctionByTable_Freq500_uid35
   Y: (c0, 0.550000ns)
|---Entity LeftShifter8_by_max_15_Freq500_uid4
|      R: (c1, 0.913077ns)
|   |   |---Entity FixRealKCM_Freq500_uid8_T0_Freq500_uid11
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity FixRealKCM_Freq500_uid8_T1_Freq500_uid14
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity IntAdder_12_Freq500_uid18
|   |   |      R: (c2, 0.783077ns)
|   |---Entity FixRealKCM_Freq500_uid8
|   |      R: (c2, 0.783077ns)
|   |   |---Entity FixRealKCM_Freq500_uid20_T0_Freq500_uid23
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity FixRealKCM_Freq500_uid20_T1_Freq500_uid26
|   |   |      Y: (c0, 0.550000ns)
|   |   |---Entity IntAdder_17_Freq500_uid30
|   |   |      R: (c3, 0.693077ns)
|   |---Entity FixRealKCM_Freq500_uid20
|   |      R: (c3, 0.693077ns)
|   |---Entity IntAdder_9_Freq500_uid33
|   |      R: (c3, 1.783077ns)
|   |---Entity FixFunctionByTable_Freq500_uid35
|   |      Y: (c0, 0.550000ns)
|---Entity Exp_8_7_Freq500_uid6
|      expY: (c0, 0.000000ns)   K: (c3, 0.063077ns)
|---Entity IntAdder_17_Freq500_uid38
|      R: (c0, 0.000000ns)
Entity top_module
   R: (c0, 0.000000ns)
Entity TestBench_top_module_Freq500_uid40

To run the simulation using ModelSim, type the following in 'vsim -c':
   vdel -all -lib work
   vlib work
   vcom fpexpbf16/fpexpbf16.vhdl
   vsim TestBench_top_module_Freq500_uid40
   add wave -r *
   run 1000142ns
To run the simulation using gHDL, type the following in a shell prompt:
ghdl -a --ieee=standard --ieee=synopsys -fexplicit fpexpbf16/fpexpbf16.vhdl
ghdl -e --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid40
ghdl -r --ieee=standard --ieee=synopsys -fexplicit TestBench_top_module_Freq500_uid40 --vcd=TestBench_top_module_Freq500_uid40.vcd --stop-time=1000142ns
gtkwave TestBench_top_module_Freq500_uid40.vcd
To run the simulation using nvc, type the following in a shell prompt:
nvc -M 128m --stderr=error -a fpexpbf16/fpexpbf16.vhdl --relaxed --error-limit=0 -e TestBench_top_module_Freq500_uid40  -r --wave=TestBench_top_module_Freq500_uid40.fst --stop-time=1000142ns
gtkwave TestBench_top_module_Freq500_uid40.fst
