

================================================================
== Vitis HLS Report for 'compute_pss'
================================================================
* Date:           Thu Jun  2 15:26:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      397|  4.368 us|  6.471 us|  268|  397|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_40_18_s_fu_535  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        |grp_sqrt_fixed_40_18_s_fu_540  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        |grp_sqrt_fixed_40_18_s_fu_545  |sqrt_fixed_40_18_s  |        4|        4|  65.200 ns|  65.200 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_97_2   |      127|      127|         2|          1|          1|   127|       yes|
        |- VITIS_LOOP_107_3  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1143|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    2160|   19771|    -|
|Memory           |       12|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     381|    -|
|Register         |        -|     -|     512|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|    14|    2672|   21295|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |mul_23s_31ns_48_1_1_U17        |mul_23s_31ns_48_1_1   |        0|   1|    0|    20|    0|
    |mul_23s_31ns_48_1_1_U18        |mul_23s_31ns_48_1_1   |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U34       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U35       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_31ns_14ns_44_1_1_U36       |mul_31ns_14ns_44_1_1  |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U20         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U22         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U23         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U25         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_22s_53_1_1_U26         |mul_32s_22s_53_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_23s_54_1_1_U19         |mul_32s_23s_54_1_1    |        0|   1|    0|    20|    0|
    |mul_32s_32s_50_1_1_U28         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U29         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U30         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U31         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U32         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_32s_32s_50_1_1_U33         |mul_32s_32s_50_1_1    |        0|   0|    0|    20|    0|
    |mul_33s_23s_55_1_1_U21         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |mul_33s_23s_55_1_1_U24         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |mul_33s_23s_55_1_1_U27         |mul_33s_23s_55_1_1    |        0|   1|    0|    21|    0|
    |grp_sqrt_fixed_40_18_s_fu_535  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    |grp_sqrt_fixed_40_18_s_fu_540  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    |grp_sqrt_fixed_40_18_s_fu_545  |sqrt_fixed_40_18_s    |        0|   0|  720|  6456|    0|
    +-------------------------------+----------------------+---------+----+-----+------+-----+
    |Total                          |                      |        0|  14| 2160| 19771|    0|
    +-------------------------------+----------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |IN_R_buff_V_0_U    |compute_pss_IN_R_buff_V_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |IN_I_buff_V_0_U    |compute_pss_IN_R_buff_V_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |IN_R_buff_V_1_U    |compute_pss_IN_R_buff_V_1    |        2|  0|   0|    0|    64|   32|     1|         2048|
    |IN_I_buff_V_1_U    |compute_pss_IN_R_buff_V_1    |        2|  0|   0|    0|    64|   32|     1|         2048|
    |td_pss_imag_V_0_U  |compute_pss_td_pss_imag_V_0  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_imag_V_1_U  |compute_pss_td_pss_imag_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_imag_V_2_U  |compute_pss_td_pss_imag_V_2  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_real_V_0_U  |compute_pss_td_pss_real_V_0  |        1|  0|   0|    0|   128|   23|     1|         2944|
    |td_pss_real_V_1_U  |compute_pss_td_pss_real_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    |td_pss_real_V_2_U  |compute_pss_td_pss_real_V_1  |        1|  0|   0|    0|   128|   22|     1|         2816|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                             |       12|  0|   0|    0|  1024|  261|    10|        25216|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_618_p2       |         +|   0|  0|  13|           6|           1|
    |i_V_7_fu_562_p2           |         +|   0|  0|  15|           8|           1|
    |i_V_9_fu_714_p2           |         +|   0|  0|  15|           8|           1|
    |ret_V_11_fu_956_p2        |         +|   0|  0|  47|          40|          40|
    |ret_V_13_fu_1042_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_17_fu_1124_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_19_fu_1210_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_23_fu_1292_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_24_fu_842_p2        |         +|   0|  0|  38|          31|          31|
    |ret_V_25_fu_884_p2        |         +|   0|  0|  40|          33|          33|
    |ret_V_27_fu_938_p2        |         +|   0|  0|  32|          32|          32|
    |ret_V_28_fu_1024_p2       |         +|   0|  0|  37|          30|          30|
    |ret_V_30_fu_1106_p2       |         +|   0|  0|  32|          32|          32|
    |ret_V_31_fu_1192_p2       |         +|   0|  0|  37|          30|          30|
    |ret_V_33_fu_1274_p2       |         +|   0|  0|  32|          32|          32|
    |ret_V_3_fu_1364_p2        |         +|   0|  0|  57|          50|          50|
    |ret_V_4_fu_1400_p2        |         +|   0|  0|  57|          50|          50|
    |ret_V_6_fu_860_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_1328_p2          |         +|   0|  0|  57|          50|          50|
    |ret_fu_602_p2             |         +|   0|  0|  14|           7|           1|
    |ret_V_14_fu_1066_p2       |         -|   0|  0|  30|          23|          23|
    |ret_V_20_fu_1234_p2       |         -|   0|  0|  30|          23|          23|
    |ret_V_26_fu_928_p2        |         -|   0|  0|  32|          32|          32|
    |ret_V_29_fu_1096_p2       |         -|   0|  0|  32|          32|          32|
    |ret_V_32_fu_1264_p2       |         -|   0|  0|  32|          32|          32|
    |ret_V_8_fu_894_p2         |         -|   0|  0|  30|          23|          23|
    |icmp_ln1116_fu_758_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_2_fu_608_p2    |      icmp|   0|  0|  10|           7|           2|
    |icmp_ln878_3_fu_720_p2    |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln878_fu_568_p2      |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln92_fu_596_p2       |      icmp|   0|  0|   8|           2|           1|
    |run_fu_556_p2             |      icmp|   0|  0|  13|          17|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |r_V_44_fu_764_p3          |    select|   0|  0|  32|           1|          32|
    |r_V_45_fu_799_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln100_1_fu_664_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln100_fu_647_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1143|         859|         937|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |IN_I_buff_V_0_address0           |  14|          3|    6|         18|
    |IN_I_buff_V_0_address1           |  14|          3|    6|         18|
    |IN_I_buff_V_0_d0                 |  14|          3|   32|         96|
    |IN_I_buff_V_1_address0           |  20|          4|    6|         24|
    |IN_I_buff_V_1_address1           |  14|          3|    6|         18|
    |IN_I_buff_V_1_d0                 |  14|          3|   32|         96|
    |IN_R_buff_V_0_address0           |  14|          3|    6|         18|
    |IN_R_buff_V_0_address1           |  14|          3|    6|         18|
    |IN_R_buff_V_0_d0                 |  14|          3|   32|         96|
    |IN_R_buff_V_1_address0           |  20|          4|    6|         24|
    |IN_R_buff_V_1_address1           |  14|          3|    6|         18|
    |IN_R_buff_V_1_d0                 |  14|          3|   32|         96|
    |acc_i_0_V_2_reg_511              |   9|          2|   32|         64|
    |acc_i_1_V_2_reg_487              |   9|          2|   32|         64|
    |acc_i_2_V_2_reg_463              |   9|          2|   32|         64|
    |acc_r_0_V_2_reg_523              |   9|          2|   32|         64|
    |acc_r_1_V_2_reg_499              |   9|          2|   32|         64|
    |acc_r_2_V_2_reg_475              |   9|          2|   32|         64|
    |ap_NS_fsm                        |  65|         16|    1|         16|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1          |  14|          3|    1|          3|
    |ap_phi_mux_i_V_11_phi_fu_445_p4  |   9|          2|    7|         14|
    |i_V_11_reg_441                   |   9|          2|    7|         14|
    |i_V_8_reg_452                    |   9|          2|    8|         16|
    |i_V_reg_430                      |   9|          2|    8|         16|
    |trunc_ln264_blk_n                |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 381|         84|  403|       1010|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_i_0_V_2_reg_511      |  32|   0|   32|          0|
    |acc_i_1_V_2_reg_487      |  32|   0|   32|          0|
    |acc_i_2_V_2_reg_463      |  32|   0|   32|          0|
    |acc_r_0_V_2_reg_523      |  32|   0|   32|          0|
    |acc_r_1_V_2_reg_499      |  32|   0|   32|          0|
    |acc_r_2_V_2_reg_475      |  32|   0|   32|          0|
    |ap_CS_fsm                |  15|   0|   15|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |i_V_11_reg_441           |   7|   0|    7|          0|
    |i_V_8_reg_452            |   8|   0|    8|          0|
    |i_V_reg_430              |   8|   0|    8|          0|
    |icmp_ln1116_reg_1584     |   1|   0|    1|          0|
    |icmp_ln878_2_reg_1532    |   1|   0|    1|          0|
    |icmp_ln878_3_reg_1570    |   1|   0|    1|          0|
    |r_V_12_reg_1510          |  23|   0|   23|          0|
    |r_V_18_reg_1675          |  31|   0|   31|          0|
    |r_V_24_reg_1680          |  31|   0|   31|          0|
    |r_V_30_reg_1685          |  31|   0|   31|          0|
    |r_V_reg_1505             |  23|   0|   23|          0|
    |ret_reg_1526             |   7|   0|    7|          0|
    |run_reg_1501             |   1|   0|    1|          0|
    |tmp_80_reg_1551          |   1|   0|    1|          0|
    |trunc_ln1346_reg_1536    |   6|   0|    6|          0|
    |x_V_1_reg_1665           |  40|   0|   40|          0|
    |x_V_2_reg_1670           |  40|   0|   40|          0|
    |x_V_reg_1660             |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 512|   0|  512|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_0          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_1          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|ap_return_2          |  out|   20|  ap_ctrl_hs|   compute_pss|  return value|
|IN_real_V_address1   |  out|   17|   ap_memory|     IN_real_V|         array|
|IN_real_V_ce1        |  out|    1|   ap_memory|     IN_real_V|         array|
|IN_real_V_q1         |   in|   23|   ap_memory|     IN_real_V|         array|
|trunc_ln264_dout     |   in|   17|     ap_fifo|   trunc_ln264|       pointer|
|trunc_ln264_empty_n  |   in|    1|     ap_fifo|   trunc_ln264|       pointer|
|trunc_ln264_read     |  out|    1|     ap_fifo|   trunc_ln264|       pointer|
|IN_imag_V_address1   |  out|   17|   ap_memory|     IN_imag_V|         array|
|IN_imag_V_ce1        |  out|    1|   ap_memory|     IN_imag_V|         array|
|IN_imag_V_q1         |   in|   23|   ap_memory|     IN_imag_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

