Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct  8 17:47:52 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cnt3_timing_summary_routed.rpt -pb my_cnt3_timing_summary_routed.pb -rpx my_cnt3_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cnt3
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 4.096ns (66.320%)  route 2.080ns (33.680%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff1/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dff1/q_reg/Q
                         net (fo=4, routed)           2.080     2.536    q_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     6.176 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.176    q[1]
    Y14                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 4.156ns (68.050%)  route 1.951ns (31.950%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  dff0/q_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dff0/q_reg/Q
                         net (fo=5, routed)           1.951     2.469    q_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.107 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.107    q[0]
    W14                                                               r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 4.214ns (70.716%)  route 1.745ns (29.284%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff2/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dff2/q_reg/Q
                         net (fo=3, routed)           1.745     2.164    q_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.795     5.959 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.959    q[2]
    T11                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 4.068ns (70.239%)  route 1.724ns (29.761%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff3/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dff3/q_reg/Q
                         net (fo=2, routed)           1.724     2.180    q_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     5.792 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.792    q[3]
    T10                                                               r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff0/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 1.475ns (35.168%)  route 2.719ns (64.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.719     4.194    dff0/rst_IBUF
    SLICE_X42Y44         FDRE                                         r  dff0/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff1/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 1.475ns (35.168%)  route 2.719ns (64.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.719     4.194    dff1/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff1/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff2/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 1.475ns (35.168%)  route 2.719ns (64.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.719     4.194    dff2/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff2/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff3/q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 1.475ns (35.168%)  route 2.719ns (64.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  rst_IBUF_inst/O
                         net (fo=4, routed)           2.719     4.194    dff3/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff3/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.628ns  (logic 0.746ns (45.832%)  route 0.882ns (54.168%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff2/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dff2/q_reg/Q
                         net (fo=3, routed)           0.882     1.301    dff1/q_reg_0[1]
    SLICE_X43Y44         LUT3 (Prop_lut3_I2_O)        0.327     1.628 r  dff1/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.628    dff2/n2
    SLICE_X43Y44         FDRE                                         r  dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff3/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dff3/q_reg/Q
                         net (fo=2, routed)           0.669     1.125    dff2/q_OBUF[2]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     1.249 r  dff2/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.249    dff3/n3
    SLICE_X43Y44         FDRE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.479%)  route 0.086ns (27.521%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff2/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dff2/q_reg/Q
                         net (fo=3, routed)           0.086     0.214    dff2/q_reg_0[0]
    SLICE_X43Y44         LUT4 (Prop_lut4_I0_O)        0.099     0.313 r  dff2/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.313    dff3/n3
    SLICE_X43Y44         FDRE                                         r  dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.782%)  route 0.119ns (36.218%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  dff0/q_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dff0/q_reg/Q
                         net (fo=5, routed)           0.119     0.283    dff1/q_reg_0[0]
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.328 r  dff1/q_i_1/O
                         net (fo=1, routed)           0.000     0.328    dff1/n1
    SLICE_X43Y44         FDRE                                         r  dff1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.212ns (64.111%)  route 0.119ns (35.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  dff0/q_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dff0/q_reg/Q
                         net (fo=5, routed)           0.119     0.283    dff1/q_reg_0[0]
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.048     0.331 r  dff1/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.331    dff2/n2
    SLICE_X43Y44         FDRE                                         r  dff2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dff0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.141%)  route 0.200ns (48.859%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  dff0/q_reg/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  dff0/q_reg/Q
                         net (fo=5, routed)           0.200     0.364    dff0/q_OBUF[0]
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  dff0/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.409    dff0/d0
    SLICE_X42Y44         FDRE                                         r  dff0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff0/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.243ns (17.718%)  route 1.128ns (82.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.128     1.371    dff0/rst_IBUF
    SLICE_X42Y44         FDRE                                         r  dff0/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff1/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.243ns (17.718%)  route 1.128ns (82.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.128     1.371    dff1/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff1/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff2/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.243ns (17.718%)  route 1.128ns (82.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.128     1.371    dff2/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff2/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dff3/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.243ns (17.718%)  route 1.128ns (82.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=4, routed)           1.128     1.371    dff3/rst_IBUF
    SLICE_X43Y44         FDRE                                         r  dff3/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.453ns (79.850%)  route 0.367ns (20.150%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff3/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dff3/q_reg/Q
                         net (fo=2, routed)           0.367     0.508    q_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     1.820 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.820    q[3]
    T10                                                               r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.502ns (79.512%)  route 0.387ns (20.488%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE                         0.000     0.000 r  dff2/q_reg/C
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dff2/q_reg/Q
                         net (fo=3, routed)           0.387     0.515    q_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.374     1.889 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.889    q[2]
    T11                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------





