<HTML>
<HEAD>
<META name=vsisbn content="084934297x">
<META name=vstitle content="Fuzzy Expert Systems">
<META name=vsauthor content="Abraham Kandel">
<META name=vsimprint content="CRC Press">
<META name=vspublisher content="CRC Press LLC">
<META name=vspubdate content="11/01/91">
<META name=vscategory content="Web and Software Development: Artificial Intelligence: Fuzzy Logic">





<TITLE>Fuzzy Expert Systems:Expert System on a Chip: An Engine for Approximate Reasoning</TITLE>

<!-- HEADER -->

<STYLE type="text/css"> 
 <!--
 A:hover  {
 	color : Red;
 }
 -->
</STYLE>

<META NAME="ROBOTS" CONTENT="NOINDEX, NOFOLLOW">
<script>
<!--
function displayWindow(url, width, height) {
         var Win = window.open(url,"displayWindow",'width=' + width +',height=' + height + ',resizable=1,scrollbars=yes');
	if (Win) {
		Win.focus();
	}
}
//-->
</script>
<SCRIPT>
<!--
function popUp(url) {
        var Win = window.open(url,"displayWindow",'width=400,height=300,resizable=1,scrollbars=yes');
	if (Win) {
		Win.focus();
	}
}
//-->
</SCRIPT>

<script language="JavaScript1.2">
<!--
function checkForQuery(fm) {
  /* get the query value */
  var i = escape(fm.query.value);
  if (i == "") {
      alert('Please enter a search word or phrase');
      return false;
  }                  /* query is blank, dont run the .jsp file */
  else return true;  /* execute the .jsp file */
}
//-->
</script>

</HEAD>

<BODY> 

<TABLE border=0 cellspacing=0 cellpadding=0>
<tr>
<td width=75 valign=top>
<img src="../084934297x.gif" width=60 height=73 alt="Fuzzy Expert Systems" border="1">
</td>
<td align="left">
    <font face="arial, helvetica" size="-1" color="#336633"><b>Fuzzy Expert Systems</b></font>
    <br>
    <font face="arial, helvetica" size="-1"><i>by Abraham Kandel</i>
    <br>
    CRC Press,&nbsp;CRC Press LLC
    <br>
    <b>ISBN:</b>&nbsp;084934297x<b>&nbsp;&nbsp;&nbsp;Pub Date:</b>&nbsp;11/01/91</font>&nbsp;&nbsp;
</td>
</tr>
</table>
<P>

<!--ISBN=084934297x//-->
<!--TITLE=Fuzzy Expert Systems//-->
<!--AUTHOR=Abraham Kandel//-->
<!--PUBLISHER=CRC Press LLC//-->
<!--IMPRINT=CRC Press//-->
<!--CHAPTER=18//-->
<!--PAGES=267-268//-->
<!--UNASSIGNED1//-->
<!--UNASSIGNED2//-->

<CENTER>
<TABLE BORDER>
<TR>
<TD><A HREF="264-267.html">Previous</A></TD>
<TD><A HREF="../ewtoc.html">Table of Contents</A></TD>
<TD><A HREF="268-273.html">Next</A></TD>
</TR>
</TABLE>
</CENTER>
<P><BR></P>
<P>We considered the size of fuzzy subset and the grade of fuzziness for a practical use. In most cases, the size of fuzzy subset has been chosen to be from 3 to 16; the grade of fuzziness, 3 to 12 [e.g., 9, 11]. For this implementation, we limit the universe of discourse of a fuzzy subset to be a finite set with 31 elements. The membership function is made discrete in 16 levels (i.e., four bits). That is, 0 represents no membership, and 15 represents a full membership and other numbers represent points in the unit interval [0,1]. We used 124 bits for digitization of the membership function.<SUP><SMALL><B>*</B></SMALL></SUP> The format of the rule representation is as follows:</P>

<BLOCKQUOTE>
<HR>
<SUP><SMALL><B>*</B></SMALL></SUP><FONT SIZE="-1">Actually, we used 128 bits of ROM for each fuzzy subset in the rule set, since the generator requires the column length of ROM to be a power of two. First location of 128 bits always contains zero and is used to inactivate the <B>if</B> part or the <B>then</B>-part of the inference processor when they are not computed. The 3 other extra bits are dummies, and we have only 124 bits (31 elements) of active data.
</FONT>
<HR>
</BLOCKQUOTE>

<TABLE WIDTH="100%"><TR>
<TD COLSPAN="8" ALIGN="CENTER">Rule i: <I>A<SUB><SMALL>i</SMALL></SUB></I> &#8594; <I>B<SUB><SMALL>i</SMALL></SUB></I>
<TR>
<TD WIDTH="5%">
<TD ALIGN="CENTER" WIDTH="15%"><I>u</I><SUB><SMALL>1</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="13%"><I>u</I><SUB><SMALL>2</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="13%"><I>u</I><SUB><SMALL>3</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="12%">&#133;
<TD ALIGN="CENTER" WIDTH="13%"><I>u</I><SUB><SMALL><I>i</I></SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="15%">&#133;
<TD><I>u</I><SUB><SMALL>31</SMALL></SUB>
</TABLE>
<TABLE WIDTH="100%">
<TR>
<TD>
<TABLE WIDTH="100%">
<TD ALIGN="CENTER" WIDTH="5%"><I>A<SUB><SMALL>i</SMALL></SUB></I>:
<TD>
<TABLE WIDTH="95%" BORDER>
<TD ALIGN="CENTER" WIDTH="15%">0010
<TD ALIGN="CENTER" WIDTH="15%">0100
<TD ALIGN="CENTER" WIDTH="15%">1111
<TD ALIGN="CENTER" WIDTH="15%">&#133;
<TD ALIGN="CENTER" WIDTH="15%">&#956;<SUB><SMALL><I>A1</I></SMALL></SUB>(<I>u<SUB><SMALL>i</SMALL></SUB></I>)
<TD ALIGN="CENTER" WIDTH="13%">&#133;
<TD ALIGN="CENTER">0000
</TABLE>
</TABLE>
</TABLE>
<TABLE WIDTH="100%">
<TR>
<TD WIDTH="5%">
<TD ALIGN="CENTER" WIDTH="15%"><I>v</I><SUB><SMALL>1</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="13%"><I>v</I><SUB><SMALL>2</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="13%"><I>v</I><SUB><SMALL>3</SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="12%">&#133;
<TD ALIGN="CENTER" WIDTH="13%"><I>v</I><SUB><SMALL><I>i</I></SMALL></SUB>
<TD ALIGN="CENTER" WIDTH="15%">&#133;
<TD><I>v</I><SUB><SMALL>31</SMALL></SUB>
</TABLE>
<TABLE WIDTH="100%">
<TR>
<TD>
<TABLE WIDTH="100%">
<TD ALIGN="CENTER" WIDTH="5%"><I>B<SUB><SMALL>i</SMALL></SUB></I>:
<TD>
<TABLE WIDTH="95%" BORDER>
<TD ALIGN="CENTER" WIDTH="15%">0000
<TD ALIGN="CENTER" WIDTH="15%">0001
<TD ALIGN="CENTER" WIDTH="15%">0011
<TD ALIGN="CENTER" WIDTH="15%">&#133;
<TD ALIGN="CENTER" WIDTH="15%">&#956;<SUB><SMALL><I>B1</I></SMALL></SUB>(<I>v<SUB><SMALL>i</SMALL></SUB></I>)
<TD ALIGN="CENTER" WIDTH="13%">&#133;
<TD ALIGN="CENTER">1100
</TABLE>
</TABLE>
</TABLE>
<P>Here, each four bits represents degree of membership for each element of the universe. For example, <I>u</I><SUB><SMALL>1</SMALL></SUB> has a degree of membership <IMG SRC="images/18-02i.jpg"> and <I>u</I><SUB><SMALL>3</SMALL></SUB> has a full degree of membership in a subset <I>A<SUB><SMALL>i</SMALL></SUB></I>. Each four bits integer is stored, most significant bit first. Each word of ROM stores one bit from all the rules stored. All the rules are, therefore, accessed in parallel. An individual rule is, however, accessed in the serial manner. Two ROM modules are used for storing the antecedent As and the conclusion Bs of the rule set.</P>
<H4 ALIGN="LEFT"><A NAME="Heading14"></A><FONT COLOR="#000077">B. Data Path for Inference</FONT></H4>
<P>The inference processing unit consists of multiple data paths. One data path is allocated for each rule. The data path consists of two basic units: a minimum unit and a maximum unit. The minimum unit takes two integers and produces the smaller number; the maximum unit produces the larger number. This units process integers serially. The operation of the minimum unit is shown in Figure 6 as a finite state machine of three states. The minimum units and maximum units are basic units used to implement the fuzzy intersection and fuzzy union operations.
</P>
<P>The basic data path of the inference engine for processing a single rule is shown in Figure 7. This directly corresponds to a single data path of the inference engine described in Figure 5. The shift register is used for keeping the maximum after the fuzzy intersection operation in the first level. This is necessary since within an individual rule operations are performed serially. The register records the value of the maximum point, a value &#945;<SUB><SMALL>i</SMALL></SUB>, when the first level has finished its operation. The last operation of the second level requires taking the maximum membership function over all the data paths (i.e., all the rules). This operation is accomplished by connecting the maximum units in the binary tree structure as shown in Figure 8.</P>
<H4 ALIGN="LEFT"><A NAME="Heading15"></A><FONT COLOR="#000077">C. Control Unit</FONT></H4>
<P>Because of the simplicity of the architecture, the controller of the inference engine is straightforward. It consists of two counters for accessing two ROM modules serially. The controllers generates a reset signal for the minimum and maximum elements for every four cycles. The controller starts to access the conclusion parts of the rules as soon as the processing of the antecedent parts are finished. It also notifies a user of the beginning of the valid output.
</P>
<H4 ALIGN="LEFT"><A NAME="Heading16"></A><FONT COLOR="#000077">D. Circuit Detail</FONT></H4>
<P>The layout of the first implementation stores and processes 16 rules. Each rule consists of 124 bits of antecedent and 124 bits of conclusion. An observation and an action consist of 124 bits each and they are loaded and produced serially. A nonoverlapping two-phase clocking scheme, supplied from off-chip, is used. The operation is initiated by a reset signal that must last one clock cycle and resets the entire circuit. Input of an observation should be started two clock cycles after the reset signal, that is, on the third clock cycle. The inference engine begins to produce the result on the 133rd cycle after the reset signal. The beginning of the valid output is signaled by the controller.
</P>
<P>The active area size is 2.99 &#215; 3.48 mm. A 68-pin package is used. Only eight pins are used for the operation of the chip. They are VDD, VSS, &#966;-1, &#966;-2 clock signal, serially loaded observation, action, reset signal, and a signal indicating the beginning of the valid output. To output the value of the critical nodes in the processor for debugging purposes 30 pins are used. The mask layout is shown in Figure 9.</P><P><BR></P>
<CENTER>
<TABLE BORDER>
<TR>
<TD><A HREF="264-267.html">Previous</A></TD>
<TD><A HREF="../ewtoc.html">Table of Contents</A></TD>
<TD><A HREF="268-273.html">Next</A></TD>
</TR>
</TABLE>
</CENTER>

<hr width="90%" size="1" noshade>
<div align="center">
<font face="Verdana,sans-serif" size="1">Copyright &copy; <a href="/reference/crc00001.html">CRC Press LLC</a></font>
</div>
</BODY>

