{
  "creator": "Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os)",
  "modules": {
    "InstructionDecoder": {
      "attributes": {
        "hdlname": "\\InstructionDecoder",
        "top": "00000000000000000000000000000001",
        "src": "rtl/mps/InstructionDecoder.v:1.1-15.10"
      },
      "ports": {
        "op": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7 ]
        },
        "func": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11, 12, 13 ]
        },
        "reg_s": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17, 18 ]
        },
        "reg_t": {
          "direction": "output",
          "bits": [ 19, 20, 21, 22, 23 ]
        },
        "reg_d": {
          "direction": "output",
          "bits": [ 24, 25, 26, 27, 28 ]
        },
        "imm": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28 ]
        },
        "jump_addr": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28, 19, 20, 21, 22, 23, 14, 15, 16, 17, 18 ]
        },
        "instr": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28, 19, 20, 21, 22, 23, 14, 15, 16, 17, 18, 2, 3, 4, 5, 6, 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "func": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:2.22-2.26"
          }
        },
        "imm": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:4.19-4.22"
          }
        },
        "instr": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28, 19, 20, 21, 22, 23, 14, 15, 16, 17, 18, 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:6.18-6.23"
          }
        },
        "jump_addr": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 29, 30, 31, 32, 33, 24, 25, 26, 27, 28, 19, 20, 21, 22, 23, 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:5.19-5.28"
          }
        },
        "op": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:2.18-2.20"
          }
        },
        "reg_d": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:3.32-3.37"
          }
        },
        "reg_s": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:3.18-3.23"
          }
        },
        "reg_t": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23 ],
          "attributes": {
            "src": "rtl/mps/InstructionDecoder.v:3.25-3.30"
          }
        }
      }
    }
  }
}
