#ifndef __SOC_BASEADDR_INTERFACE_H__
#define __SOC_BASEADDR_INTERFACE_H__ 
#include <soc_acpu_baseaddr_interface.h>
#define SOC_ACPU_EPS_MMU_BASE_ADDR (0xE9580000)
#define SOC_ACPU_EPS_PKE2_BASE_ADDR (0xE953A000)
#define SOC_ACPU_EPS_PKE_BASE_ADDR (0xE9512000)
#define SOC_ACPU_EPS_SCE_BASE_ADDR (0xE9511000)
#define SOC_ACPU_EPS_KM_BASE_ADDR (0xE9510000)
#define SOC_ACPU_EPS_SCE2_BASE_ADDR (0xE950F000)
#define SOC_ACPU_EPS_TIMER_BASE_ADDR (0xE9504000)
#define SOC_ACPU_EPS_TRNG_BASE_ADDR (0xE9502000)
#define SOC_ACPU_EPS_ETZPC_BASE_ADDR (0xE9501000)
#define SOC_ACPU_EPS_CONFIG_BASE_ADDR SOC_ACPU_HIEPS_BASE_ADDR
#define SOC_CONFIG_BASE_ADDR SOC_ACPU_HIEPS_BASE_ADDR
#define SOC_CONFIG_SIZE 0x00001000
#define SOC_ETZPC_BASE_ADDR (SOC_ACPU_HIEPS_BASE_ADDR + SOC_CONFIG_SIZE)
#define SOC_ETZPC_SIZE 0x00001000
#define SOC_TRNG_BASE_ADDR (SOC_ETZPC_BASE_ADDR + SOC_ETZPC_SIZE)
#define SOC_TRNG_SIZE 0x00002000
#define SOC_TIMER_BASE_ADDR (SOC_TRNG_BASE_ADDR + SOC_TRNG_SIZE)
#define SOC_TIMER_SIZE 0x00001000
#define SOC_RESERVED1_BASE_ADDR (SOC_TIMER_BASE_ADDR + SOC_TIMER_SIZE)
#define SOC_RESERVED1_SIZE 0x0000A000
#define SOC_SCE2_BASE_ADDR (SOC_RESERVED1_BASE_ADDR + SOC_RESERVED1_SIZE)
#define SOC_SCE2_SIZE 0x00001000
#define SOC_KM_BASE_ADDR (SOC_SCE2_BASE_ADDR + SOC_SCE2_SIZE)
#define SOC_KM_SIZE 0x00001000
#define SOC_SCE_BASE_ADDR (SOC_KM_BASE_ADDR + SOC_KM_SIZE)
#define SOC_SCE_SIZE 0x00001000
#define SOC_PKE_BASE_ADDR (SOC_SCE_BASE_ADDR + SOC_SCE_SIZE)
#define SOC_PKE_SIZE 0x00028000
#define SOC_ECC_BASE_ADDR SOC_PKE_BASE_ADDR
#define SOC_ECC_SIZE 0x00002000
#define SOC_RSA_BASE_ADDR (SOC_PKE_BASE_ADDR + SOC_ECC_SIZE)
#define SOC_RSA_SIZE 0x00002000
#define SOC_REGFILE_BASE_ADDR (SOC_RSA_BASE_ADDR + SOC_RSA_SIZE)
#define SOC_REGFILE_SIZE 0x00000800
#define SOC_RESERVED2_BASE_ADDR (SOC_REGFILE_BASE_ADDR + SOC_REGFILE_SIZE)
#define SOC_RESERVED2_SIZE 0x00023800
#define SOC_RESERVED3_BASE_ADDR (SOC_RESERVED2_BASE_ADDR + SOC_RESERVED2_SIZE)
#define SOC_RESERVED3_SIZE 0x00002000
#define SOC_RESERVED4_BASE_ADDR (SOC_RESERVED3_BASE_ADDR + SOC_RESERVED3_SIZE)
#define SOC_RESERVED4_SIZE 0x00042000
#define SOC_SMMU_MST_BASE_ADDR 0xE9580000
#define SOC_SMMU_COM_BASE_ADDR 0xE9581000
#endif
