// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xmy_filter_buffer.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XMy_filter_buffer_CfgInitialize(XMy_filter_buffer *InstancePtr, XMy_filter_buffer_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->Kernel_bus_BaseAddress = ConfigPtr->Kernel_bus_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XMy_filter_buffer_Start(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL) & 0x80;
    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XMy_filter_buffer_IsDone(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XMy_filter_buffer_IsIdle(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XMy_filter_buffer_IsReady(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XMy_filter_buffer_EnableAutoRestart(XMy_filter_buffer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL, 0x80);
}

void XMy_filter_buffer_DisableAutoRestart(XMy_filter_buffer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_AP_CTRL, 0);
}

void XMy_filter_buffer_Set_kernel_0(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_0_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_0(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_0_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_1(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_1_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_1(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_1_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_2(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_2_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_2(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_2_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_3(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_3_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_3(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_3_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_4(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_4_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_4(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_4_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_5(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_5_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_5(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_5_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_6(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_6_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_6(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_6_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_7(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_7_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_7(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_7_DATA);
    return Data;
}

void XMy_filter_buffer_Set_kernel_8(XMy_filter_buffer *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_8_DATA, Data);
}

u32 XMy_filter_buffer_Get_kernel_8(XMy_filter_buffer *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XMy_filter_buffer_ReadReg(InstancePtr->Kernel_bus_BaseAddress, XMY_FILTER_BUFFER_KERNEL_BUS_ADDR_KERNEL_8_DATA);
    return Data;
}

void XMy_filter_buffer_InterruptGlobalEnable(XMy_filter_buffer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_GIE, 1);
}

void XMy_filter_buffer_InterruptGlobalDisable(XMy_filter_buffer *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_GIE, 0);
}

void XMy_filter_buffer_InterruptEnable(XMy_filter_buffer *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_IER);
    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_IER, Register | Mask);
}

void XMy_filter_buffer_InterruptDisable(XMy_filter_buffer *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_IER);
    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_IER, Register & (~Mask));
}

void XMy_filter_buffer_InterruptClear(XMy_filter_buffer *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XMy_filter_buffer_WriteReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_ISR, Mask);
}

u32 XMy_filter_buffer_InterruptGetEnabled(XMy_filter_buffer *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_IER);
}

u32 XMy_filter_buffer_InterruptGetStatus(XMy_filter_buffer *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XMy_filter_buffer_ReadReg(InstancePtr->Ctrl_BaseAddress, XMY_FILTER_BUFFER_CTRL_ADDR_ISR);
}

