
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 4.58

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a2[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a3[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_rd_a2[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v core.CPU_rd_a2[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a2[1] (net)
                  0.02    0.00    0.40 v core.CPU_rd_a3[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.76    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                                  0.76 ^ core.CPU_rd_a3[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.06    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_src1_value_a3[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.12    0.48    0.48 ^ core.CPU_src1_value_a3[9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[9] (net)
                  0.12    0.00    0.48 ^ _05964_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.08    0.56 v _05964_/Y (sky130_fd_sc_hd__inv_1)
                                         _05664_ (net)
                  0.06    0.00    0.56 v _11542_/B (sky130_fd_sc_hd__ha_1)
     7    0.02    0.13    0.36    0.92 v _11542_/SUM (sky130_fd_sc_hd__ha_1)
                                         _05670_ (net)
                  0.13    0.00    0.92 v _08072_/B (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.73    1.65 v _08072_/X (sky130_fd_sc_hd__or4_2)
                                         _02699_ (net)
                  0.14    0.00    1.65 v _08077_/D (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.63    2.28 v _08077_/X (sky130_fd_sc_hd__or4_2)
                                         _02704_ (net)
                  0.14    0.00    2.28 v _08078_/B1 (sky130_fd_sc_hd__a211oi_4)
     2    0.02    0.27    0.32    2.60 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02705_ (net)
                  0.27    0.00    2.60 ^ _08288_/A3 (sky130_fd_sc_hd__o311ai_4)
     3    0.01    0.14    0.12    2.72 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
                                         _02906_ (net)
                  0.14    0.00    2.72 v _08482_/A2 (sky130_fd_sc_hd__a2111oi_1)
     1    0.01    0.46    0.52    3.24 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         _03092_ (net)
                  0.46    0.00    3.24 ^ _08483_/C1 (sky130_fd_sc_hd__a2111oi_1)
     1    0.01    0.13    0.14    3.38 v _08483_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         _03093_ (net)
                  0.13    0.00    3.38 v _08484_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.15    0.20    3.59 v _08484_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03094_ (net)
                  0.15    0.00    3.59 v _08501_/A2 (sky130_fd_sc_hd__a211oi_4)
    17    0.06    0.69    0.67    4.26 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _03111_ (net)
                  0.69    0.00    4.26 ^ _09965_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.13    0.19    4.45 v _09965_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01013_ (net)
                  0.13    0.00    4.45 v core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    9.03   library setup time
                                  9.03   data required time
-----------------------------------------------------------------------------
                                  9.03   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_src1_value_a3[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.12    0.48    0.48 ^ core.CPU_src1_value_a3[9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_src1_value_a3[9] (net)
                  0.12    0.00    0.48 ^ _05964_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.06    0.08    0.56 v _05964_/Y (sky130_fd_sc_hd__inv_1)
                                         _05664_ (net)
                  0.06    0.00    0.56 v _11542_/B (sky130_fd_sc_hd__ha_1)
     7    0.02    0.13    0.36    0.92 v _11542_/SUM (sky130_fd_sc_hd__ha_1)
                                         _05670_ (net)
                  0.13    0.00    0.92 v _08072_/B (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.73    1.65 v _08072_/X (sky130_fd_sc_hd__or4_2)
                                         _02699_ (net)
                  0.14    0.00    1.65 v _08077_/D (sky130_fd_sc_hd__or4_2)
     2    0.01    0.14    0.63    2.28 v _08077_/X (sky130_fd_sc_hd__or4_2)
                                         _02704_ (net)
                  0.14    0.00    2.28 v _08078_/B1 (sky130_fd_sc_hd__a211oi_4)
     2    0.02    0.27    0.32    2.60 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _02705_ (net)
                  0.27    0.00    2.60 ^ _08288_/A3 (sky130_fd_sc_hd__o311ai_4)
     3    0.01    0.14    0.12    2.72 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
                                         _02906_ (net)
                  0.14    0.00    2.72 v _08482_/A2 (sky130_fd_sc_hd__a2111oi_1)
     1    0.01    0.46    0.52    3.24 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         _03092_ (net)
                  0.46    0.00    3.24 ^ _08483_/C1 (sky130_fd_sc_hd__a2111oi_1)
     1    0.01    0.13    0.14    3.38 v _08483_/Y (sky130_fd_sc_hd__a2111oi_1)
                                         _03093_ (net)
                  0.13    0.00    3.38 v _08484_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.01    0.15    0.20    3.59 v _08484_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _03094_ (net)
                  0.15    0.00    3.59 v _08501_/A2 (sky130_fd_sc_hd__a211oi_4)
    17    0.06    0.69    0.67    4.26 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
                                         _03111_ (net)
                  0.69    0.00    4.26 ^ _09965_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.13    0.19    4.45 v _09965_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01013_ (net)
                  0.13    0.00    4.45 v core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  4.45   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    9.03   library setup time
                                  9.03   data required time
-----------------------------------------------------------------------------
                                  9.03   data required time
                                 -4.45   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.184683158993721

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1231

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.01834726892411709

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8709

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1209

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_src1_value_a3[9]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ core.CPU_src1_value_a3[9]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.48    0.48 ^ core.CPU_src1_value_a3[9]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.08    0.56 v _05964_/Y (sky130_fd_sc_hd__inv_1)
   0.36    0.92 v _11542_/SUM (sky130_fd_sc_hd__ha_1)
   0.73    1.65 v _08072_/X (sky130_fd_sc_hd__or4_2)
   0.63    2.28 v _08077_/X (sky130_fd_sc_hd__or4_2)
   0.32    2.60 ^ _08078_/Y (sky130_fd_sc_hd__a211oi_4)
   0.12    2.72 v _08288_/Y (sky130_fd_sc_hd__o311ai_4)
   0.52    3.24 ^ _08482_/Y (sky130_fd_sc_hd__a2111oi_1)
   0.14    3.38 v _08483_/Y (sky130_fd_sc_hd__a2111oi_1)
   0.20    3.59 v _08484_/Y (sky130_fd_sc_hd__xnor2_1)
   0.67    4.26 ^ _08501_/Y (sky130_fd_sc_hd__a211oi_4)
   0.19    4.45 v _09965_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    4.45 v core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           4.45   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock network delay (ideal)
  -0.48    9.07   clock uncertainty
   0.00    9.07   clock reconvergence pessimism
           9.07 ^ core.CPU_Xreg_value_a4[9][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04    9.03   library setup time
           9.03   data required time
---------------------------------------------------------
           9.03   data required time
          -4.45   data arrival time
---------------------------------------------------------
           4.58   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a2[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a3[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ core.CPU_rd_a2[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    0.40 v core.CPU_rd_a2[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.40 v core.CPU_rd_a3[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_2)
           0.40   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.76    0.76   clock uncertainty
   0.00    0.76   clock reconvergence pessimism
           0.76 ^ core.CPU_rd_a3[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.06    0.82   library hold time
           0.82   data required time
---------------------------------------------------------
           0.82   data required time
          -0.40   data arrival time
---------------------------------------------------------
          -0.42   slack (VIOLATED)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
4.4476

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
4.5807

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
102.992625

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.92e-03   8.81e-04   1.04e-08   6.80e-03  57.0%
Combinational          1.62e-03   3.51e-03   1.08e-08   5.14e-03  43.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.54e-03   4.39e-03   2.11e-08   1.19e-02 100.0%
                          63.2%      36.8%       0.0%
