0 2019-Jan-05 10:42:56.427287 - [DEBUG] Set-up the command-line parameters
1 2019-Jan-05 10:42:56.427708 - [INFO] Chosen operation mode: 'phasarLLVM'
2 2019-Jan-05 10:42:56.428068 - [INFO] No configuration file is used.
3 2019-Jan-05 10:42:56.428145 - [INFO] Program options have been successfully parsed.
4 2019-Jan-05 10:42:56.428236 - [INFO] Check program options for logical errors.
5 2019-Jan-05 10:42:56.428326 - [INFO] Set-up IR database.
6 2019-Jan-05 10:42:56.435070 - [INFO] Constructed the analysis controller.
7 2019-Jan-05 10:42:56.435183 - [INFO] Found the following IR files for this project: 
8 2019-Jan-05 10:42:56.435245 - [INFO] 	main.ll
9 2019-Jan-05 10:42:56.435326 - [INFO] Check for chosen entry points.
10 2019-Jan-05 10:42:56.435389 - [INFO] link all llvm modules into a single module for WPA ...

11 2019-Jan-05 10:42:56.435447 - [INFO] link all llvm modules into a single module for WPA ended

12 2019-Jan-05 10:42:56.435508 - [INFO] Preprocess module: main.ll
13 2019-Jan-05 10:42:56.435855 - [INFO] Running GeneralStatisticsPass
14 2019-Jan-05 10:42:56.436015 - [INFO] Running ValueAnnotationPass
15 2019-Jan-05 10:42:56.436492 - [INFO] GeneralStatisticsPass summary for module: 'main.ll'

16 2019-Jan-05 10:42:56.436556 - [INFO] Allocated Types    : 1
17 2019-Jan-05 10:42:56.436620 - [INFO] Allocation Sites   : 8
18 2019-Jan-05 10:42:56.436678 - [INFO] Basic Blocks       : 9
19 2019-Jan-05 10:42:56.436735 - [INFO] Calls Sites        : 8
20 2019-Jan-05 10:42:56.436793 - [INFO] Functions          : 3
21 2019-Jan-05 10:42:56.436850 - [INFO] Globals            : 1
22 2019-Jan-05 10:42:56.436907 - [INFO] Global Pointer     : 1
23 2019-Jan-05 10:42:56.436965 - [INFO] Instructions       : 37
24 2019-Jan-05 10:42:56.437022 - [INFO] Memory Intrinsics  : 0
25 2019-Jan-05 10:42:56.437080 - [INFO] Store Instructions : 8
26 2019-Jan-05 10:42:56.437137 - [INFO]  
27 2019-Jan-05 10:42:56.437211 - [INFO]   i32
28 2019-Jan-05 10:42:56.437957 - [DEBUG] Analyzing function: main
29 2019-Jan-05 10:42:56.438423 - [INFO] Reconstruct the class hierarchy.
30 2019-Jan-05 10:42:56.438493 - [INFO] Construct type hierarchy
31 2019-Jan-05 10:42:56.438554 - [DEBUG] Analyse types in module: main.ll
32 2019-Jan-05 10:42:56.438777 - [DEBUG] Reconstruct virtual function table for module: main.ll
33 2019-Jan-05 10:42:56.438847 - [INFO] Reconstruction of class hierarchy completed.
34 2019-Jan-05 10:42:56.438910 - [INFO] Starting CallGraphAnalysisType: OTF
35 2019-Jan-05 10:42:56.439031 - [DEBUG] Walking in function: main
36 2019-Jan-05 10:42:56.439121 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24, ID: 10
37 2019-Jan-05 10:42:56.439540 - [DEBUG] Found 1 possible target(s)
38 2019-Jan-05 10:42:56.439600 - [DEBUG] Target name: llvm.dbg.declare
39 2019-Jan-05 10:42:56.439687 - [DEBUG] Walking in function: llvm.dbg.declare
40 2019-Jan-05 10:42:56.439750 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
41 2019-Jan-05 10:42:56.439814 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %untainted, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27, ID: 11
42 2019-Jan-05 10:42:56.440159 - [DEBUG] Found 1 possible target(s)
43 2019-Jan-05 10:42:56.440219 - [DEBUG] Target name: llvm.dbg.declare
44 2019-Jan-05 10:42:56.440293 - [DEBUG] Walking in function: llvm.dbg.declare
45 2019-Jan-05 10:42:56.440355 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
46 2019-Jan-05 10:42:56.440419 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %taint, metadata !28, metadata !22), !dbg !29, !phasar.instruction.id !30, ID: 12
47 2019-Jan-05 10:42:56.440760 - [DEBUG] Found 1 possible target(s)
48 2019-Jan-05 10:42:56.440820 - [DEBUG] Target name: llvm.dbg.declare
49 2019-Jan-05 10:42:56.440894 - [DEBUG] Walking in function: llvm.dbg.declare
50 2019-Jan-05 10:42:56.440956 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
51 2019-Jan-05 10:42:56.441019 - [DEBUG] Found static call-site: %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
52 2019-Jan-05 10:42:56.441420 - [DEBUG] Found 1 possible target(s)
53 2019-Jan-05 10:42:56.441480 - [DEBUG] Target name: getenv
54 2019-Jan-05 10:42:56.441560 - [DEBUG] Walking in function: getenv
55 2019-Jan-05 10:42:56.441623 - [DEBUG] Function already visited or only declaration: getenv
56 2019-Jan-05 10:42:56.441688 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
57 2019-Jan-05 10:42:56.442064 - [DEBUG] Found 1 possible target(s)
58 2019-Jan-05 10:42:56.442123 - [DEBUG] Target name: llvm.dbg.declare
59 2019-Jan-05 10:42:56.442197 - [DEBUG] Walking in function: llvm.dbg.declare
60 2019-Jan-05 10:42:56.442260 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
61 2019-Jan-05 10:42:56.442324 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
62 2019-Jan-05 10:42:56.442666 - [DEBUG] Found 1 possible target(s)
63 2019-Jan-05 10:42:56.442725 - [DEBUG] Target name: llvm.dbg.declare
64 2019-Jan-05 10:42:56.442799 - [DEBUG] Walking in function: llvm.dbg.declare
65 2019-Jan-05 10:42:56.442862 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
66 2019-Jan-05 10:42:56.442926 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a5, metadata !64, metadata !22), !dbg !65, !phasar.instruction.id !66, ID: 29
67 2019-Jan-05 10:42:56.443267 - [DEBUG] Found 1 possible target(s)
68 2019-Jan-05 10:42:56.443326 - [DEBUG] Target name: llvm.dbg.declare
69 2019-Jan-05 10:42:56.443401 - [DEBUG] Walking in function: llvm.dbg.declare
70 2019-Jan-05 10:42:56.443463 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
71 2019-Jan-05 10:42:56.443527 - [DEBUG] Found static call-site: call void @llvm.dbg.declare(metadata i32* %a7, metadata !72, metadata !22), !dbg !74, !phasar.instruction.id !75, ID: 33
72 2019-Jan-05 10:42:56.443868 - [DEBUG] Found 1 possible target(s)
73 2019-Jan-05 10:42:56.443927 - [DEBUG] Target name: llvm.dbg.declare
74 2019-Jan-05 10:42:56.444001 - [DEBUG] Walking in function: llvm.dbg.declare
75 2019-Jan-05 10:42:56.444064 - [DEBUG] Function already visited or only declaration: llvm.dbg.declare
76 2019-Jan-05 10:42:56.444126 - [INFO] Call graph has been constructed
77 2019-Jan-05 10:42:56.444187 - [INFO] Performing analysis: plugin
78 2019-Jan-05 10:42:56.444254 - [DEBUG] Loading shared object library: '/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so'
79 2019-Jan-05 10:42:56.444749 - [INFO] Solving plugin: mono
PhASAR v1218
A LLVM-based static analysis framework

--- Configuration ---
Project ID: myphasarproject
Graph ID: 123456
Module(s): main.ll 
Data-flow analysis: plugin 
WPA: 1
Mem2reg: 0
Print edge recorder: 0
Analysis plugin(s): 
/home/sebastian/.qt-creator-workspace/build-Phasar-Desktop-Debug/EnvironmentVariableTainting/libEnvironmentVariableTainting.so
Output: results.json
All modules loaded
PTG construction ...
PTG construction ended
DONE
init - MonoIntraEnvironmentVariableTracing

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %untainted = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %taint = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %a = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %a3 = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %a5 = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  %a7 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)
Dumping facts
=============
=============


  store i32 0, i32* %retval, align 4, !phasar.instruction.id !20
Got store instruction
Removed 0 memory locations from facts
Dumping facts
=============
=============


  call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24
Got call instruction
Dumping facts
=============
=============


  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27
Got call instruction
Dumping facts
=============
=============


  call void @llvm.dbg.declare(metadata i32* %taint, metadata !28, metadata !22), !dbg !29, !phasar.instruction.id !30
Got call instruction
Dumping facts
=============
=============


  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
Got call instruction
Adding call instruction fact
Dumping facts
=============
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
=============

Added line number: 10

  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
Got store instruction
Removed 0 memory locations from facts
Adding memory location (store)
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
=============

Added line number: 10
Added line number: 10

  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
Got load instruction
Adding load instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
=============

Added line number: 10
Added line number: 10
Added line number: 11

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
Got switch instruction
Adding switch instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 11

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
Got switch instruction
Adding switch instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 11

  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 11

  br label %sw.bb, !dbg !41, !phasar.instruction.id !42
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 11

  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11

  switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11

  switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11

  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11

  br label %sw.bb2, !dbg !50, !phasar.instruction.id !51
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11

  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22

  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22
Added line number: 22

  br label %sw.epilog, !dbg !56, !phasar.instruction.id !57
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22
Added line number: 22

  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22
Added line number: 22
Added line number: 25

  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  br label %sw.epilog4, !dbg !62, !phasar.instruction.id !63
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 11
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  call void @llvm.dbg.declare(metadata i32* %a5, metadata !64, metadata !22), !dbg !65, !phasar.instruction.id !66
Got call instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  store i32 0, i32* %a5, align 4, !dbg !65, !phasar.instruction.id !67
Got store instruction
Removed 0 memory locations from facts
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  %2 = load i32, i32* %untainted, align 4, !dbg !68, !phasar.instruction.id !69
Got load instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71
Got switch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71
Got switch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  call void @llvm.dbg.declare(metadata i32* %a7, metadata !72, metadata !22), !dbg !74, !phasar.instruction.id !75
Got call instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  store i32 0, i32* %a7, align 4, !dbg !74, !phasar.instruction.id !76
Got store instruction
Removed 0 memory locations from facts
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25

  br label %sw.epilog8, !dbg !77, !phasar.instruction.id !78
Got branch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  %3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80
Got load instruction
Adding load instruction fact
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
  %3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80
=============

Added line number: 19
Added line number: 14
Added line number: 10
Added line number: 10
Added line number: 11
Added line number: 16
Added line number: 22
Added line number: 22
Added line number: 25
Added line number: 25
Added line number: 37

  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
Got store instruction
Removed 0 memory locations from facts
Adding memory location (store)
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
=============


  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
Got load instruction
Adding load instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
=============


  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
Got switch instruction
Adding switch instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
Got switch instruction
Adding switch instruction fact
Dumping facts
=============
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  br label %sw.bb, !dbg !41, !phasar.instruction.id !42
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
=============


  br label %sw.bb2, !dbg !50, !phasar.instruction.id !51
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
=============


  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
=============


  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
=============


  br label %sw.epilog, !dbg !56, !phasar.instruction.id !57
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
=============


  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
=============


  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  br label %sw.epilog4, !dbg !62, !phasar.instruction.id !63
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  call void @llvm.dbg.declare(metadata i32* %a5, metadata !64, metadata !22), !dbg !65, !phasar.instruction.id !66
Got call instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  store i32 0, i32* %a5, align 4, !dbg !65, !phasar.instruction.id !67
Got store instruction
Removed 0 memory locations from facts
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  %2 = load i32, i32* %untainted, align 4, !dbg !68, !phasar.instruction.id !69
Got load instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71
Got switch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71
Got switch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  %3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80
Got load instruction
Adding load instruction fact
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
  %3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80
=============


  call void @llvm.dbg.declare(metadata i32* %a7, metadata !72, metadata !22), !dbg !74, !phasar.instruction.id !75
Got call instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  store i32 0, i32* %a7, align 4, !dbg !74, !phasar.instruction.id !76
Got store instruction
Removed 0 memory locations from facts
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  br label %sw.epilog8, !dbg !77, !phasar.instruction.id !78
Got branch instruction
Dumping facts
=============
  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49
  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40
  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44
  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54
  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55
  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60
  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61
=============


  %rc = alloca i32, align 4, !phasar.instruction.id !13
Got operands checking instruction (alloca)

  %untainted = alloca i32, align 4, !phasar.instruction.id !14
Got operands checking instruction (alloca)

  %retval = alloca i32, align 4, !phasar.instruction.id !12
Got operands checking instruction (alloca)

  store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49

  store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40

  store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33
Got store instruction
Removed 0 memory locations from facts
Adding memory location (store)

  %call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32
Got call instruction
Adding call instruction fact

  store i32 0, i32* %retval, align 4, !phasar.instruction.id !20
Got store instruction
Removed 0 memory locations from facts

  %a7 = alloca i32, align 4, !phasar.instruction.id !19
Got operands checking instruction (alloca)

  %a5 = alloca i32, align 4, !phasar.instruction.id !18
Got operands checking instruction (alloca)

  %a = alloca i32, align 4, !phasar.instruction.id !16
Got operands checking instruction (alloca)

  %a3 = alloca i32, align 4, !phasar.instruction.id !17
Got operands checking instruction (alloca)

  call void @llvm.dbg.declare(metadata i32* %taint, metadata !28, metadata !22), !dbg !29, !phasar.instruction.id !30
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %untainted, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27
Got call instruction

  call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24
Got call instruction

  %taint = alloca i32, align 4, !phasar.instruction.id !15
Got operands checking instruction (alloca)

  %0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35
Got load instruction
Adding load instruction fact

  br label %sw.bb, !dbg !41, !phasar.instruction.id !42

  %1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44

  switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37
Got switch instruction
Adding switch instruction fact

  br label %sw.bb2, !dbg !50, !phasar.instruction.id !51

  %2 = load i32, i32* %untainted, align 4, !dbg !68, !phasar.instruction.id !69
Got load instruction

  switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46

  call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54

  store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55

  br label %sw.epilog, !dbg !56, !phasar.instruction.id !57

  call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60

  store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61

  br label %sw.epilog4, !dbg !62, !phasar.instruction.id !63

  call void @llvm.dbg.declare(metadata i32* %a5, metadata !64, metadata !22), !dbg !65, !phasar.instruction.id !66
Got call instruction

  store i32 0, i32* %a5, align 4, !dbg !65, !phasar.instruction.id !67
Got store instruction
Removed 0 memory locations from facts

  %3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80
Got load instruction
Adding load instruction fact

  br label %sw.epilog8, !dbg !77, !phasar.instruction.id !78
Got branch instruction

  switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71
Got switch instruction

  call void @llvm.dbg.declare(metadata i32* %a7, metadata !72, metadata !22), !dbg !74, !phasar.instruction.id !75
Got call instruction

  store i32 0, i32* %a7, align 4, !dbg !74, !phasar.instruction.id !76
Got store instruction
Removed 0 memory locations from facts

  ret i32 %3, !dbg !81, !phasar.instruction.id !82worklist size: 39
worklist size: 38
worklist size: 37
worklist size: 36
worklist size: 35
worklist size: 34
worklist size: 33
worklist size: 32
worklist size: 31
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 27
worklist size: 27
worklist size: 27
worklist size: 28
worklist size: 28
worklist size: 28
worklist size: 28
worklist size: 28
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 29
worklist size: 30
worklist size: 30
worklist size: 30
worklist size: 30
worklist size: 30
worklist size: 29
worklist size: 28
worklist size: 27
worklist size: 26
worklist size: 25
worklist size: 24
worklist size: 23
worklist size: 22
worklist size: 21
worklist size: 20
worklist size: 19
worklist size: 18
worklist size: 17
worklist size: 16
worklist size: 15
worklist size: 14
worklist size: 13
worklist size: 12
worklist size: 11
worklist size: 10
worklist size: 9
worklist size: 8
worklist size: 7
worklist size: 6
worklist size: 5
worklist size: 4
worklist size: 3
worklist size: 2
worklist size: 1
LLVM-Intra-Monotone solver results:
-----------------------------------
Instruction:
%rc = alloca i32, align 4, !phasar.instruction.id !13, ID: 2
Facts:
	EMPTY


Instruction:
%untainted = alloca i32, align 4, !phasar.instruction.id !14, ID: 3
Facts:
	EMPTY


Instruction:
%retval = alloca i32, align 4, !phasar.instruction.id !12, ID: 1
Facts:
	EMPTY


Instruction:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
Facts:
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
Facts:
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
Facts:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13


Instruction:
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
Facts:
	EMPTY


Instruction:
store i32 0, i32* %retval, align 4, !phasar.instruction.id !20, ID: 9
Facts:
	EMPTY


Instruction:
%a7 = alloca i32, align 4, !phasar.instruction.id !19, ID: 8
Facts:
	EMPTY


Instruction:
%a5 = alloca i32, align 4, !phasar.instruction.id !18, ID: 7
Facts:
	EMPTY


Instruction:
%a = alloca i32, align 4, !phasar.instruction.id !16, ID: 5
Facts:
	EMPTY


Instruction:
%a3 = alloca i32, align 4, !phasar.instruction.id !17, ID: 6
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %taint, metadata !28, metadata !22), !dbg !29, !phasar.instruction.id !30, ID: 12
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %untainted, metadata !25, metadata !22), !dbg !26, !phasar.instruction.id !27, ID: 11
Facts:
	EMPTY


Instruction:
call void @llvm.dbg.declare(metadata i32* %rc, metadata !21, metadata !22), !dbg !23, !phasar.instruction.id !24, ID: 10
Facts:
	EMPTY


Instruction:
%taint = alloca i32, align 4, !phasar.instruction.id !15, ID: 4
Facts:
	EMPTY


Instruction:
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
Facts:
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13


Instruction:
br label %sw.bb, !dbg !41, !phasar.instruction.id !42, ID: 18
Facts:
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
Facts:
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
Facts:
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15


Instruction:
br label %sw.bb2, !dbg !50, !phasar.instruction.id !51, ID: 22
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
%2 = load i32, i32* %untainted, align 4, !dbg !68, !phasar.instruction.id !69, ID: 31
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
switch i32 %1, label %sw.default1 [
    i32 0, label %sw.bb2
  ], !dbg !45, !phasar.instruction.id !46, ID: 20
Facts:
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16


Instruction:
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23


Instruction:
br label %sw.epilog, !dbg !56, !phasar.instruction.id !57, ID: 25
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24


Instruction:
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24


Instruction:
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26


Instruction:
br label %sw.epilog4, !dbg !62, !phasar.instruction.id !63, ID: 28
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
call void @llvm.dbg.declare(metadata i32* %a5, metadata !64, metadata !22), !dbg !65, !phasar.instruction.id !66, ID: 29
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
switch i32 %0, label %sw.default [
    i32 0, label %sw.bb
  ], !dbg !36, !phasar.instruction.id !37, ID: 16
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
store i32 0, i32* %a5, align 4, !dbg !65, !phasar.instruction.id !67, ID: 30
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
%3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80, ID: 36
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
br label %sw.epilog8, !dbg !77, !phasar.instruction.id !78, ID: 35
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
switch i32 %2, label %sw.epilog8 [
    i32 0, label %sw.bb6
  ], !dbg !70, !phasar.instruction.id !71, ID: 32
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
call void @llvm.dbg.declare(metadata i32* %a7, metadata !72, metadata !22), !dbg !74, !phasar.instruction.id !75, ID: 33
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.inst80 2019-Jan-05 10:42:56.655282 - [INFO] Write results to file
81 2019-Jan-05 10:42:56.655503 - [INFO] Shutdown llvm and the analysis framework.

ruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
store i32 0, i32* %a7, align 4, !dbg !74, !phasar.instruction.id !76, ID: 34
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27


Instruction:
ret i32 %3, !dbg !81, !phasar.instruction.id !82, ID: 37
Facts:
store i32 1, i32* %rc, align 4, !dbg !47, !phasar.instruction.id !49, ID: 21
store i32 1, i32* %rc, align 4, !dbg !38, !phasar.instruction.id !40, ID: 17
store i32 %call, i32* %taint, align 4, !dbg !29, !phasar.instruction.id !33, ID: 14
%call = call i32 @getenv(i8* getelementptr inbounds ([5 x i8], [5 x i8]* @.str, i32 0, i32 0)), !dbg !31, !phasar.instruction.id !32, ID: 13
%0 = load i32, i32* %taint, align 4, !dbg !34, !phasar.instruction.id !35, ID: 15
%1 = load i32, i32* %rc, align 4, !dbg !43, !phasar.instruction.id !44, ID: 19
call void @llvm.dbg.declare(metadata i32* %a, metadata !52, metadata !22), !dbg !53, !phasar.instruction.id !54, ID: 23
store i32 1, i32* %a, align 4, !dbg !53, !phasar.instruction.id !55, ID: 24
call void @llvm.dbg.declare(metadata i32* %a3, metadata !58, metadata !22), !dbg !59, !phasar.instruction.id !60, ID: 26
store i32 1, i32* %a3, align 4, !dbg !59, !phasar.instruction.id !61, ID: 27
%3 = load i32, i32* %rc, align 4, !dbg !79, !phasar.instruction.id !80, ID: 36


