// Seed: 1354215196
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  assign id_2 = id_1;
  always @(posedge id_3) id_2 = 1;
  logic id_3 (
      id_1,
      id_2,
      id_1,
      1,
      id_2
  );
  logic id_4;
endmodule
