$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 3 # data_0 [2:0] $end
  $var wire 3 $ data_1 [2:0] $end
  $var wire 3 % data_2 [2:0] $end
  $var wire 3 & data_3 [2:0] $end
  $var wire 3 ' data_4 [2:0] $end
  $var wire 3 ( data_5 [2:0] $end
  $var wire 3 ) data_6 [2:0] $end
  $var wire 3 * data_7 [2:0] $end
  $var wire 3 + sel [2:0] $end
  $var wire 3 , out [2:0] $end
  $scope module mux $end
   $var wire 3 # data_0 [2:0] $end
   $var wire 3 $ data_1 [2:0] $end
   $var wire 3 % data_2 [2:0] $end
   $var wire 3 & data_3 [2:0] $end
   $var wire 3 ' data_4 [2:0] $end
   $var wire 3 ( data_5 [2:0] $end
   $var wire 3 ) data_6 [2:0] $end
   $var wire 3 * data_7 [2:0] $end
   $var wire 3 + sel [2:0] $end
   $var wire 3 , out [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b001 $
b010 %
b011 &
b100 '
b101 (
b110 )
b111 *
b000 +
b000 ,
#10
b001 +
b001 ,
#20
b010 +
b010 ,
#30
b011 +
b011 ,
#40
b100 +
b100 ,
#50
b101 +
b101 ,
#60
b110 +
b110 ,
#70
b111 +
b111 ,
#80
b000 +
b000 ,
#90
b001 +
b001 ,
#100
b010 +
b010 ,
#110
b011 +
b011 ,
#120
b100 +
b100 ,
#130
b101 +
b101 ,
#140
b110 +
b110 ,
#150
b111 +
b111 ,
#160
b000 +
b000 ,
#170
b001 +
b001 ,
#180
b010 +
b010 ,
#190
b011 +
b011 ,
