// Seed: 3495621287
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_7 = 32'd76
) (
    input tri0 id_0
    , id_15,
    output wor id_1,
    output uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wand _id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri1 id_13
);
  logic id_16;
  ;
  assign id_15[id_7] = id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
