`include "../../../chisel_processors/P1/xilinx_ip/hdl/galois.system.P1TVFPGAConfig.v"
`include "../../../chisel_processors/P1/xilinx_ip/hdl/galois.system.P1TVFPGAConfig.behav_srams.v"
