#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Aug 31 11:21:10 2021
# Process ID: 11380
# Log file: C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.runs/synth_1/uart_rx.vds
# Journal file: C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_rx.tcl -notrace
Command: synth_design -top uart_rx -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
ERROR: [Synth 8-2510] parameter initial value cannot be omitted in this mode of verilog [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:27]
INFO: [Synth 8-2350] module uart_rx ignored due to previous errors [C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v:14]
Failed to read verilog 'C:/Users/FranticUser/Desktop/Code/Vivado Projects/UART_controller/UART_controller.srcs/sources_1/new/uart_rx.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 5 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Aug 31 11:21:14 2021...
