// Seed: 1232972011
module module_0;
  bit id_1;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
  id_2 :
  assert property (@(1 == -1'b0) 1) id_1 <= -1 - id_2;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    id_9,
    output tri id_4,
    output wor id_5,
    input supply1 id_6,
    input supply0 id_7
);
  uwire id_10 = id_7;
  nor primCall (id_0, id_1, id_10, id_2, id_3, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2;
  assign id_1 = id_1;
  wire id_3;
  parameter id_4 = -1;
  assign id_1 = id_1;
endmodule
