Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  5 16:27:05 2022
| Host         : greeeenhandzpx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   100 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      8 |            1 |
|    16+ |           98 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           29 |
| No           | No                    | Yes                    |              65 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             992 |          401 |
| Yes          | No                    | Yes                    |              24 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|        Clock Signal       |                                       Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  u_cpu/u_pc/bbstub_spo[6] |                                                                                           |                  |                1 |              1 |
|  UCLK/inst/clk_out1       | u_res_display/led_ca_i_1_n_1                                                              | rst_i_IBUF       |                5 |              8 |
|  UCLK/inst/clk_out1       | u_res_display/cnt_end                                                                     | rst_i_IBUF       |                6 |             16 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[27][31]_i_1_n_1                                                      |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[3][31]_i_1_n_1                                                       |                  |               12 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[9][31]_i_1_n_1                                                       |                  |               15 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[11][31]_i_1_n_1                                                      |                  |               17 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[23][31]_i_1_n_1                                                      |                  |               21 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[4][31]_i_1_n_1                                                       |                  |               10 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[6][31]_i_1_n_1                                                       |                  |               16 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[21][31]_i_1_n_1                                                      |                  |                8 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[15][31]_i_1_n_1                                                      |                  |               23 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[17][31]_i_1_n_1                                                      |                  |                7 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[16][31]_i_1_n_1                                                      |                  |               10 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[7][31]_i_1_n_1                                                       |                  |               27 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[14][31]_i_1_n_1                                                      |                  |               14 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[5][31]_i_1_n_1                                                       |                  |               11 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[25][31]_i_1_n_1                                                      |                  |                8 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[1][31]_i_1_n_1                                                       |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[24][31]_i_1_n_1                                                      |                  |               11 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[2][31]_i_1_n_1                                                       |                  |               11 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[20][31]_i_1_n_1                                                      |                  |                9 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[28][31]_i_1_n_1                                                      |                  |                9 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[10][31]_i_1_n_1                                                      |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[18][31]_i_1_n_1                                                      |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[19][31]_i_1_n_1                                                      |                  |                8 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[30][31]_i_1_n_1                                                      |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[8][31]_i_1_n_1                                                       |                  |               15 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[29][31]_i_1_n_1                                                      |                  |               10 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[31][31]_i_1_n_1                                                      |                  |               22 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[13][31]_i_1_n_1                                                      |                  |               13 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[22][31]_i_1_n_1                                                      |                  |               10 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[26][31]_i_1_n_1                                                      |                  |                8 |             32 |
|  UCLK/inst/clk_out1       | u_cpu/u_rf/registers[12][31]_i_1_n_1                                                      |                  |               11 |             32 |
|  n_0_1358_BUFG            |                                                                                           |                  |               28 |             32 |
|  UCLK/inst/clk_out1       |                                                                                           | rst_i_IBUF       |               25 |             65 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0 |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                  |               32 |            128 |
|  UCLK/inst/clk_out1       | dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                  |               32 |            128 |
+---------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+


