# Tiny Tapeout project information
project:
  title:        "VGA Timing Experiments"                                               # Project title
  author:       "Rebecca G. Bettencourt"                                               # Your name
  discord:      "YoukaiRempeka"                                                        # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Configurable VGA signal generator for experimentation purposes."      # One line description of what your project does
  language:     "Verilog"                                                              # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0                                                                      # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rebeccargb_vga_timing_experiments"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "hvsync_generator.v"
    - "pattern_generator.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "A0"
  ui[1]: "A1"
  ui[2]: "A2"
  ui[3]: "A3"
  ui[4]: "D8"
  ui[5]: "D9"
  ui[6]: "D10"
  ui[7]: "WE"

  # Outputs
  uo[0]: "R1"
  uo[1]: "G1"
  uo[2]: "B1"
  uo[3]: "VSync"
  uo[4]: "R0"
  uo[5]: "G0"
  uo[6]: "B0"
  uo[7]: "HSync"

  # Bidirectional pins
  uio[0]: "D0"
  uio[1]: "D1"
  uio[2]: "D2"
  uio[3]: "D3"
  uio[4]: "D4"
  uio[5]: "D5"
  uio[6]: "D6"
  uio[7]: "D7"

# Do not change!
yaml_version: 6
