library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FlipFlop is
  Port
  (
    clk: in std_logic
  );
end FlipFlop;

architecture Behavioral of FlipFlop is

begin

end Behavioral;
