{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.30002",
   "Default View_TopLeft":"735,987",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 9 -x 5140 -y 570 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 9 -x 5140 -y 760 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 9 -x 5140 -y 510 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 9 -x 5140 -y 540 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 200 -y 1300 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 530 -y 1280 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 900 -y 1260 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 7 -x 3900 -y 630 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1530 -y 1350 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3040 -y 1010 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1530 -y 1050 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1530 -y 740 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 8 -x 4840 -y 1150 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2210 -y 860 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 8 -x 4840 -y 540 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3040 -y 160 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3040 -y 380 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 3900 -y 210 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 8 50 1170 360 1170 710 1420 1130 580 1940 580 2640 50 3490 410 4530
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 NJ 1440 NJ 1440 NJ 1440 1090J
preplace netloc RESET_0_1 1 0 8 40 1160 350 1180 700 1430 1160 590 1810 620 2630 40 3550 400 4370J
preplace netloc RX_CLOCK_0_1 1 0 1 20J 1250n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 1310
preplace netloc RX_IDATA_0_1 1 0 1 20J 1350n
preplace netloc RX_QDATA_0_1 1 0 1 30J 1370n
preplace netloc RX_RESET_0_1 1 0 1 20J 1280n
preplace netloc RX_VALID_0_1 1 0 1 30J 1330n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 8 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 3470J 420 NJ
preplace netloc act_power_0_POWER 1 7 2 4500 760 NJ
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 8 1 NJ 540
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 8 1 5120J 560n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2720 490 3430J 450 4250
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2700 500 3410J 430 4260
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2690 510 3360J 470 4320
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2700 10 NJ 10 4250
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 1 4350 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 1 4380 130n
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 1 4390 90n
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 1 4360 110n
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2680 520 NJ 520 4280
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2710 20 NJ 20 4290
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2670 530 3380J 510 4300
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2660 540 3540J 500 4270
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2650 550 3530J 490 4290
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 5 1220 860 1820 590 NJ 590 3430 750 4540
preplace netloc data_delay_0_IDATA_OUT 1 3 5 1200 610 1930 630 NJ 630 3480 740 4550
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 1150 1220n
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 5 1180 910 1880J 1080 2600J 860 3370J 870 4460
preplace netloc data_delay_0_QDATA_OUT 1 3 5 1210 870 1830 640 NJ 640 3440 730 4560
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 1120 1240n
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 5 1190 920 1860J 1090 2620J 870 3360J 880 4430
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 1300
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 1260
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 1280
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 3 2530 1400 NJ 1400 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 3 2520J 560 3520J 480 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 3 2540J 570 3480J 440 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 3 NJ 720 3510J 460 N
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1270 890 1830J 1150 2520
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1270 570 NJ 570 2480
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1280 600 NJ 600 2490
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1240 1150 1790J 1170 2480
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1260 900 1820J 1160 2500
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1230 1160 1780J 1180 2510
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 2 3500 990 4340
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 2 3450 770 4520
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 2 3400 860 4510
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 2 3420 530 4420
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 4 1940 1120 2610J 820 NJ 820 4450
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 4 1930 1140 NJ 1140 NJ 1140 4400
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 3370 160n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3480 180n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 3360 140n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 2 3460 760 4490
preplace netloc hier_fft_ofdm_event_data_in_channel_halt 1 6 2 NJ 1070 4270
preplace netloc hier_fft_ofdm_event_frame_started 1 6 2 NJ 1010 4320
preplace netloc hier_fft_ofdm_event_tlast_missing 1 6 2 NJ 1050 4290
preplace netloc hier_fft_ofdm_event_tlast_unexpected 1 6 2 NJ 1030 4300
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3390 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3360 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3370 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3380 320n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 5 1250 930 1840J 1100 2540 840 NJ 840 4440
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 5 1260 940 1780J 1130 2550 810 NJ 810 4480
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 5 1280 950 1790J 1110 2560 830 NJ 830 4470
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 3 2580 1160 NJ 1160 N
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 3 2710 850 NJ 850 4410
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 3 2590 1170 NJ 1170 4330
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 3 2570 1190 NJ 1190 4310
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 8 1 5120J 510n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1920 730n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1800 710n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 1910 750n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1810 770n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 N 1320
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 N 1280
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 N 1300
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 4 1940 1220 NJ 1220 3550J 1020 NJ
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 4 1870 1200 NJ 1200 3530J 980 NJ
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 4 1850 1190 2540J 1180 3520J 960 NJ
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 1890 850n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1900 870n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 4 1930 1210 NJ 1210 3540J 1000 NJ
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 1170 1300n
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 1140 1320n
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 1110 1340n
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 1100 1360n
levelinfo -pg 1 0 200 530 900 1530 2210 3040 3900 4840 5140
pagesize -pg 1 -db -bbox -sgen -250 0 5400 1540
"
}
0
