// Seed: 4188404318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_13 = 1;
  assign id_17 = id_14;
  wor id_18 = 1, id_19;
  always id_2 = id_13;
  wire id_20;
  wire id_21;
  wire id_22, id_23;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    output wire id_6,
    output uwire id_7,
    inout supply0 id_8,
    input wire id_9,
    input wand id_10,
    output supply0 id_11,
    input tri0 id_12,
    output uwire id_13
    , id_16,
    output tri id_14
);
  assign id_8 = id_1;
  uwire id_17 = 1;
  always_comb id_13 = (1);
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_16,
      id_17,
      id_17
  );
  wire id_20, id_21;
  assign id_11 = -1;
endmodule
