Running: D:\SoftWare\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/mips_tb_isim_beh.exe -prj D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/IM.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/DM_output.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/DM_change.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/ALU_change.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/IFU.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/GRF.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/EXT.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/DM.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/Controller.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/ALU.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/cpu.v" into library work
Analyzing Verilog file "D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/mips_tb.v" into library work
Analyzing Verilog file "D:/SoftWare/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IM
Compiling module IFU
Compiling module Controller
Compiling module GRF
Compiling module B_transfer
Compiling module ALU
Compiling module DM_In
Compiling module DM_Out
Compiling module DM
Compiling module EXT
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 13 Verilog Units
Built simulation executable D:/coding_file/study/Lesson/co_lesson/lesson/p4/cpu/mips_tb_isim_beh.exe
Fuse Memory Usage: 33684 KB
Fuse CPU Usage: 702 ms
