{"Houle Gan": [0.07808350212872028, ["A fast and high-capacity electromagnetic solution for highspeed IC design", ["Houle Gan", "Dan Jiao"], "https://doi.org/10.1109/ICCAD.2007.4397235", 6, "iccad", 2007]], "Dan Jiao": [0, ["A fast and high-capacity electromagnetic solution for highspeed IC design", ["Houle Gan", "Dan Jiao"], "https://doi.org/10.1109/ICCAD.2007.4397235", 6, "iccad", 2007]], "Yang Yi": [0.012746322434395552, ["Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method", ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1109/ICCAD.2007.4397236", 4, "iccad", 2007]], "Peng Li": [0, ["Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method", ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1109/ICCAD.2007.4397236", 4, "iccad", 2007], ["Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397308", 6, "iccad", 2007], ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5, "iccad", 2007], ["A methodology for timing model characterization for statistical static timing analysis", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397351", 5, "iccad", 2007], ["Efficient VCO phase macromodel generation considering statistical parametric variations", ["Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397374", 5, "iccad", 2007]], "Vivek Sarin": [0, ["Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method", ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1109/ICCAD.2007.4397236", 4, "iccad", 2007]], "Weiping Shi": [0, ["Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method", ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1109/ICCAD.2007.4397236", 4, "iccad", 2007]], "Arun V. Sathanur": [0, ["Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach", ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1109/ICCAD.2007.4397237", 7, "iccad", 2007]], "Ritochit Chakraborty": [0, ["Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach", ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1109/ICCAD.2007.4397237", 7, "iccad", 2007]], "Vikram Jandhyala": [0, ["Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach", ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1109/ICCAD.2007.4397237", 7, "iccad", 2007]], "Zhonghai Lu": [0, ["Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip", ["Zhonghai Lu", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2007.4397238", 8, "iccad", 2007]], "Axel Jantsch": [0, ["Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip", ["Zhonghai Lu", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2007.4397238", 8, "iccad", 2007]], "Mohammad Abdullah Al Faruque": [0, ["Run-time adaptive on-chip communication scheme", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2007.4397239", 6, "iccad", 2007]], "Thomas Ebi": [0, ["Run-time adaptive on-chip communication scheme", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2007.4397239", 6, "iccad", 2007]], "Jorg Henkel": [0, ["Run-time adaptive on-chip communication scheme", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2007.4397239", 6, "iccad", 2007]], "Cheng-Hong Li": [0, ["Using functional independence conditions to optimize the performance of latency-insensitive systems", ["Cheng-Hong Li", "Luca P. Carloni"], "https://doi.org/10.1109/ICCAD.2007.4397240", 8, "iccad", 2007]], "Luca P. Carloni": [0, ["Using functional independence conditions to optimize the performance of latency-insensitive systems", ["Cheng-Hong Li", "Luca P. Carloni"], "https://doi.org/10.1109/ICCAD.2007.4397240", 8, "iccad", 2007]], "Imad A. Ferzli": [0, ["A geometric approach for early power grid verification using current constraints", ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "https://doi.org/10.1109/ICCAD.2007.4397241", 8, "iccad", 2007]], "Farid N. Najm": [0, ["A geometric approach for early power grid verification using current constraints", ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "https://doi.org/10.1109/ICCAD.2007.4397241", 8, "iccad", 2007]], "Lars Kruse": [0, ["A geometric approach for early power grid verification using current constraints", ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "https://doi.org/10.1109/ICCAD.2007.4397241", 8, "iccad", 2007]], "Ning Mi": [0, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007]], "Sheldon X.-D. Tan": [0, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007]], "Pu Liu": [0, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007]], "Jian Cui": [0, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007]], "Yici Cai": [0, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007]], "Xianlong Hong": [5.6014105354051935e-08, ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6, "iccad", 2007], ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Kai Sun": [0.007579641183838248, ["Parallel domain decomposition for simulation of large-scale power grids", ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "https://doi.org/10.1109/ICCAD.2007.4397243", 6, "iccad", 2007]], "Quming Zhou": [0, ["Parallel domain decomposition for simulation of large-scale power grids", ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "https://doi.org/10.1109/ICCAD.2007.4397243", 6, "iccad", 2007]], "Kartik Mohanram": [0, ["Parallel domain decomposition for simulation of large-scale power grids", ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "https://doi.org/10.1109/ICCAD.2007.4397243", 6, "iccad", 2007]], "Danny C. Sorensen": [0, ["Parallel domain decomposition for simulation of large-scale power grids", ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "https://doi.org/10.1109/ICCAD.2007.4397243", 6, "iccad", 2007]], "Robert Wille": [0, ["Fast exact Toffoli network synthesis of reversible logic", ["Robert Wille", "Daniel Grosse"], "https://doi.org/10.1109/ICCAD.2007.4397244", 5, "iccad", 2007]], "Daniel Grosse": [0, ["Fast exact Toffoli network synthesis of reversible logic", ["Robert Wille", "Daniel Grosse"], "https://doi.org/10.1109/ICCAD.2007.4397244", 5, "iccad", 2007]], "Mehdi Saeedi": [0, ["A novel synthesis algorithm for reversible circuits", ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "https://doi.org/10.1109/ICCAD.2007.4397245", 4, "iccad", 2007]], "Mehdi Sedighi": [0, ["A novel synthesis algorithm for reversible circuits", ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "https://doi.org/10.1109/ICCAD.2007.4397245", 4, "iccad", 2007]], "Morteza Saheb Zamani": [0, ["A novel synthesis algorithm for reversible circuits", ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "https://doi.org/10.1109/ICCAD.2007.4397245", 4, "iccad", 2007]], "George F. Viamontes": [0, ["Checking equivalence of quantum circuits and states", ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397246", 6, "iccad", 2007]], "Igor L. Markov": [0, ["Checking equivalence of quantum circuits and states", ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397246", 6, "iccad", 2007], ["Automating post-silicon debugging and repair", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2007.4397249", 8, "iccad", 2007], ["Enhancing design robustness with reliability-aware resynthesis and logic simulation", ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397258", 6, "iccad", 2007], ["High-performance routing at the nanometer scale", ["Jarrod A. Roy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2007.4397313", 7, "iccad", 2007]], "John P. Hayes": [0, ["Checking equivalence of quantum circuits and states", ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397246", 6, "iccad", 2007], ["Enhancing design robustness with reliability-aware resynthesis and logic simulation", ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397258", 6, "iccad", 2007]], "Jieyi Long": [0, ["A self-adjusting clock tree architecture to cope with temperature variations", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", 8, "iccad", 2007]], "Ja Chun Ku": [0.5922161191701889, ["A self-adjusting clock tree architecture to cope with temperature variations", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", 8, "iccad", 2007]], "Seda Ogrenci Memik": [0, ["A self-adjusting clock tree architecture to cope with temperature variations", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", 8, "iccad", 2007], ["A novel SoC design methodology combining adaptive software and reconfigurable hardware", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6, "iccad", 2007], ["Early planning for clock skew scheduling during register binding", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1109/ICCAD.2007.4397303", 6, "iccad", 2007]], "Yehea I. Ismail": [0, ["A self-adjusting clock tree architecture to cope with temperature variations", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", 8, "iccad", 2007], ["Including inductance in static timing analysis", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397345", 6, "iccad", 2007], ["Multi-layer interconnect performance corners for variation-aware timing analysis", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397349", 6, "iccad", 2007]], "Andrew B. Kahng": [8.938514595158153e-09, ["Exploiting STI stress for performance", ["Andrew B. Kahng", "Puneet Sharma", "Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2007.4397248", 8, "iccad", 2007]], "Puneet Sharma": [0, ["Exploiting STI stress for performance", ["Andrew B. Kahng", "Puneet Sharma", "Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2007.4397248", 8, "iccad", 2007]], "Rasit Onur Topaloglu": [0, ["Exploiting STI stress for performance", ["Andrew B. Kahng", "Puneet Sharma", "Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2007.4397248", 8, "iccad", 2007]], "Kai-Hui Chang": [0.00013722904259338975, ["Automating post-silicon debugging and repair", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2007.4397249", 8, "iccad", 2007]], "Valeria Bertacco": [0, ["Automating post-silicon debugging and repair", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2007.4397249", 8, "iccad", 2007]], "Xiaoping Tang": [0, ["Practical method for obtaining a feasible integer solution in hierarchical layout optimization", ["Xiaoping Tang", "Xin Yuan", "Michael S. Gray"], "https://doi.org/10.1109/ICCAD.2007.4397250", 6, "iccad", 2007]], "Xin Yuan": [0, ["Practical method for obtaining a feasible integer solution in hierarchical layout optimization", ["Xiaoping Tang", "Xin Yuan", "Michael S. Gray"], "https://doi.org/10.1109/ICCAD.2007.4397250", 6, "iccad", 2007]], "Michael S. Gray": [0, ["Practical method for obtaining a feasible integer solution in hierarchical layout optimization", ["Xiaoping Tang", "Xin Yuan", "Michael S. Gray"], "https://doi.org/10.1109/ICCAD.2007.4397250", 6, "iccad", 2007]], "Vishal Khandelwal": [0, ["Monte-Carlo driven stochastic optimization framework for handling fabrication variability", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2007.4397251", 6, "iccad", 2007]], "Ankur Srivastava": [0, ["Monte-Carlo driven stochastic optimization framework for handling fabrication variability", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2007.4397251", 6, "iccad", 2007]], "Jia Wang": [0.05329906940460205, ["Gate sizing by Lagrangian relaxation revisited", ["Jia Wang", "Debasish Das", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397252", 8, "iccad", 2007]], "Debasish Das": [0, ["Gate sizing by Lagrangian relaxation revisited", ["Jia Wang", "Debasish Das", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397252", 8, "iccad", 2007]], "Hai Zhou": [0, ["Gate sizing by Lagrangian relaxation revisited", ["Jia Wang", "Debasish Das", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397252", 8, "iccad", 2007], ["Timing budgeting under arbitrary process variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397288", 6, "iccad", 2007], ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "I-Jye Lin": [0, ["An efficient algorithm for statistical circuit optimization using Lagrangian relaxation", ["I-Jye Lin", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397253", 6, "iccad", 2007]], "Yao-Wen Chang": [4.2530515109717726e-08, ["An efficient algorithm for statistical circuit optimization using Lagrangian relaxation", ["I-Jye Lin", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397253", 6, "iccad", 2007], ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6, "iccad", 2007], ["ECO timing optimization using spare cells", ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397319", 6, "iccad", 2007], ["An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397339", 6, "iccad", 2007], ["BioRoute: a network-flow based routing algorithm for digital microfluidic biochips", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397356", 6, "iccad", 2007], ["Novel wire density driven full-chip routing for CMP variation control", ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397368", 8, "iccad", 2007]], "Shiyan Hu": [0, ["Unified adaptivity optimization of clock and logic signals", ["Shiyan Hu", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397254", 6, "iccad", 2007]], "Jiang Hu": [0, ["Unified adaptivity optimization of clock and logic signals", ["Shiyan Hu", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397254", 6, "iccad", 2007], ["Modeling, optimization and control of rotary traveling-wave oscillator", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5, "iccad", 2007], ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5, "iccad", 2007]], "Soheil Ghiasi": [0, ["Incremental component implementation selection: enabling ECO in compositional system synthesis", ["Soheil Ghiasi"], "https://doi.org/10.1109/ICCAD.2007.4397255", 4, "iccad", 2007]], "Miroslav N. Velev": [0, ["Exploiting hierarchy and structure to efficiently solve graph coloring as SAT", ["Miroslav N. Velev"], "https://doi.org/10.1109/ICCAD.2007.4397256", 8, "iccad", 2007]], "Sivaram Gopalakrishnan": [0, ["Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors", ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "https://doi.org/10.1109/ICCAD.2007.4397257", 6, "iccad", 2007]], "Priyank Kalla": [0, ["Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors", ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "https://doi.org/10.1109/ICCAD.2007.4397257", 6, "iccad", 2007]], "M. Brandon Meredith": [0, ["Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors", ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "https://doi.org/10.1109/ICCAD.2007.4397257", 6, "iccad", 2007]], "Florian Enescu": [0, ["Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors", ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "https://doi.org/10.1109/ICCAD.2007.4397257", 6, "iccad", 2007]], "Smita Krishnaswamy": [0, ["Enhancing design robustness with reliability-aware resynthesis and logic simulation", ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397258", 6, "iccad", 2007]], "Stephen Plaza": [0, ["Enhancing design robustness with reliability-aware resynthesis and logic simulation", ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397258", 6, "iccad", 2007]], "Mahmut T. Kandemir": [0, ["Data locality enhancement for CMPs", ["Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2007.4397259", 5, "iccad", 2007]], "Ilie I. Luican": [0, ["Mapping model with inter-array memory sharing for multidimensional signal processing", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1109/ICCAD.2007.4397260", 6, "iccad", 2007]], "Hongwei Zhu": [0, ["Mapping model with inter-array memory sharing for multidimensional signal processing", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1109/ICCAD.2007.4397260", 6, "iccad", 2007]], "Florin Balasa": [0, ["Mapping model with inter-array memory sharing for multidimensional signal processing", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1109/ICCAD.2007.4397260", 6, "iccad", 2007]], "Kingshuk Karuri": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Anupam Chattopadhyay": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Manuel Hohenauer": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Rainer Leupers": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Gerd Ascheid": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Heinrich Meyr": [0, ["Increasing data-bandwidth to instruction-set extensions through register clustering", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6, "iccad", 2007]], "Philip Brisk": [0, ["Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2007.4397262", 8, "iccad", 2007]], "Ajay K. Verma": [0, ["Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2007.4397262", 8, "iccad", 2007]], "Paolo Ienne": [0, ["Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2007.4397262", 8, "iccad", 2007]], "Peggy B. McGee": [0, ["An efficient algorithm for time separation of events in concurrent systems", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.2007.4397263", 8, "iccad", 2007]], "Steven M. Nowick": [0, ["An efficient algorithm for time separation of events in concurrent systems", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.2007.4397263", 8, "iccad", 2007]], "Yu Hu": [0, ["Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates", ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397264", 6, "iccad", 2007], ["Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397289", 4, "iccad", 2007]], "Satyaki Das": [0, ["Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates", ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397264", 6, "iccad", 2007]], "Steven Trimberger": [0, ["Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates", ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397264", 6, "iccad", 2007]], "Lei He": [0, ["Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates", ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397264", 6, "iccad", 2007], ["Device and architecture concurrent optimization for FPGA transient soft error rate", ["Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397265", 5, "iccad", 2007], ["Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397289", 4, "iccad", 2007], ["Temperature aware microprocessor floorplanning considering application dependent power load", ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "https://doi.org/10.1109/ICCAD.2007.4397328", 4, "iccad", 2007], ["Efficient decoupling capacitance budgeting considering operation and process variations", ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397364", 8, "iccad", 2007]], "Yan Lin": [0, ["Device and architecture concurrent optimization for FPGA transient soft error rate", ["Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397265", 5, "iccad", 2007]], "Georgios Karakonstantis": [0, ["Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering", ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "https://doi.org/10.1109/ICCAD.2007.4397266", 6, "iccad", 2007]], "Nilanjan Banerjee": [0, ["Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering", ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "https://doi.org/10.1109/ICCAD.2007.4397266", 6, "iccad", 2007]], "Kaushik Roy": [0, ["Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering", ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "https://doi.org/10.1109/ICCAD.2007.4397266", 6, "iccad", 2007], ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", 5, "iccad", 2007], ["The effect of process variation on device temperature in FinFET circuits", ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2007.4397355", 5, "iccad", 2007]], "Chaitali Chakrabarti": [0, ["Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering", ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "https://doi.org/10.1109/ICCAD.2007.4397266", 6, "iccad", 2007]], "Mohit Pathak": [0, ["Thermal-aware Steiner routing for 3D stacked ICs", ["Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2007.4397267", 7, "iccad", 2007]], "Sung Kyu Lim": [0.9975332617759705, ["Thermal-aware Steiner routing for 3D stacked ICs", ["Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2007.4397267", 7, "iccad", 2007]], "Roshan Weerasekera": [0, ["Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs", ["Roshan Weerasekera", "Li-Rong Zheng", "Dinesh Pamunuwa", "Hannu Tenhunen"], "https://doi.org/10.1109/ICCAD.2007.4397268", 8, "iccad", 2007]], "Li-Rong Zheng": [0, ["Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs", ["Roshan Weerasekera", "Li-Rong Zheng", "Dinesh Pamunuwa", "Hannu Tenhunen"], "https://doi.org/10.1109/ICCAD.2007.4397268", 8, "iccad", 2007]], "Dinesh Pamunuwa": [0, ["Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs", ["Roshan Weerasekera", "Li-Rong Zheng", "Dinesh Pamunuwa", "Hannu Tenhunen"], "https://doi.org/10.1109/ICCAD.2007.4397268", 8, "iccad", 2007]], "Hannu Tenhunen": [0, ["Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs", ["Roshan Weerasekera", "Li-Rong Zheng", "Dinesh Pamunuwa", "Hannu Tenhunen"], "https://doi.org/10.1109/ICCAD.2007.4397268", 8, "iccad", 2007]], "Cesare Ferri": [0, ["Strategies for improving the parametric yield and profits of 3D ICs", ["Cesare Ferri", "Sherief Reda", "R. Iris Bahar"], "https://doi.org/10.1109/ICCAD.2007.4397269", 7, "iccad", 2007]], "Sherief Reda": [0, ["Strategies for improving the parametric yield and profits of 3D ICs", ["Cesare Ferri", "Sherief Reda", "R. Iris Bahar"], "https://doi.org/10.1109/ICCAD.2007.4397269", 7, "iccad", 2007]], "R. Iris Bahar": [0, ["Strategies for improving the parametric yield and profits of 3D ICs", ["Cesare Ferri", "Sherief Reda", "R. Iris Bahar"], "https://doi.org/10.1109/ICCAD.2007.4397269", 7, "iccad", 2007]], "Chih-Chun Lee": [0.001963647664524615, ["Scalable exploration of functional dependency by interpolation and incremental SAT solving", ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "https://doi.org/10.1109/ICCAD.2007.4397270", 7, "iccad", 2007]], "Jie-Hong Roland Jiang": [0, ["Scalable exploration of functional dependency by interpolation and incremental SAT solving", ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "https://doi.org/10.1109/ICCAD.2007.4397270", 7, "iccad", 2007], ["Inductive equivalence checking under retiming and resynthesis", ["Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1109/ICCAD.2007.4397285", 8, "iccad", 2007]], "Chung-Yang Huang": [0, ["Scalable exploration of functional dependency by interpolation and incremental SAT solving", ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "https://doi.org/10.1109/ICCAD.2007.4397270", 7, "iccad", 2007]], "Alan Mishchenko": [0, ["Scalable exploration of functional dependency by interpolation and incremental SAT solving", ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "https://doi.org/10.1109/ICCAD.2007.4397270", 7, "iccad", 2007], ["Combinational and sequential mapping with priority cuts", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", 8, "iccad", 2007]], "Kuo-Hua Wang": [1.4488201145468338e-06, ["Incremental learning approach and SAT model for Boolean matching with don't cares", ["Kuo-Hua Wang", "Chung-Ming Chan"], "https://doi.org/10.1109/ICCAD.2007.4397271", 6, "iccad", 2007]], "Chung-Ming Chan": [0, ["Incremental learning approach and SAT model for Boolean matching with don't cares", ["Kuo-Hua Wang", "Chung-Ming Chan"], "https://doi.org/10.1109/ICCAD.2007.4397271", 6, "iccad", 2007]], "Hratch Mangassarian": [0, ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6, "iccad", 2007]], "Andreas G. Veneris": [0, ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6, "iccad", 2007]], "Sean Safarpour": [0, ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6, "iccad", 2007]], "Marco Benedetti": [0, ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6, "iccad", 2007]], "Duncan Exon Smith": [0, ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6, "iccad", 2007]], "Charles J. Alpert": [0, ["The coming of age of physical synthesis", ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "https://doi.org/10.1109/ICCAD.2007.4397273", 4, "iccad", 2007]], "Chris C. N. Chu": [5.475138259436463e-10, ["The coming of age of physical synthesis", ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "https://doi.org/10.1109/ICCAD.2007.4397273", 4, "iccad", 2007]], "Paul G. Villarrubia": [0, ["The coming of age of physical synthesis", ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "https://doi.org/10.1109/ICCAD.2007.4397273", 4, "iccad", 2007]], "Charles H.-P. Wen": [0, ["An incremental learning framework for estimating signal controllability in unit-level verification", ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "https://doi.org/10.1109/ICCAD.2007.4397274", 8, "iccad", 2007]], "Li-C. Wang": [9.818629041546956e-05, ["An incremental learning framework for estimating signal controllability in unit-level verification", ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "https://doi.org/10.1109/ICCAD.2007.4397274", 8, "iccad", 2007]], "Jayanta Bhadra": [0, ["An incremental learning framework for estimating signal controllability in unit-level verification", ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "https://doi.org/10.1109/ICCAD.2007.4397274", 8, "iccad", 2007]], "Nathan Kitchen": [0, ["Stimulus generation for constrained random simulation", ["Nathan Kitchen", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2007.4397275", 8, "iccad", 2007]], "Andreas Kuehlmann": [0, ["Stimulus generation for constrained random simulation", ["Nathan Kitchen", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2007.4397275", 8, "iccad", 2007]], "Afshin Abdollahi": [0, ["Probabilistic decision diagrams for exact probabilistic analysis", ["Afshin Abdollahi"], "https://doi.org/10.1109/ICCAD.2007.4397276", 7, "iccad", 2007]], "Tobias Nopper": [0, ["Computation of minimal counterexamples by using black box techniques and symbolic methods", ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.2007.4397277", 8, "iccad", 2007]], "Christoph Scholl": [0, ["Computation of minimal counterexamples by using black box techniques and symbolic methods", ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.2007.4397277", 8, "iccad", 2007]], "Bernd Becker": [0, ["Computation of minimal counterexamples by using black box techniques and symbolic methods", ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.2007.4397277", 8, "iccad", 2007]], "Sushu Zhang": [0, ["Approximation algorithm for the temperature-aware scheduling problem", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2007.4397278", 8, "iccad", 2007]], "Karam S. Chatha": [0, ["Approximation algorithm for the temperature-aware scheduling problem", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2007.4397278", 8, "iccad", 2007]], "Jian-Jia Chen": [0, ["Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1109/ICCAD.2007.4397279", 6, "iccad", 2007]], "Tei-Wei Kuo": [0, ["Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1109/ICCAD.2007.4397279", 6, "iccad", 2007]], "Derek Chiou": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Dam Sunwoo": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Joonsoo Kim": [0.9991592615842819, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Nikhil A. Patil": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "William H. Reinhart": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Darrel Eric Johnson": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Zheng Xu": [0, ["The FAST methodology for high-speed SoC/computer simulation", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8, "iccad", 2007]], "Marco D. Santambrogio": [0, ["A novel SoC design methodology combining adaptive software and reconfigurable hardware", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6, "iccad", 2007]], "Vincenzo Rana": [0, ["A novel SoC design methodology combining adaptive software and reconfigurable hardware", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6, "iccad", 2007]], "Umut A. Acar": [0, ["A novel SoC design methodology combining adaptive software and reconfigurable hardware", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6, "iccad", 2007]], "Donatella Sciuto": [0, ["A novel SoC design methodology combining adaptive software and reconfigurable hardware", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6, "iccad", 2007]], "Eli Yablonovitch": [0, ["Can nano-photonic silicon circuits become an INTRA-chip interconnect technology?", ["Eli Yablonovitch"], "https://doi.org/10.1109/ICCAD.2007.4397282", 0, "iccad", 2007]], "Chao Wang": [0.37833376228809357, ["Hybrid CEGAR: combining variable hiding and predicate abstraction", ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397283", 8, "iccad", 2007]], "Hyondeuk Kim": [0.9999759495258331, ["Hybrid CEGAR: combining variable hiding and predicate abstraction", ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397283", 8, "iccad", 2007]], "Aarti Gupta": [0, ["Hybrid CEGAR: combining variable hiding and predicate abstraction", ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397283", 8, "iccad", 2007]], "Sudipta Kundu": [0, ["Automated refinement checking of concurrent systems", ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397284", 8, "iccad", 2007]], "Sorin Lerner": [0, ["Automated refinement checking of concurrent systems", ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397284", 8, "iccad", 2007]], "Rajesh Gupta": [0, ["Automated refinement checking of concurrent systems", ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397284", 8, "iccad", 2007]], "Wei-Lun Hung": [0, ["Inductive equivalence checking under retiming and resynthesis", ["Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1109/ICCAD.2007.4397285", 8, "iccad", 2007]], "Ruilin Wang": [0.00010245839803246781, ["A frequency-domain technique for statistical timing analysis of clock meshes", ["Ruilin Wang", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2007.4397286", 6, "iccad", 2007]], "Cheng-Kok Koh": [0.0002752652144408785, ["A frequency-domain technique for statistical timing analysis of clock meshes", ["Ruilin Wang", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2007.4397286", 6, "iccad", 2007], ["A fast band-matching technique for interconnect inductance modeling", ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397325", 4, "iccad", 2007]], "Hushrav Mogal": [0, ["Clustering based pruning for statistical criticality computation under process variations", ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2007.4397287", 4, "iccad", 2007]], "Haifeng Qian": [0, ["Clustering based pruning for statistical criticality computation under process variations", ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2007.4397287", 4, "iccad", 2007]], "Sachin S. Sapatnekar": [0, ["Clustering based pruning for statistical criticality computation under process variations", ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2007.4397287", 4, "iccad", 2007], ["A general model for performance optimization of sequential systems", ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397291", 8, "iccad", 2007], ["Module assignment for pin-limited designs under the stacked-Vdd paradigm", ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397340", 4, "iccad", 2007]], "Kia Bazargan": [0, ["Clustering based pruning for statistical criticality computation under process variations", ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2007.4397287", 4, "iccad", 2007]], "Ruiming Chen": [0, ["Timing budgeting under arbitrary process variations", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397288", 6, "iccad", 2007]], "Victor Shih": [0, ["Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397289", 4, "iccad", 2007]], "Rupak Majumdar": [0, ["Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397289", 4, "iccad", 2007]], "Sungmin Cho": [0.6420749425888062, ["Combinational and sequential mapping with priority cuts", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", 8, "iccad", 2007]], "Satrajit Chatterjee": [0, ["Combinational and sequential mapping with priority cuts", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", 8, "iccad", 2007]], "Robert K. Brayton": [0, ["Combinational and sequential mapping with priority cuts", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", 8, "iccad", 2007], ["A simultaneous bus orientation and bused pin flipping algorithm", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397295", 4, "iccad", 2007]], "Dmitry Bufistov": [0, ["A general model for performance optimization of sequential systems", ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397291", 8, "iccad", 2007]], "Jordi Cortadella": [0, ["A general model for performance optimization of sequential systems", ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397291", 8, "iccad", 2007]], "Michael Kishinevsky": [0, ["A general model for performance optimization of sequential systems", ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397291", 8, "iccad", 2007]], "Lei Cheng": [0, ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6, "iccad", 2007]], "Deming Chen": [0, ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6, "iccad", 2007], ["Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2007.4397357", 7, "iccad", 2007]], "Martin D. F. Wong": [0, ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6, "iccad", 2007], ["Optimal bus sequencing for escape routing in dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "https://doi.org/10.1109/ICCAD.2007.4397296", 6, "iccad", 2007], ["Untangling twisted nets for bus routing", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397297", 5, "iccad", 2007], ["Archer: a history-driven global routing algorithm", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397312", 8, "iccad", 2007]], "Mike Hutton": [0, ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6, "iccad", 2007]], "Jason Govig": [0, ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6, "iccad", 2007]], "Po-Yuan Chen": [0, ["Skew aware polarity assignment in clock tree", ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2007.4397293", 4, "iccad", 2007]], "Kuan-Hsien Ho": [0, ["Skew aware polarity assignment in clock tree", ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2007.4397293", 4, "iccad", 2007]], "TingTing Hwang": [2.0288515659161455e-11, ["Skew aware polarity assignment in clock tree", ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2007.4397293", 4, "iccad", 2007]], "Chung-Wei Lin": [0, ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6, "iccad", 2007]], "Shih-Lun Huang": [0, ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6, "iccad", 2007]], "Kai-Chi Hsu": [0, ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6, "iccad", 2007]], "Meng-Xiang Li": [0, ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6, "iccad", 2007]], "Fan Mo": [0, ["A simultaneous bus orientation and bused pin flipping algorithm", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397295", 4, "iccad", 2007]], "Hui Kong": [0.3193841949105263, ["Optimal bus sequencing for escape routing in dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "https://doi.org/10.1109/ICCAD.2007.4397296", 6, "iccad", 2007]], "Tan Yan": [0, ["Optimal bus sequencing for escape routing in dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "https://doi.org/10.1109/ICCAD.2007.4397296", 6, "iccad", 2007], ["Untangling twisted nets for bus routing", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397297", 5, "iccad", 2007]], "Muhammet Mustafa Ozdal": [0, ["Optimal bus sequencing for escape routing in dense PCBs", ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "https://doi.org/10.1109/ICCAD.2007.4397296", 6, "iccad", 2007], ["Archer: a history-driven global routing algorithm", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397312", 8, "iccad", 2007]], "Somnath Paul": [0, ["Low-overhead design technique for calibration of maximum frequency at multiple operating points", ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2007.4397298", 4, "iccad", 2007]], "Sivasubramaniam Krishnamurthy": [0, ["Low-overhead design technique for calibration of maximum frequency at multiple operating points", ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2007.4397298", 4, "iccad", 2007]], "Hamid Mahmoodi": [0, ["Low-overhead design technique for calibration of maximum frequency at multiple operating points", ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2007.4397298", 4, "iccad", 2007]], "Swarup Bhunia": [0, ["Low-overhead design technique for calibration of maximum frequency at multiple operating points", ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2007.4397298", 4, "iccad", 2007]], "Vikram Iyengar": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007]], "Jinjun Xiong": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007], ["Compact modeling of variational waveforms", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8, "iccad", 2007], ["Efficient decoupling capacitance budgeting considering operation and process variations", ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397364", 8, "iccad", 2007]], "Subbayyan Venkatesan": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007]], "Vladimir Zolotov": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007], ["Compact modeling of variational waveforms", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8, "iccad", 2007]], "David E. Lackey": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007]], "Peter A. Habitz": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007]], "Chandu Visweswariah": [0, ["Variation-aware performance verification using at-speed structural test and statistical timing", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8, "iccad", 2007], ["Compact modeling of variational waveforms", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8, "iccad", 2007]], "Seiji Kajihara": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Shohei Morishima": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Masahiro Yamamoto": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Xiaoqing Wen": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Masayasu Fukunaga": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Kazumi Hatayama": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Takashi Aikyo": [0, ["Estimation of delay test quality and its application to test generation", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5, "iccad", 2007]], "Tsuyoshi Iwagaki": [0, ["Efficient path delay test generation based on stuck-at test generation using checker circuitry", ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2007.4397301", 6, "iccad", 2007]], "Satoshi Ohtake": [0, ["Efficient path delay test generation based on stuck-at test generation using checker circuitry", ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2007.4397301", 6, "iccad", 2007]], "Mineo Kaneko": [0, ["Efficient path delay test generation based on stuck-at test generation using checker circuitry", ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2007.4397301", 6, "iccad", 2007]], "Hideo Fujiwara": [0, ["Efficient path delay test generation based on stuck-at test generation using checker circuitry", ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2007.4397301", 6, "iccad", 2007]], "Jongyoon Jung": [0.9999268651008606, ["Timing variation-aware high-level synthesis", ["Jongyoon Jung", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2007.4397302", 5, "iccad", 2007]], "Taewhan Kim": [1, ["Timing variation-aware high-level synthesis", ["Jongyoon Jung", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2007.4397302", 5, "iccad", 2007]], "Min Ni": [0, ["Early planning for clock skew scheduling during register binding", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1109/ICCAD.2007.4397303", 6, "iccad", 2007]], "Taemin Kim": [0.8832177817821503, ["Compatibility path based binding algorithm for interconnect reduction in high level synthesis", ["Taemin Kim", "Xun Liu"], "https://doi.org/10.1109/ICCAD.2007.4397304", 7, "iccad", 2007]], "Xun Liu": [0, ["Compatibility path based binding algorithm for interconnect reduction in high level synthesis", ["Taemin Kim", "Xun Liu"], "https://doi.org/10.1109/ICCAD.2007.4397304", 7, "iccad", 2007]], "Girish Venkataramani": [0, ["Operation chaining asynchronous pipelined circuits", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1109/ICCAD.2007.4397305", 8, "iccad", 2007]], "Seth Copen Goldstein": [0, ["Operation chaining asynchronous pipelined circuits", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1109/ICCAD.2007.4397305", 8, "iccad", 2007]], "Xin Li": [0, ["Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2007.4397306", 8, "iccad", 2007]], "Brian Taylor": [0, ["Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2007.4397306", 8, "iccad", 2007]], "YuTsun Chien": [0, ["Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2007.4397306", 8, "iccad", 2007]], "Lawrence T. Pileggi": [0, ["Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization", ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2007.4397306", 8, "iccad", 2007]], "Igor Vytyaz": [0, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6, "iccad", 2007]], "David C. Lee": [2.552527564314566e-10, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6, "iccad", 2007]], "Pavan Kumar Hanumolu": [0, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6, "iccad", 2007]], "Un-Ku Moon": [0.9603807777166367, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6, "iccad", 2007]], "Kartikeya Mayaram": [0, ["Sensitivity analysis for oscillators", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6, "iccad", 2007]], "Guo Yu": [0.0030625263461843133, ["Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397308", 6, "iccad", 2007]], "Jintae Kim": [0.8594928830862045, ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", 6, "iccad", 2007]], "Ritesh Jhaveri": [0, ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", 6, "iccad", 2007]], "Jason Woo": [0.0015154699212871492, ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", 6, "iccad", 2007]], "Chih-Kong Ken Yang": [3.882201760063708e-08, ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", 6, "iccad", 2007]], "Cheng Zhuo": [0, ["Modeling, optimization and control of rotary traveling-wave oscillator", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5, "iccad", 2007]], "Huafeng Zhang": [0, ["Modeling, optimization and control of rotary traveling-wave oscillator", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5, "iccad", 2007]], "Rupak Samanta": [0, ["Modeling, optimization and control of rotary traveling-wave oscillator", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5, "iccad", 2007]], "Kangsheng Chen": [0, ["Modeling, optimization and control of rotary traveling-wave oscillator", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5, "iccad", 2007]], "Subarna Sinha": [0, ["A methodology for fast and accurate yield factor estimation during global routing", ["Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397311", 7, "iccad", 2007], ["Accurate detection for process-hotspots with vias and incomplete specification", ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397369", 8, "iccad", 2007]], "Charles C. Chiang": [0, ["A methodology for fast and accurate yield factor estimation during global routing", ["Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397311", 7, "iccad", 2007], ["Accurate detection for process-hotspots with vias and incomplete specification", ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397369", 8, "iccad", 2007]], "Jarrod A. Roy": [0, ["High-performance routing at the nanometer scale", ["Jarrod A. Roy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2007.4397313", 7, "iccad", 2007]], "Minsik Cho": [0.5, ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", 6, "iccad", 2007]], "Katrina Lu": [0, ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", 6, "iccad", 2007]], "Kun Yuan": [0, ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", 6, "iccad", 2007]], "David Z. Pan": [0, ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", 6, "iccad", 2007], ["TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397370", 7, "iccad", 2007], ["A novel intensity based optical proximity correction algorithm with speedup in lithography simulation", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397371", 6, "iccad", 2007]], "Hao Fang": [0, ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4, "iccad", 2007]], "Chenguang Tong": [0, ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4, "iccad", 2007]], "Bo Yao": [0, ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4, "iccad", 2007]], "Xiaodi Song": [1.6395158342931426e-12, ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4, "iccad", 2007]], "Xu Cheng": [0, ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4, "iccad", 2007]], "Mango Chia-Tso Chao": [0, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7, "iccad", 2007]], "Kwang-Ting Cheng": [0, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7, "iccad", 2007]], "Seongmoon Wang": [0.9999925792217255, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7, "iccad", 2007]], "Srimat T. Chakradhar": [0, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7, "iccad", 2007]], "Wenlong Wei": [0, ["A hybrid scheme for compacting test responses with unknown values", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7, "iccad", 2007]], "Chia-Yi Lin": [0, ["A selective pattern-compression scheme for power and test-data reduction", ["Chia-Yi Lin", "Hung-Ming Chen"], "https://doi.org/10.1109/ICCAD.2007.4397317", 6, "iccad", 2007]], "Hung-Ming Chen": [0, ["A selective pattern-compression scheme for power and test-data reduction", ["Chia-Yi Lin", "Hung-Ming Chen"], "https://doi.org/10.1109/ICCAD.2007.4397317", 6, "iccad", 2007]], "Srivaths Ravi": [0, ["Methodology for low power test pattern generation using activity threshold control logic", ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "https://doi.org/10.1109/ICCAD.2007.4397318", 4, "iccad", 2007]], "V. R. Devanathan": [0, ["Methodology for low power test pattern generation using activity threshold control logic", ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "https://doi.org/10.1109/ICCAD.2007.4397318", 4, "iccad", 2007]], "Rubin A. Parekhji": [0, ["Methodology for low power test pattern generation using activity threshold control logic", ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "https://doi.org/10.1109/ICCAD.2007.4397318", 4, "iccad", 2007]], "Yen-Pin Chen": [0, ["ECO timing optimization using spare cells", ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397319", 6, "iccad", 2007]], "Jia-Wei Fang": [0, ["ECO timing optimization using spare cells", ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397319", 6, "iccad", 2007]], "Jurgen Werber": [0, ["Timing optimization by restructuring long combinatorial paths", ["Jurgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "https://doi.org/10.1109/ICCAD.2007.4397320", 8, "iccad", 2007]], "Dieter Rautenbach": [0, ["Timing optimization by restructuring long combinatorial paths", ["Jurgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "https://doi.org/10.1109/ICCAD.2007.4397320", 8, "iccad", 2007]], "Christian Szegedy": [0, ["Timing optimization by restructuring long combinatorial paths", ["Jurgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "https://doi.org/10.1109/ICCAD.2007.4397320", 8, "iccad", 2007]], "Yu-Min Kuo": [0, ["Engineering change using spare cells with constant insertion", ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2007.4397321", 4, "iccad", 2007]], "Ya-Ting Chang": [1.4373530120792566e-05, ["Engineering change using spare cells with constant insertion", ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2007.4397321", 4, "iccad", 2007]], "Shih-Chieh Chang": [2.970255916223685e-10, ["Engineering change using spare cells with constant insertion", ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2007.4397321", 4, "iccad", 2007], ["An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon", ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397360", 4, "iccad", 2007], ["Analysis and optimization of power-gated ICs with multiple power gating configurations", ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397361", 8, "iccad", 2007]], "Malgorzata Marek-Sadowska": [0, ["Engineering change using spare cells with constant insertion", ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2007.4397321", 4, "iccad", 2007], ["Analysis and optimization of power-gated ICs with multiple power gating configurations", ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397361", 8, "iccad", 2007]], "Lin Yuan": [0, ["Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2007.4397322", 4, "iccad", 2007]], "Gang Qu": [0, ["Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2007.4397322", 4, "iccad", 2007]], "Byungsub Kim": [0.9996087104082108, ["Equalized interconnects for on-chip networks: modeling and optimization framework", ["Byungsub Kim", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2007.4397323", 8, "iccad", 2007]], "Vladimir Stojanovic": [0, ["Equalized interconnects for on-chip networks: modeling and optimization framework", ["Byungsub Kim", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2007.4397323", 8, "iccad", 2007]], "Deepak C. Sekar": [0, ["IntSim: A CAD tool for optimization of multilevel interconnect networks", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8, "iccad", 2007]], "Azad Naeemi": [0, ["IntSim: A CAD tool for optimization of multilevel interconnect networks", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8, "iccad", 2007]], "Reza Sarvari": [0, ["IntSim: A CAD tool for optimization of multilevel interconnect networks", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8, "iccad", 2007]], "Jeffrey A. Davis": [0, ["IntSim: A CAD tool for optimization of multilevel interconnect networks", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8, "iccad", 2007]], "James D. Meindl": [0, ["IntSim: A CAD tool for optimization of multilevel interconnect networks", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8, "iccad", 2007]], "Hong Li": [0, ["A fast band-matching technique for interconnect inductance modeling", ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397325", 4, "iccad", 2007]], "Jitesh Jain": [0, ["A fast band-matching technique for interconnect inductance modeling", ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397325", 4, "iccad", 2007]], "Venkataramanan Balakrishnan": [0, ["A fast band-matching technique for interconnect inductance modeling", ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397325", 4, "iccad", 2007]], "Daniel Kroening": [0, ["Formal verification at higher levels of abstraction", ["Daniel Kroening", "Sanjit A. Seshia"], "https://doi.org/10.1109/ICCAD.2007.4397326", 7, "iccad", 2007]], "Sanjit A. Seshia": [0, ["Formal verification at higher levels of abstraction", ["Daniel Kroening", "Sanjit A. Seshia"], "https://doi.org/10.1109/ICCAD.2007.4397326", 7, "iccad", 2007]], "Qiang Ma": [0, ["Analog placement with common centroid constraints", ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2007.4397327", 7, "iccad", 2007], ["Voltage island-driven floorplanning", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2007.4397338", 6, "iccad", 2007]], "Evangeline F. Y. Young": [0, ["Analog placement with common centroid constraints", ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2007.4397327", 7, "iccad", 2007], ["Voltage island-driven floorplanning", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2007.4397338", 6, "iccad", 2007]], "Kong-Pang Pun": [0, ["Analog placement with common centroid constraints", ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2007.4397327", 7, "iccad", 2007]], "Chunta Chu": [0.005936094559729099, ["Temperature aware microprocessor floorplanning considering application dependent power load", ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "https://doi.org/10.1109/ICCAD.2007.4397328", 4, "iccad", 2007]], "Xinyi Zhang": [0, ["Temperature aware microprocessor floorplanning considering application dependent power load", ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "https://doi.org/10.1109/ICCAD.2007.4397328", 4, "iccad", 2007]], "Tong Jing": [0, ["Temperature aware microprocessor floorplanning considering application dependent power load", ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "https://doi.org/10.1109/ICCAD.2007.4397328", 4, "iccad", 2007]], "Pingqiang Zhou": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Yuchun Ma": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Zhuoyuan Li": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Robert P. Dick": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Li Shang": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Qiang Zhou": [0, ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8, "iccad", 2007]], "Feng Wang": [0.0002190577652072534, ["Variation-aware task allocation and scheduling for MPSoC", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6, "iccad", 2007]], "Chrysostomos Nicopoulos": [0, ["Variation-aware task allocation and scheduling for MPSoC", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6, "iccad", 2007]], "Xiaoxia Wu": [5.2272671304302494e-17, ["Variation-aware task allocation and scheduling for MPSoC", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6, "iccad", 2007]], "Yuan Xie": [0, ["Variation-aware task allocation and scheduling for MPSoC", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6, "iccad", 2007]], "Narayanan Vijaykrishnan": [0, ["Variation-aware task allocation and scheduling for MPSoC", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6, "iccad", 2007]], "Cyrille Chavet": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Caaliph Andriamisaina": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Philippe Coussy": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Emmanuel Casseau": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Emmanuel Juin": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Pascal Urard": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Eric Martin": [0, ["A design flow dedicated to multi-mode architectures for DSP applications", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8, "iccad", 2007]], "Yi Wang": [0.00034603855601744726, ["The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip", ["Yi Wang", "Dan Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397332", 6, "iccad", 2007]], "Dan Zhao": [0, ["The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip", ["Yi Wang", "Dan Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397332", 6, "iccad", 2007]], "Madhu Mutyam": [0, ["Selective shielding: a crosstalk-free bus encoding technique", ["Madhu Mutyam"], "https://doi.org/10.1109/ICCAD.2007.4397333", 4, "iccad", 2007]], "Natalie Nakhla": [0, ["Sparse and passive reduction of massively coupled large multiport interconnects", ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1109/ICCAD.2007.4397334", 5, "iccad", 2007]], "Michel S. Nakhla": [0, ["Sparse and passive reduction of massively coupled large multiport interconnects", ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1109/ICCAD.2007.4397334", 5, "iccad", 2007]], "Ramachandra Achar": [0, ["Sparse and passive reduction of massively coupled large multiport interconnects", ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1109/ICCAD.2007.4397334", 5, "iccad", 2007]], "Xiaoji Ye": [9.944475243273132e-10, ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5, "iccad", 2007]], "Min Zhao": [0, ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5, "iccad", 2007], ["A novel technique for incremental analysis of on-chip power distribution networks", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7, "iccad", 2007]], "Rajendran Panda": [0, ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5, "iccad", 2007], ["A novel technique for incremental analysis of on-chip power distribution networks", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7, "iccad", 2007]], "Alexander V. Mitev": [0, ["Principle Hessian direction based parameter reduction with process variation", ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397336", 6, "iccad", 2007], ["A robust finite-point based gate model considering process variations", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6, "iccad", 2007]], "Michael M. Marefat": [0, ["Principle Hessian direction based parameter reduction with process variation", ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397336", 6, "iccad", 2007]], "Dongsheng Ma": [0, ["Principle Hessian direction based parameter reduction with process variation", ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397336", 6, "iccad", 2007]], "Janet Meiling Wang": [5.2691266063872866e-12, ["Principle Hessian direction based parameter reduction with process variation", ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397336", 6, "iccad", 2007], ["A robust finite-point based gate model considering process variations", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6, "iccad", 2007]], "Yu Cao": [0, ["MOSFET modeling for 45nm and beyond", ["Yu Cao", "Colin C. McAndrew"], "https://doi.org/10.1109/ICCAD.2007.4397337", 6, "iccad", 2007], ["A robust finite-point based gate model considering process variations", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6, "iccad", 2007], ["An efficient method to identify critical gates under circuit aging", ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2007.4397353", 6, "iccad", 2007]], "Colin C. McAndrew": [0, ["MOSFET modeling for 45nm and beyond", ["Yu Cao", "Colin C. McAndrew"], "https://doi.org/10.1109/ICCAD.2007.4397337", 6, "iccad", 2007]], "Wan-Ping Lee": [2.9875291573944196e-08, ["An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397339", 6, "iccad", 2007]], "Hung-Yi Liu": [0, ["An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397339", 6, "iccad", 2007]], "Yong Zhan": [0, ["Module assignment for pin-limited designs under the stacked-Vdd paradigm", ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397340", 4, "iccad", 2007]], "Tianpei Zhang": [0, ["Module assignment for pin-limited designs under the stacked-Vdd paradigm", ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397340", 4, "iccad", 2007]], "Gregory K. Chen": [0, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7, "iccad", 2007]], "David T. Blaauw": [0, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7, "iccad", 2007], ["Soft-edge flip-flops for improved timing yield: design and optimization", ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2007.4397342", 7, "iccad", 2007], ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Trevor N. Mudge": [0, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7, "iccad", 2007]], "Dennis Sylvester": [0, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7, "iccad", 2007], ["Soft-edge flip-flops for improved timing yield: design and optimization", ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2007.4397342", 7, "iccad", 2007], ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Nam Sung Kim": [0.9872660338878632, ["Yield-driven near-threshold SRAM design", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7, "iccad", 2007]], "Vivek Joshi": [0, ["Soft-edge flip-flops for improved timing yield: design and optimization", ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2007.4397342", 7, "iccad", 2007]], "Yousra Alkabani": [0, ["Remote activation of ICs for piracy prevention and digital right management", ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2007.4397343", 4, "iccad", 2007]], "Farinaz Koushanfar": [0, ["Remote activation of ICs for piracy prevention and digital right management", ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2007.4397343", 4, "iccad", 2007]], "Miodrag Potkonjak": [0, ["Remote activation of ICs for piracy prevention and digital right management", ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2007.4397343", 4, "iccad", 2007]], "Chandramouli V. Kashyap": [0, ["A nonlinear cell macromodel for digital applications", ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2007.4397344", 8, "iccad", 2007]], "Chirayu S. Amin": [0, ["A nonlinear cell macromodel for digital applications", ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2007.4397344", 8, "iccad", 2007]], "Noel Menezes": [0, ["A nonlinear cell macromodel for digital applications", ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2007.4397344", 8, "iccad", 2007]], "Eli Chiprout": [0, ["A nonlinear cell macromodel for digital applications", ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2007.4397344", 8, "iccad", 2007]], "Ahmed Shebaita": [0, ["Including inductance in static timing analysis", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397345", 6, "iccad", 2007]], "Dusan Petranovic": [0, ["Including inductance in static timing analysis", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397345", 6, "iccad", 2007]], "Dinesh Ganesan": [0, ["A robust finite-point based gate model considering process variations", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6, "iccad", 2007]], "Dheepan Shanmugasundaram": [0, ["A robust finite-point based gate model considering process variations", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6, "iccad", 2007]], "Ravikishore Gandikota": [0, ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Kaviraj Chopra": [0, ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Murat R. Becer": [0, ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Joao Geada": [0, ["Victim alignment in crosstalk aware timing analysis", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7, "iccad", 2007]], "Soroush Abbaspour": [0, ["Compact modeling of variational waveforms", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8, "iccad", 2007]], "David J. Hathaway": [0, ["Compact modeling of variational waveforms", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8, "iccad", 2007]], "Frank Huebbers": [0, ["Multi-layer interconnect performance corners for variation-aware timing analysis", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397349", 6, "iccad", 2007]], "Ali Dasdan": [0, ["Multi-layer interconnect performance corners for variation-aware timing analysis", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397349", 6, "iccad", 2007]], "Frank Liu": [0, ["An efficient method for statistical circuit simulation", ["Frank Liu"], "https://doi.org/10.1109/ICCAD.2007.4397350", 6, "iccad", 2007], ["Efficient computation of current flow in signal wires for reliability analysis", ["Kanak Agarwal", "Frank Liu"], "https://doi.org/10.1109/ICCAD.2007.4397354", 6, "iccad", 2007]], "Zhuo Feng": [0, ["A methodology for timing model characterization for statistical static timing analysis", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397351", 5, "iccad", 2007], ["Efficient VCO phase macromodel generation considering statistical parametric variations", ["Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397374", 5, "iccad", 2007]], "Kunhyuk Kang": [0.9992233216762543, ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", 5, "iccad", 2007]], "Sang Phill Park": [0.9997978061437607, ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", 5, "iccad", 2007]], "Muhammad Ashraful Alam": [0, ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", 5, "iccad", 2007]], "Wenping Wang": [1.563995333242474e-08, ["An efficient method to identify critical gates under circuit aging", ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2007.4397353", 6, "iccad", 2007]], "Zile Wei": [0, ["An efficient method to identify critical gates under circuit aging", ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2007.4397353", 6, "iccad", 2007]], "Shengqi Yang": [3.523059331200784e-05, ["An efficient method to identify critical gates under circuit aging", ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2007.4397353", 6, "iccad", 2007]], "Kanak Agarwal": [0, ["Efficient computation of current flow in signal wires for reliability analysis", ["Kanak Agarwal", "Frank Liu"], "https://doi.org/10.1109/ICCAD.2007.4397354", 6, "iccad", 2007]], "Jung Hwan Choi": [0.9857367277145386, ["The effect of process variation on device temperature in FinFET circuits", ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2007.4397355", 5, "iccad", 2007]], "Jayathi Murthy": [0, ["The effect of process variation on device temperature in FinFET circuits", ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2007.4397355", 5, "iccad", 2007]], "Ping-Hung Yuh": [0, ["BioRoute: a network-flow based routing algorithm for digital microfluidic biochips", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397356", 6, "iccad", 2007]], "Chia-Lin Yang": [0.00039730683784000576, ["BioRoute: a network-flow based routing algorithm for digital microfluidic biochips", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397356", 6, "iccad", 2007]], "Chen Dong": [0.0011174038227181882, ["Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2007.4397357", 7, "iccad", 2007]], "Sansiri Tanachutiwat": [0, ["Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2007.4397357", 7, "iccad", 2007]], "Wei Wang": [0.00018742435349849984, ["Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2007.4397357", 7, "iccad", 2007]], "M. Haykel Ben Jamaa": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Kirsten E. Moselund": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "David Atienza": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Didier Bouvet": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Adrian M. Ionescu": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Yusuf Leblebici": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Giovanni De Micheli": [0, ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8, "iccad", 2007]], "Susmit Biswas": [0, ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6, "iccad", 2007]], "Gang Wang": [0.01831957558169961, ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6, "iccad", 2007]], "Tzvetan S. Metodi": [0, ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6, "iccad", 2007]], "Ryan Kastner": [0, ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6, "iccad", 2007]], "Frederic T. Chong": [2.510137617018829e-15, ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6, "iccad", 2007]], "Yu-Ting Chen": [0, ["An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon", ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397360", 4, "iccad", 2007]], "Da-Cheng Juan": [0, ["An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon", ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397360", 4, "iccad", 2007]], "Ming-Chao Lee": [2.641891289067999e-10, ["An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon", ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397360", 4, "iccad", 2007]], "Aida Todri": [0, ["Analysis and optimization of power-gated ICs with multiple power gating configurations", ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397361", 8, "iccad", 2007]], "Ehsan Pakbaznia": [0, ["Sizing and placement of charge recycling transistors in MTCMOS circuits", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2007.4397362", 6, "iccad", 2007]], "Farzan Fallah": [0, ["Sizing and placement of charge recycling transistors in MTCMOS circuits", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2007.4397362", 6, "iccad", 2007]], "Massoud Pedram": [0, ["Sizing and placement of charge recycling transistors in MTCMOS circuits", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2007.4397362", 6, "iccad", 2007]], "Jaehyun Kim": [0.9989170581102371, ["Minimizing leakage power in sequential circuits by using mixed Vt flip-flops", ["Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2007.4397363", 6, "iccad", 2007]], "Youngsoo Shin": [0.9997629821300507, ["Minimizing leakage power in sequential circuits by using mixed Vt flip-flops", ["Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2007.4397363", 6, "iccad", 2007]], "Yiyu Shi": [0, ["Efficient decoupling capacitance budgeting considering operation and process variations", ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397364", 8, "iccad", 2007]], "Chunchen Liu": [0, ["Efficient decoupling capacitance budgeting considering operation and process variations", ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397364", 8, "iccad", 2007]], "Mikhail Popovich": [0, ["Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs", ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "https://doi.org/10.1109/ICCAD.2007.4397365", 6, "iccad", 2007]], "Eby G. Friedman": [0, ["Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs", ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "https://doi.org/10.1109/ICCAD.2007.4397365", 6, "iccad", 2007]], "Radu M. Secareanu": [0, ["Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs", ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "https://doi.org/10.1109/ICCAD.2007.4397365", 6, "iccad", 2007]], "Olin L. Hartin": [0, ["Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs", ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "https://doi.org/10.1109/ICCAD.2007.4397365", 6, "iccad", 2007]], "Yuhong Fu": [0, ["A novel technique for incremental analysis of on-chip power distribution networks", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7, "iccad", 2007]], "Ben Reschke": [0, ["A novel technique for incremental analysis of on-chip power distribution networks", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7, "iccad", 2007]], "Savithri Sundareswaran": [0, ["A novel technique for incremental analysis of on-chip power distribution networks", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7, "iccad", 2007]], "Xiaoyao Liang": [0, ["Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques", ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2007.4397367", 7, "iccad", 2007]], "Kerem Turgay": [0, ["Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques", ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2007.4397367", 7, "iccad", 2007]], "David M. Brooks": [0, ["Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques", ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2007.4397367", 7, "iccad", 2007]], "Huang-Yu Chen": [0, ["Novel wire density driven full-chip routing for CMP variation control", ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397368", 8, "iccad", 2007]], "Szu-Jui Chou": [0, ["Novel wire density driven full-chip routing for CMP variation control", ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397368", 8, "iccad", 2007]], "Sheng-Lung Wang": [5.6293980378541164e-05, ["Novel wire density driven full-chip routing for CMP variation control", ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397368", 8, "iccad", 2007]], "Jingyu Xu": [0, ["Accurate detection for process-hotspots with vias and incomplete specification", ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397369", 8, "iccad", 2007]], "Peng Yu": [1.7968621705222176e-05, ["TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397370", 7, "iccad", 2007], ["A novel intensity based optical proximity correction algorithm with speedup in lithography simulation", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397371", 6, "iccad", 2007]], "Bradley N. Bond": [0, ["Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397372", 7, "iccad", 2007]], "Luca Daniel": [0, ["Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397372", 7, "iccad", 2007], ["Bounding L2 gain system error generated by approximations of the nonlinear vector field", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397375", 8, "iccad", 2007]], "Yung-Ta Li": [0, ["Parameterized model order reduction via a two-directional Arnoldi process", ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2007.4397373", 6, "iccad", 2007]], "Zhaojun Bai": [1.6324977369919225e-08, ["Parameterized model order reduction via a two-directional Arnoldi process", ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2007.4397373", 6, "iccad", 2007]], "Yangfeng Su": [0, ["Parameterized model order reduction via a two-directional Arnoldi process", ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2007.4397373", 6, "iccad", 2007]], "Xuan Zeng": [0, ["Parameterized model order reduction via a two-directional Arnoldi process", ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2007.4397373", 6, "iccad", 2007]], "Wei Dong": [0.00018742435349849984, ["Efficient VCO phase macromodel generation considering statistical parametric variations", ["Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397374", 5, "iccad", 2007]], "Kin Cheong Sou": [0, ["Bounding L2 gain system error generated by approximations of the nonlinear vector field", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397375", 8, "iccad", 2007]], "Alexandre Megretski": [0, ["Bounding L2 gain system error generated by approximations of the nonlinear vector field", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397375", 8, "iccad", 2007]], "Jaeha Kim": [0.9453413188457489, ["Variable domain transformation for linear PAC analysis of mixed-signal systems", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1109/ICCAD.2007.4397376", 8, "iccad", 2007]], "Kevin D. Jones": [0, ["Variable domain transformation for linear PAC analysis of mixed-signal systems", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1109/ICCAD.2007.4397376", 8, "iccad", 2007]], "Mark A. Horowitz": [0, ["Variable domain transformation for linear PAC analysis of mixed-signal systems", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1109/ICCAD.2007.4397376", 8, "iccad", 2007]]}