{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 344.333,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 1165.65,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 282.24,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 37,
	"finish__design__instance__area__class:sequential_cell": 3578.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 115,
	"finish__design__instance__area__class:multi_input_combinational_cell": 4357.79,
	"finish__design__instance__count": 201,
	"finish__design__instance__area": 9790.91,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.38544,
	"finish__clock__skew__setup": 0.0119145,
	"finish__clock__skew__hold": 0.0119145,
	"finish__timing__drv__max_slew_limit": 0.839097,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.934375,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0156941,
	"finish__power__switching__total": 0.00559489,
	"finish__power__leakage__total": 8.5105e-08,
	"finish__power__total": 0.021289,
	"finish__design__io": 25,
	"finish__design__die__area": 21282.4,
	"finish__design__core__area": 19508.4,
	"finish__design__instance__count": 269,
	"finish__design__instance__area": 10174.8,
	"finish__design__instance__count__stdcell": 269,
	"finish__design__instance__area__stdcell": 10174.8,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.521557,
	"finish__design__instance__utilization__stdcell": 0.521557,
	"finish__design__rows": 27,
	"finish__design__rows:GF018hv5v_green_sc9": 27,
	"finish__design__sites": 6912,
	"finish__design__sites:GF018hv5v_green_sc9": 6912,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}