{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,       // Clock signal; positive edge-triggered\n    input logic a,         // Input signal 'a'\n    output logic [2:0] q   // 3-bit output register 'q'; MSB is q[2], LSB is q[0]\n);\n\n    always_ff @(posedge clk) begin\n        if (a == 1'b0) begin\n            q <= q + 1;\n        end else if (a == 1'b1 && q == 3'b000) begin\n            q <= 3'b100;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}